Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 18 12:11:21 2023
| Host         : DESKTOP-8PI2STL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ethernet_top_timing_summary_routed.rpt -pb ethernet_top_timing_summary_routed.pb -rpx ethernet_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  3           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                 2114        0.046        0.000                      0                 2114        3.000        0.000                       0                   829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
eth_rst_gen_i/gen_50M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                {2.500 12.500}     20.000          50.000          
  clkfbout_clk_wiz_0                {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rst_gen_i/gen_50M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                     12.543        0.000                      0                 2059        0.046        0.000                      0                 2059        9.020        0.000                       0                   820  
  clk_out2_clk_wiz_0                                                                                                                                                                 17.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  
sys_clk_pin                               8.168        0.000                      0                    2        0.412        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.541        0.000                      0                   26        2.719        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.786        0.000                      0                   32        0.872        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1
  To Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rst_gen_i/gen_50M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.583ns (22.852%)  route 5.344ns (77.148%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.127     4.512    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.494    17.062    packet_gen_i/clk_out1
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[10]/C
                         clock pessimism              0.489    17.551    
                         clock uncertainty           -0.084    17.467    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.412    17.055    packet_gen_i/data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.583ns (22.852%)  route 5.344ns (77.148%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.127     4.512    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.494    17.062    packet_gen_i/clk_out1
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[7]/C
                         clock pessimism              0.489    17.551    
                         clock uncertainty           -0.084    17.467    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.412    17.055    packet_gen_i/data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.583ns (22.852%)  route 5.344ns (77.148%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.127     4.512    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.494    17.062    packet_gen_i/clk_out1
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[8]/C
                         clock pessimism              0.489    17.551    
                         clock uncertainty           -0.084    17.467    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.412    17.055    packet_gen_i/data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.583ns (22.852%)  route 5.344ns (77.148%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.127     4.512    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.494    17.062    packet_gen_i/clk_out1
    SLICE_X9Y122         FDRE                                         r  packet_gen_i/data_buffer_reg[9]/C
                         clock pessimism              0.489    17.551    
                         clock uncertainty           -0.084    17.467    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.412    17.055    packet_gen_i/data_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.583ns (22.890%)  route 5.333ns (77.110%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 17.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.116     4.501    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.497    17.065    packet_gen_i/clk_out1
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[0]/C
                         clock pessimism              0.489    17.554    
                         clock uncertainty           -0.084    17.470    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.412    17.058    packet_gen_i/data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.583ns (22.890%)  route 5.333ns (77.110%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 17.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.116     4.501    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.497    17.065    packet_gen_i/clk_out1
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[2]/C
                         clock pessimism              0.489    17.554    
                         clock uncertainty           -0.084    17.470    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.412    17.058    packet_gen_i/data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.583ns (22.890%)  route 5.333ns (77.110%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 17.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.116     4.501    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.497    17.065    packet_gen_i/clk_out1
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[4]/C
                         clock pessimism              0.489    17.554    
                         clock uncertainty           -0.084    17.470    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.412    17.058    packet_gen_i/data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 1.583ns (22.890%)  route 5.333ns (77.110%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 17.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.116     4.501    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.497    17.065    packet_gen_i/clk_out1
    SLICE_X9Y120         FDRE                                         r  packet_gen_i/data_buffer_reg[6]/C
                         clock pessimism              0.489    17.554    
                         clock uncertainty           -0.084    17.470    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.412    17.058    packet_gen_i/data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.628ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.583ns (23.016%)  route 5.295ns (76.984%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.078     4.463    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  packet_gen_i/data_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.493    17.061    packet_gen_i/clk_out1
    SLICE_X8Y123         FDRE                                         r  packet_gen_i/data_buffer_reg[1]/C
                         clock pessimism              0.489    17.550    
                         clock uncertainty           -0.084    17.466    
    SLICE_X8Y123         FDRE (Setup_fdre_C_CE)      -0.376    17.090    packet_gen_i/data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 12.628    

Slack (MET) :             12.628ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.583ns (23.016%)  route 5.295ns (76.984%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[11]/Q
                         net (fo=4, routed)           0.873    -1.086    packet_gen_i/state_counter_reg[11]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.148    -0.938 f  packet_gen_i/FSM_onehot_current_state[1]_i_6/O
                         net (fo=1, routed)           1.104     0.165    packet_gen_i/FSM_onehot_current_state[1]_i_6_n_0
    SLICE_X30Y127        LUT6 (Prop_lut6_I1_O)        0.328     0.493 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.761     1.254    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X34Y126        LUT5 (Prop_lut5_I2_O)        0.150     1.404 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.876     2.280    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.348     2.628 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.604     3.232    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.153     3.385 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.078     4.463    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  packet_gen_i/data_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.493    17.061    packet_gen_i/clk_out1
    SLICE_X8Y123         FDRE                                         r  packet_gen_i/data_buffer_reg[3]/C
                         clock pessimism              0.489    17.550    
                         clock uncertainty           -0.084    17.466    
    SLICE_X8Y123         FDRE (Setup_fdre_C_CE)      -0.376    17.090    packet_gen_i/data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 12.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.604%)  route 0.261ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.557    -0.857    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y123        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.693 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.261    -0.432    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.873    -1.237    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.774    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.478    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.695%)  route 0.271ns (62.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y122        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.420    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.873    -1.237    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.774    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.478    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.556    -0.858    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y125        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.661    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[20]
    SLICE_X12Y125        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.824    -1.287    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X12Y125        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/CLK
                         clock pessimism              0.442    -0.845    
    SLICE_X12Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.728    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X11Y127        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.658    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[12]
    SLICE_X10Y127        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.827    -1.284    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X10Y127        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
                         clock pessimism              0.442    -0.842    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.725    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.563    -0.851    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y117         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.178    -0.531    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[4]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.875    -1.235    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.793    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.610    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.656%)  route 0.182ns (56.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.564    -0.850    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.182    -0.527    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[4]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.873    -1.237    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.612    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.926%)  route 0.306ns (65.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X10Y122        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[0]/Q
                         net (fo=1, routed)           0.306    -0.385    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.873    -1.237    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.774    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.478    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.193%)  route 0.193ns (57.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.562    -0.852    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y118         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=5, routed)           0.193    -0.518    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[8]
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.873    -1.237    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.612    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y121         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.660    packet_gen_i/fifo_out[13]
    SLICE_X8Y121         LUT4 (Prop_lut4_I3_O)        0.045    -0.615 r  packet_gen_i/data_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.615    packet_gen_i/data_buffer[13]_i_1_n_0
    SLICE_X8Y121         FDRE                                         r  packet_gen_i/data_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.828    -1.283    packet_gen_i/clk_out1
    SLICE_X8Y121         FDRE                                         r  packet_gen_i/data_buffer_reg[13]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.121    -0.721    packet_gen_i/data_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X11Y127        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.668    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[9]
    SLICE_X10Y127        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.827    -1.284    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X10Y127        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2/CLK
                         clock pessimism              0.442    -0.842    
    SLICE_X10Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.786    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   eth_rst_gen_i/gen_50M/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y50      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y52      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y118    packet_timer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y116    packet_timer_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y126    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y126    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y125    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y126    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y126    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_rst_gen_i/gen_50M/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   eth_rst_gen_i/gen_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.419ns (23.710%)  route 1.348ns (76.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 13.471 - 10.000 ) 
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.116     3.598    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.419     4.017 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           1.348     5.365    rst_gen_i/rst_q[1]
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.060    13.471    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism              0.351    13.822    
                         clock uncertainty           -0.035    13.786    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.253    13.533    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.484%)  route 0.643ns (58.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 13.225 - 10.000 ) 
    Source Clock Delay      (SCD):    3.890ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408     3.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456     4.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.643     4.989    rst_gen_i/rst_q[0]
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.814    13.225    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism              0.351    13.576    
                         clock uncertainty           -0.035    13.541    
    SLICE_X37Y126        FDRE (Setup_fdre_C_D)       -0.062    13.479    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  8.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.881%)  route 0.231ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.999     1.249    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.141     1.390 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.231     1.621    rst_gen_i/rst_q[0]
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.015     1.453    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism             -0.315     1.138    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.071     1.209    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.024%)  route 0.511ns (79.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.511     1.764    rst_gen_i/rst_q[1]
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.159     1.596    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism             -0.315     1.282    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.013     1.295    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y127  rst_gen_i/rst_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y126  rst_gen_i/rst_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y127  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y126  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y126  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y126  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y126  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y127  rst_gen_i/rst_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.755%)  route 1.437ns (71.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784    15.907    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X39Y120        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[4]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.755%)  route 1.437ns (71.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784    15.907    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X39Y120        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[5]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.755%)  route 1.437ns (71.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784    15.907    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X39Y120        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[6]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.755%)  route 1.437ns (71.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784    15.907    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X39Y120        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[7]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.907    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.269%)  route 1.402ns (70.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748    15.871    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    17.056    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C
                         clock pessimism              0.000    17.056    
                         clock uncertainty           -0.182    16.874    
    SLICE_X39Y122        FDRE (Setup_fdre_C_R)       -0.429    16.445    eth_rst_gen_i/wait_counter_50M_reg[12]
  -------------------------------------------------------------------
                         required time                         16.445    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.269%)  route 1.402ns (70.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748    15.871    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    17.056    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C
                         clock pessimism              0.000    17.056    
                         clock uncertainty           -0.182    16.874    
    SLICE_X39Y122        FDRE (Setup_fdre_C_R)       -0.429    16.445    eth_rst_gen_i/wait_counter_50M_reg[13]
  -------------------------------------------------------------------
                         required time                         16.445    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.269%)  route 1.402ns (70.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748    15.871    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    17.056    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/C
                         clock pessimism              0.000    17.056    
                         clock uncertainty           -0.182    16.874    
    SLICE_X39Y122        FDRE (Setup_fdre_C_R)       -0.429    16.445    eth_rst_gen_i/wait_counter_50M_reg[14]
  -------------------------------------------------------------------
                         required time                         16.445    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.269%)  route 1.402ns (70.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748    15.871    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    17.056    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/C
                         clock pessimism              0.000    17.056    
                         clock uncertainty           -0.182    16.874    
    SLICE_X39Y122        FDRE (Setup_fdre_C_R)       -0.429    16.445    eth_rst_gen_i/wait_counter_50M_reg[15]
  -------------------------------------------------------------------
                         required time                         16.445    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.804%)  route 1.366ns (70.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 17.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.713    15.836    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.485    17.053    eth_rst_gen_i/clk_out1
    SLICE_X39Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C
                         clock pessimism              0.000    17.053    
                         clock uncertainty           -0.182    16.871    
    SLICE_X39Y124        FDRE (Setup_fdre_C_R)       -0.429    16.442    eth_rst_gen_i/wait_counter_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.929ns  (logic 0.580ns (30.071%)  route 1.349ns (69.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    3.890ns = ( 13.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.408    13.890    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.456    14.346 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.653    14.999    rst_gen_i/rst_q[0]
    SLICE_X37Y126        LUT4 (Prop_lut4_I0_O)        0.124    15.123 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.695    15.818    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    eth_rst_gen_i/clk_out1
    SLICE_X39Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C
                         clock pessimism              0.000    17.055    
                         clock uncertainty           -0.182    16.873    
    SLICE_X39Y123        FDRE (Setup_fdre_C_R)       -0.429    16.444    eth_rst_gen_i/wait_counter_50M_reg[16]
  -------------------------------------------------------------------
                         required time                         16.444    
                         arrival time                         -15.818    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.719ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.226ns (40.487%)  route 0.332ns (59.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.186     1.439    rst_gen_i/rst_q[1]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.098     1.537 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.146     1.683    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                         clock pessimism              0.000    -1.288    
                         clock uncertainty            0.182    -1.106    
    SLICE_X37Y128        FDRE (Hold_fdre_C_D)         0.070    -1.036    eth_rst_gen_i/eth_rst_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.721ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.226ns (41.226%)  route 0.322ns (58.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.186     1.439    rst_gen_i/rst_q[1]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.098     1.537 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.136     1.673    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.182    -1.107    
    SLICE_X34Y127        FDRE (Hold_fdre_C_D)         0.059    -1.048    eth_rst_gen_i/eth_rst_reg
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.617%)  route 0.330ns (59.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.186     1.439    rst_gen_i/rst_q[1]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.098     1.537 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.144     1.681    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                         clock pessimism              0.000    -1.288    
                         clock uncertainty            0.182    -1.106    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.059    -1.047    eth_rst_gen_i/eth_rst_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          1.047    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.617%)  route 0.330ns (59.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.186     1.439    rst_gen_i/rst_q[1]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.098     1.537 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.144     1.681    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                         clock pessimism              0.000    -1.288    
                         clock uncertainty            0.182    -1.106    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.052    -1.054    eth_rst_gen_i/eth_rst_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          1.054    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.834ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.226ns (33.927%)  route 0.440ns (66.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.186     1.439    rst_gen_i/rst_q[1]
    SLICE_X37Y127        LUT5 (Prop_lut5_I1_O)        0.098     1.537 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.254     1.791    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                         clock pessimism              0.000    -1.288    
                         clock uncertainty            0.182    -1.106    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.063    -1.043    eth_rst_gen_i/eth_rst_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.780%)  route 0.372ns (62.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.120     1.373    rst_gen_i/rst_q[1]
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.098     1.471 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.182    -1.107    
    SLICE_X39Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.125    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.780%)  route 0.372ns (62.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.120     1.373    rst_gen_i/rst_q[1]
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.098     1.471 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.182    -1.107    
    SLICE_X39Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.125    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.780%)  route 0.372ns (62.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.120     1.373    rst_gen_i/rst_q[1]
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.098     1.471 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.182    -1.107    
    SLICE_X39Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.125    eth_rst_gen_i/wait_counter_50M_reg[8]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.226ns (37.780%)  route 0.372ns (62.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.120     1.373    rst_gen_i/rst_q[1]
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.098     1.471 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/C
                         clock pessimism              0.000    -1.289    
                         clock uncertainty            0.182    -1.107    
    SLICE_X39Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.125    eth_rst_gen_i/wait_counter_50M_reg[9]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.226ns (35.837%)  route 0.405ns (64.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.875     1.125    rst_gen_i/CLK
    SLICE_X37Y126        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.253 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.120     1.373    rst_gen_i/rst_q[1]
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.098     1.471 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.284     1.755    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.824    -1.287    eth_rst_gen_i/clk_out1
    SLICE_X39Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C
                         clock pessimism              0.000    -1.287    
                         clock uncertainty            0.182    -1.105    
    SLICE_X39Y119        FDRE (Hold_fdre_C_R)        -0.018    -1.123    eth_rst_gen_i/wait_counter_50M_reg[0]
  -------------------------------------------------------------------
                         required time                          1.123    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  2.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.786ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.668ns (19.060%)  route 2.837ns (80.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.803     1.090    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X42Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X42Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X42Y121        FDPE (Recov_fdpe_C_PRE)     -0.585    16.875    packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 15.786    

Slack (MET) :             15.786ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.668ns (19.060%)  route 2.837ns (80.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.803     1.090    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X42Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X42Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X42Y121        FDPE (Recov_fdpe_C_PRE)     -0.585    16.875    packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 15.786    

Slack (MET) :             15.786ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.668ns (19.060%)  route 2.837ns (80.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.803     1.090    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X42Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X42Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X42Y121        FDPE (Recov_fdpe_C_PRE)     -0.585    16.875    packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 15.786    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[14]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.091ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.668ns (20.847%)  route 2.536ns (79.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.502     0.789    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[16]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X41Y121        FDPE (Recov_fdpe_C_PRE)     -0.583    16.880    packet_gen_i/crc_gen_i/lfsr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 16.091    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.668ns (21.221%)  route 2.480ns (78.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.034    -0.863    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.150    -0.713 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.446     0.733    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X36Y123        FDPE (Recov_fdpe_C_PRE)     -0.583    16.878    packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 16.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.188ns (24.738%)  route 0.572ns (75.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.262    -0.101    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X38Y123        FDPE (Remov_fdpe_C_PRE)     -0.144    -0.973    packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.188ns (24.589%)  route 0.577ns (75.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.266    -0.096    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X40Y123        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.997    packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.188ns (24.589%)  route 0.577ns (75.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.266    -0.096    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X40Y123        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.997    packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.188ns (21.372%)  route 0.692ns (78.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.381     0.019    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X37Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.188ns (21.372%)  route 0.692ns (78.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.381     0.019    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X37Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.188ns (21.267%)  route 0.696ns (78.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.386     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X36Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.188ns (21.267%)  route 0.696ns (78.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.386     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X36Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.188ns (21.267%)  route 0.696ns (78.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.386     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X36Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.188ns (21.267%)  route 0.696ns (78.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.386     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X36Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.994    packet_gen_i/crc_gen_i/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.188ns (18.458%)  route 0.831ns (81.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X33Y126        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141    -0.720 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.310    -0.409    eth_rst_gen_i/Q[0]
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.047    -0.362 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.520     0.158    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X41Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X41Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X41Y122        FDPE (Remov_fdpe_C_PRE)     -0.168    -0.995    packet_gen_i/crc_gen_i/lfsr_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.995    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  1.153    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.052ns  (logic 4.417ns (33.842%)  route 8.635ns (66.158%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.010    -0.887    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X35Y124        LUT1 (Prop_lut1_I0_O)        0.154    -0.733 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         7.626     6.892    ETH_RXD_OBUF[0]
    D9                   OBUFT (Prop_obuft_I_O)       3.745    10.637 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000    10.637    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 4.439ns (35.075%)  route 8.217ns (64.925%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.010    -0.887    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X35Y124        LUT1 (Prop_lut1_I0_O)        0.154    -0.733 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         7.207     6.474    ETH_RXD_OBUF[0]
    C11                  OBUFT (Prop_obuft_I_O)       3.767    10.241 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    10.241    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.068ns  (logic 4.398ns (36.440%)  route 7.670ns (63.560%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.897 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.010    -0.887    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X35Y124        LUT1 (Prop_lut1_I0_O)        0.154    -0.733 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         6.661     5.927    ETH_RXD_OBUF[0]
    D10                  OBUFT (Prop_obuft_I_O)       3.726     9.653 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     9.653    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 3.967ns (49.005%)  route 4.128ns (50.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.617    -2.405    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X29Y117        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           4.128     2.179    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511     5.689 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.689    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.052ns (49.999%)  route 4.053ns (50.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.606    -2.416    packet_gen_i/clk_out1
    SLICE_X35Y123        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           4.053     2.093    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         3.596     5.689 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.689    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.042ns (51.590%)  route 3.793ns (48.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.606    -2.416    packet_gen_i/clk_out1
    SLICE_X35Y123        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           3.793     1.833    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         3.586     5.419 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.419    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 4.013ns (53.482%)  route 3.490ns (46.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.610    -2.412    eth_rst_gen_i/clk_out1
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.956 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           3.490     1.534    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         3.557     5.091 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     5.091    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.027ns (53.724%)  route 3.469ns (46.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.608    -2.414    packet_gen_i/clk_out1
    SLICE_X28Y126        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.958 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           3.469     1.511    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         3.571     5.082 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     5.082    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 0.988ns (42.402%)  route 1.342ns (57.598%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.554    -0.860    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.342     0.646    lopt_2
    D10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.470 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.470    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 0.988ns (39.582%)  route 1.508ns (60.418%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.554    -0.860    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.508     0.812    lopt_1
    C11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.636 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.636    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.413ns (55.713%)  route 1.123ns (44.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.554    -0.860    packet_gen_i/clk_out1
    SLICE_X28Y126        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           1.123     0.404    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.676 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.676    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.398ns (53.587%)  route 1.211ns (46.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.554    -0.860    eth_rst_gen_i/clk_out1
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.211     0.492    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         1.257     1.750 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     1.750    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 0.988ns (36.943%)  route 1.686ns (63.057%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.554    -0.860    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  eth_rst_gen_i/eth_rst_reg_lopt_replica/Q
                         net (fo=1, routed)           1.686     0.991    lopt
    D9                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.815 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     1.815    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.427ns (52.452%)  route 1.294ns (47.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X35Y123        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           1.294     0.573    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.859 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.859    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.353ns (47.491%)  route 1.496ns (52.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.560    -0.854    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X29Y117        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           1.496     0.783    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.994 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.994    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.438ns (49.365%)  route 1.475ns (50.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X35Y123        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           1.475     0.754    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.297     2.050 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.050    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233    13.733    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     6.663 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     8.382    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.478 f  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    11.483    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    15.027 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.027    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     2.940    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.562 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.061    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.087 r  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     1.832    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.077 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.077    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     5.480    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.890 f  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            pdm_microphone_i/m_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.475ns (29.083%)  route 3.596ns (70.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           3.596     5.071    pdm_microphone_i/D[0]
    SLICE_X14Y124        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    pdm_microphone_i/clk_out1
    SLICE_X14Y124        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 0.124ns (2.649%)  route 4.557ns (97.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.907     3.907    rst_gen_i/locked
    SLICE_X37Y127        LUT5 (Prop_lut5_I0_O)        0.124     4.031 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.651     4.681    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 0.124ns (2.787%)  route 4.325ns (97.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784     4.449    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 0.124ns (2.787%)  route 4.325ns (97.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784     4.449    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 0.124ns (2.787%)  route 4.325ns (97.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784     4.449    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 0.124ns (2.787%)  route 4.325ns (97.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.784     4.449    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    -2.941    eth_rst_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.124ns (2.809%)  route 4.290ns (97.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748     4.414    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    -2.944    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.124ns (2.809%)  route 4.290ns (97.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748     4.414    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    -2.944    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.124ns (2.809%)  route 4.290ns (97.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748     4.414    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    -2.944    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.124ns (2.809%)  route 4.290ns (97.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.542     3.542    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.124     3.666 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.748     4.414    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.488    -2.944    eth_rst_gen_i/clk_out1
    SLICE_X39Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            pdm_microphone_i/m_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.243ns (13.199%)  route 1.596ns (86.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.839    pdm_microphone_i/D[0]
    SLICE_X14Y124        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.824    -1.287    pdm_microphone_i/clk_out1
    SLICE_X14Y124        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.045ns (2.259%)  route 1.947ns (97.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.696     1.696    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.992    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.045ns (2.259%)  route 1.947ns (97.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.696     1.696    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.992    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.045ns (2.259%)  route 1.947ns (97.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.696     1.696    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.992    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.045ns (2.259%)  route 1.947ns (97.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.696     1.696    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.252     1.992    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X39Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.045ns (2.236%)  route 1.967ns (97.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.832     1.832    rst_gen_i/locked
    SLICE_X37Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.136     2.012    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X34Y127        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.045ns (2.227%)  route 1.976ns (97.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.832     1.832    rst_gen_i/locked
    SLICE_X37Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.144     2.021    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.045ns (2.227%)  route 1.976ns (97.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.832     1.832    rst_gen_i/locked
    SLICE_X37Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.144     2.021    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X34Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.045ns (2.225%)  route 1.977ns (97.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.832     1.832    rst_gen_i/locked
    SLICE_X37Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.146     2.022    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.823    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X37Y128        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.045ns (2.222%)  route 1.980ns (97.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.696     1.696    rst_gen_i/locked
    SLICE_X37Y126        LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.284     2.025    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X39Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.824    -1.287    eth_rst_gen_i/clk_out1
    SLICE_X39Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 1.631ns (40.924%)  route 2.354ns (59.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.354     3.861    rst_gen_i/RST_N_IBUF
    SLICE_X37Y127        LUT1 (Prop_lut1_I0_O)        0.124     3.985 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.985    rst_gen_i/p_0_in[0]
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.060     3.471    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.320ns (24.376%)  route 0.991ns (75.624%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.991     1.266    rst_gen_i/RST_N_IBUF
    SLICE_X37Y127        LUT1 (Prop_lut1_I0_O)        0.045     1.311 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    rst_gen_i/p_0_in[0]
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.159     1.596    rst_gen_i/CLK
    SLICE_X37Y127        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





