{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743254660560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743254660565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 09:24:20 2025 " "Processing started: Sat Mar 29 09:24:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743254660565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254660565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_phase3 -c cpu_phase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_phase3 -c cpu_phase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254660565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743254661183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743254661183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "subtraction_tb.v(80) " "Verilog HDL information at subtraction_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction_tb " "Found entity 1: subtraction_tb" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction " "Found entity 1: subtraction" {  } { { "subtraction.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(79) " "Verilog HDL information at shr_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_bits " "Found entity 1: shr_bits" {  } { { "shr_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(79) " "Verilog HDL information at shra_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_bits " "Found entity 1: shra_bits" {  } { { "shra_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(79) " "Verilog HDL information at shl_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_bits " "Found entity 1: shl_bits" {  } { { "shl_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669318 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shla_tb.v(79) " "Verilog HDL information at shla_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_tb " "Found entity 1: shla_tb" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_bits " "Found entity 1: shla_bits" {  } { { "shla_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(79) " "Verilog HDL information at ror_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_bits " "Found entity 1: ror_bits" {  } { { "ror_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(79) " "Verilog HDL information at rol_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_bits " "Found entity 1: rol_bits" {  } { { "rol_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(79) " "Verilog HDL information at or_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_bits " "Found entity 1: or_bits" {  } { { "or_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(76) " "Verilog HDL information at not_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_bits " "Found entity 1: not_bits" {  } { { "not_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "negate_tb.v(76) " "Verilog HDL information at negate_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_bits " "Found entity 1: negate_bits" {  } { { "negate_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669385 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplication_tb.v(81) " "Verilog HDL information at multiplication_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/multiplication_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_tb " "Found entity 1: multiplication_tb" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "division_tb.v(81) " "Verilog HDL information at division_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CON con datapath.v(27) " "Verilog HDL Declaration information at datapath.v(27): object \"CON\" differs only in case from object \"con\" in the same scope" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(79) " "Verilog HDL information at and_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bits " "Found entity 1: and_bits" {  } { { "and_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(112) " "Verilog HDL information at alu.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUB sub alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"SUB\" differs only in case from object \"sub\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHRA shra alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHRA\" differs only in case from object \"shra\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHLA shla alu.v(14) " "Verilog HDL Declaration information at alu.v(14): object \"SHLA\" differs only in case from object \"shla\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROR ror alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"ROR\" differs only in case from object \"ror\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROL rol alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"ROL\" differs only in case from object \"rol\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743254669438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addition_tb.v(80) " "Verilog HDL information at addition_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743254669443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addition_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition_tb " "Found entity 1: addition_tb" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.v 3 3 " "Found 3 design units, including 3 entities, in source file addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669454 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669454 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ld_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_and_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_and_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_and_encode " "Found entity 1: select_and_encode" {  } { { "select_and_encode.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ldi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file con_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_logic " "Found entity 1: con_logic" {  } { { "con_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/br_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_logic " "Found entity 1: ff_logic" {  } { { "ff_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/out_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/in_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ori_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ori_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file andi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/andi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mflo_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mfhi_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254669537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254669537 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_cout alu.v(49) " "Verilog HDL Implicit Net warning at alu.v(49): created implicit net for \"sub_cout\"" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743254669587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OutPortOut datapath.v(26) " "Verilog HDL or VHDL warning at datapath.v(26): object \"OutPortOut\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743254669592 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RZHi " "Elaborating entity \"register\" for hierarchy \"register:RZHi\"" {  } { { "datapath.v" "RZHi" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:MDRmux " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:MDRmux\"" {  } { { "datapath.v" "MDRmux" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:BusEncoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:BusEncoder\"" {  } { { "datapath.v" "BusEncoder" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669621 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(6) " "Verilog HDL Case Statement warning at encoder_32_5.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1743254669622 "|datapath|encoder_32_5:BusEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(6) " "Verilog HDL Case Statement information at encoder_32_5.v(6): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743254669622 "|datapath|encoder_32_5:BusEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:Bus " "Elaborating entity \"bus\" for hierarchy \"bus:Bus\"" {  } { { "datapath.v" "Bus" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier alu:ALU\|booth_multiplier:mul_unit " "Elaborating entity \"booth_multiplier\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\"" {  } { { "alu.v" "mul_unit" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669631 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(29) " "Verilog HDL Case Statement warning at booth_multiplier.v(29): case item expression never matches the case expression" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743254669640 "|datapath|alu:ALU|booth_multiplier:mul_unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(31) " "Verilog HDL Case Statement warning at booth_multiplier.v(31): case item expression never matches the case expression" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743254669640 "|datapath|alu:ALU|booth_multiplier:mul_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_bits alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra " "Elaborating entity \"negate_bits\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\"" {  } { { "booth_multiplier.v" "negate_ra" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_bits alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|not_bits:not_op " "Elaborating entity \"not_bits\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|not_bits:not_op\"" {  } { { "negate_bits.v" "not_op" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op " "Elaborating entity \"addition\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\"" {  } { { "negate_bits.v" "add_op" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower " "Elaborating entity \"CLA16\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\"" {  } { { "addition.v" "CLA_lower" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\|CLA4:CLA_lower " "Elaborating entity \"CLA4\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\|CLA4:CLA_lower\"" {  } { { "addition.v" "CLA_lower" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division alu:ALU\|division:div_unit " "Elaborating entity \"division\" for hierarchy \"alu:ALU\|division:div_unit\"" {  } { { "alu.v" "div_unit" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtraction alu:ALU\|subtraction:sub " "Elaborating entity \"subtraction\" for hierarchy \"alu:ALU\|subtraction:sub\"" {  } { { "alu.v" "sub" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_bits alu:ALU\|and_bits:and_ " "Elaborating entity \"and_bits\" for hierarchy \"alu:ALU\|and_bits:and_\"" {  } { { "alu.v" "and_" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_bits alu:ALU\|or_bits:or_ " "Elaborating entity \"or_bits\" for hierarchy \"alu:ALU\|or_bits:or_\"" {  } { { "alu.v" "or_" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_bits alu:ALU\|shr_bits:shr " "Elaborating entity \"shr_bits\" for hierarchy \"alu:ALU\|shr_bits:shr\"" {  } { { "alu.v" "shr" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_bits alu:ALU\|shra_bits:shra " "Elaborating entity \"shra_bits\" for hierarchy \"alu:ALU\|shra_bits:shra\"" {  } { { "alu.v" "shra" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_bits alu:ALU\|shl_bits:shl " "Elaborating entity \"shl_bits\" for hierarchy \"alu:ALU\|shl_bits:shl\"" {  } { { "alu.v" "shl" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shla_bits alu:ALU\|shla_bits:shla " "Elaborating entity \"shla_bits\" for hierarchy \"alu:ALU\|shla_bits:shla\"" {  } { { "alu.v" "shla" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_bits alu:ALU\|ror_bits:ror " "Elaborating entity \"ror_bits\" for hierarchy \"alu:ALU\|ror_bits:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_bits alu:ALU\|rol_bits:rol " "Elaborating entity \"rol_bits\" for hierarchy \"alu:ALU\|rol_bits:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "datapath.v" "RAM" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_and_encode select_and_encode:S_and_E " "Elaborating entity \"select_and_encode\" for hierarchy \"select_and_encode:S_and_E\"" {  } { { "datapath.v" "S_and_E" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 select_and_encode:S_and_E\|decoder_4_16:decoder " "Elaborating entity \"decoder_4_16\" for hierarchy \"select_and_encode:S_and_E\|decoder_4_16:decoder\"" {  } { { "select_and_encode.v" "decoder" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_logic con_logic:con " "Elaborating entity \"con_logic\" for hierarchy \"con_logic:con\"" {  } { { "datapath.v" "con" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 con_logic:con\|decoder_2_4:decoder " "Elaborating entity \"decoder_2_4\" for hierarchy \"con_logic:con\|decoder_2_4:decoder\"" {  } { { "con_logic.v" "decoder" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_logic ff_logic:flipflop " "Elaborating entity \"ff_logic\" for hierarchy \"ff_logic:flipflop\"" {  } { { "datapath.v" "flipflop" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254669806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qnot ff_logic.v(2) " "Verilog HDL or VHDL warning at ff_logic.v(2): object \"Qnot\" assigned a value but never read" {  } { { "ff_logic.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743254669807 "|datapath|ff_logic:flipflop"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/output_files/cpu_phase2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/output_files/cpu_phase2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254670257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743254670414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254670414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZinLo " "No output dependent on input pin \"RZinLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RZinLo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZoutLo " "No output dependent on input pin \"RZoutLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RZoutLo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZinHi " "No output dependent on input pin \"RZinHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RZinHi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZoutHi " "No output dependent on input pin \"RZoutHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RZoutHi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRout " "No output dependent on input pin \"IRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|IRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYin " "No output dependent on input pin \"RYin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RYin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYout " "No output dependent on input pin \"RYout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RYout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortIn " "No output dependent on input pin \"OutPortIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|OutPortIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPortIn " "No output dependent on input pin \"InPortIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|InPortIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPortOut " "No output dependent on input pin \"InPortOut\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|InPortOut"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRread " "No output dependent on input pin \"MDRread\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|MDRread"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARout " "No output dependent on input pin \"MARout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|MARout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMwrite " "No output dependent on input pin \"RAMwrite\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RAMwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gra " "No output dependent on input pin \"Gra\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|Gra"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grb " "No output dependent on input pin \"Grb\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|Grb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grc " "No output dependent on input pin \"Grc\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|Grc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAout " "No output dependent on input pin \"BAout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|BAout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rin " "No output dependent on input pin \"Rin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|Rin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rout " "No output dependent on input pin \"Rout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|Rout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RCout " "No output dependent on input pin \"RCout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|RCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONin " "No output dependent on input pin \"CONin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743254670447 "|datapath|CONin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743254670447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743254670448 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743254670448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743254670448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743254670471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 09:24:30 2025 " "Processing ended: Sat Mar 29 09:24:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743254670471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743254670471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743254670471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254670471 ""}
