Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Aug  5 11:45:49 2025
| Host             : sjlee running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -hier all -hierarchical_depth 10 -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_power_hier.rpt
| Design           : TIP_HELLO_FPGA
| Device           : xcku19p-ffvj1760-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.690        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.855        |
| Device Static (W)        | 1.836        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 97.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.476 |       20 |       --- |             --- |
| CLB Logic                |     0.086 |   306755 |       --- |             --- |
|   LUT as Logic           |     0.054 |    91893 |    842400 |           10.91 |
|   LUT as Distributed RAM |     0.023 |    34520 |    190080 |           18.16 |
|   CARRY8                 |     0.004 |     1054 |    105300 |            1.00 |
|   LUT as Shift Register  |     0.003 |      837 |    190080 |            0.44 |
|   Register               |     0.003 |   125442 |   1684800 |            7.45 |
|   Others                 |    <0.001 |     2460 |       --- |             --- |
|   BUFG                   |    <0.001 |        9 |        72 |           12.50 |
|   F7/F8 Muxes            |     0.000 |    27108 |    842400 |            3.22 |
| Signals                  |     0.070 |   238169 |       --- |             --- |
| Block RAM                |     0.018 |       51 |      1728 |            2.95 |
| URAM                     |     0.018 |       16 |       288 |            5.56 |
| MMCM                     |     0.228 |        0 |       --- |             --- |
| PLL                      |     0.242 |        4 |       --- |             --- |
| DSPs                     |     0.063 |       62 |      1080 |            5.74 |
| I/O                      |     0.652 |      155 |       540 |           28.70 |
| Static Power             |     1.836 |          |           |                 |
| Total                    |     3.690 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.900 |     1.647 |       0.823 |      0.823 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.900 |     0.390 |       0.249 |      0.141 |       NA    | Unspecified | NA         |
| Vccbram    |       0.900 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.679 |       0.256 |      0.423 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.246 |       0.147 |      0.099 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.137 |       0.137 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| c0_sys_clk_p                                                                                        | c0_sys_clk_p                                                                                                                                                                                                                         |             3.3 |
| c1_sys_clk_p                                                                                        | c1_sys_clk_p                                                                                                                                                                                                                         |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                   |            50.0 |
| external_clk_0                                                                                      | external_clk_0                                                                                                                                                                                                                       |            20.0 |
| mmcm_clkout0                                                                                        | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                   |             6.0 |
| mmcm_clkout0_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             6.0 |
| mmcm_clkout5_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            24.0 |
| mmcm_clkout6                                                                                        | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                   |            12.0 |
| mmcm_clkout6_1                                                                                      | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |            12.0 |
| pjtag_rclk                                                                                          | pjtag_rtck                                                                                                                                                                                                                           |           100.0 |
| pll_clk[0]                                                                                          | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                       |             0.7 |
| pll_clk[0]_1                                                                                        | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.7 |
| pll_clk[0]_1_DIV                                                                                    | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             6.0 |
| pll_clk[0]_DIV                                                                                      | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.0 |
| pll_clk[1]                                                                                          | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                       |             0.7 |
| pll_clk[1]_1                                                                                        | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.7 |
| pll_clk[1]_1_DIV                                                                                    | i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             6.0 |
| pll_clk[1]_DIV                                                                                      | i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+
| Name                                                                  | Power (W) | Clock # | Clock (W) | Io # | Io (W) | Signal # | Signal (W) | Logic # | Logic (W) | Bram # | Bram (W) | Dsp # | Dsp (W) | Clock IP # | Clock IP (W) |
+-----------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+
| TIP_HELLO_FPGA                                                        |     1.855 |      20 |     0.476 |  155 |  0.652 |   238169 |      0.070 |  306755 |     0.086 |     51 |    0.018 |    62 |   0.063 |          6 |        0.470 |
|   dbg_hub                                                             |     0.003 |      20 |     0.002 |    0 |  0.000 |      985 |     <0.001 |    1443 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     inst                                                              |     0.003 |      20 |     0.002 |    0 |  0.000 |      985 |     <0.001 |    1442 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       BSCANID.u_xsdbm_id                                              |     0.003 |      20 |     0.002 |    0 |  0.000 |      985 |     <0.001 |    1442 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         CORE_XSDB.UUT_MASTER                                          |     0.002 |      20 |     0.002 |    0 |  0.000 |      721 |     <0.001 |    1038 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           U_ICON_INTERFACE                                            |     0.002 |      20 |     0.002 |    0 |  0.000 |      551 |     <0.001 |     743 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|   i_platform                                                          |     1.851 |      20 |     0.474 |  460 |  0.652 |   237154 |      0.070 |  305283 |     0.086 |     52 |    0.018 |    62 |   0.063 |          6 |        0.470 |
|     U_BNN_TOP                                                         |     0.380 |      20 |     0.251 |    0 |  0.000 |   129888 |      0.021 |  168924 |     0.027 |      0 |    0.000 |    52 |   0.062 |          0 |        0.000 |
|       U_AXI_MASTER                                                    |     0.001 |      20 |    <0.001 |    0 |  0.000 |      469 |     <0.001 |     537 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       U_BNN_Ctrl                                                      |     0.037 |      20 |     0.011 |    0 |  0.000 |    10333 |      0.013 |   12359 |     0.013 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       U_BNN_CtrlReg                                                   |     0.005 |      20 |     0.005 |    0 |  0.000 |     1745 |     <0.001 |    1803 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       U_BNN_REG_BLOCK                                                 |     0.007 |      20 |     0.007 |    0 |  0.000 |     2523 |     <0.001 |    4182 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       U_nnp_top                                                       |     0.329 |      20 |     0.228 |    0 |  0.000 |   114786 |      0.008 |  150010 |     0.013 |      0 |    0.000 |    52 |   0.062 |          0 |        0.000 |
|         GEN_PEA[0].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9616 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3122 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1031 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1081 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1010 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2985 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1069 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[1].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9617 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3121 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1031 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1081 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1009 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2987 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1070 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[2].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9629 |     <0.001 |   10010 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3131 |     <0.001 |    3295 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1029 |     <0.001 |    1113 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1091 |     <0.001 |    1128 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1011 |     <0.001 |    1054 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[3].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9612 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3117 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1030 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1081 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1006 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2987 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1070 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2987 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      985 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[4].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9617 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3120 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1031 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1080 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1009 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[5].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9616 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3121 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1031 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1081 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1009 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2987 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1070 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      986 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[6].U_PEA                                              |     0.017 |      20 |     0.017 |    0 |  0.000 |     9613 |     <0.001 |    9979 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3118 |     <0.001 |    3265 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1031 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1080 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1007 |     <0.001 |    1051 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2988 |     <0.001 |    3057 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      987 |     <0.001 |    1009 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     2987 |     <0.001 |    3056 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1071 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      985 |     <0.001 |    1007 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         GEN_PEA[7].U_PEA                                              |     0.018 |      20 |     0.018 |    0 |  0.000 |    10016 |     <0.001 |   11920 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3185 |     <0.001 |    3841 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1030 |     <0.001 |    1112 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1081 |     <0.001 |    1102 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1074 |     <0.001 |    1627 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3048 |     <0.001 |    3633 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      930 |     <0.001 |     956 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1070 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1048 |     <0.001 |    1585 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.006 |      20 |     0.006 |    0 |  0.000 |     3049 |     <0.001 |    3632 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |      931 |     <0.001 |     957 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1070 |     <0.001 |    1092 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1048 |     <0.001 |    1583 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_LPEA                                                        |     0.012 |      20 |     0.012 |    0 |  0.000 |     9422 |     <0.001 |    9854 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER0                                                    |     0.005 |      20 |     0.005 |    0 |  0.000 |     3383 |     <0.001 |    3532 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1114 |     <0.001 |    1172 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.001 |      20 |     0.001 |    0 |  0.000 |     1171 |     <0.001 |    1218 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.001 |      20 |     0.001 |    0 |  0.000 |     1098 |     <0.001 |    1142 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER1                                                    |     0.004 |      20 |     0.004 |    0 |  0.000 |     3520 |     <0.001 |    3651 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1178 |     <0.001 |    1215 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.001 |      20 |     0.001 |    0 |  0.000 |     1171 |     <0.001 |    1218 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE2                                                   |     0.001 |      20 |     0.001 |    0 |  0.000 |     1171 |     <0.001 |    1218 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           uut_PER2                                                    |     0.003 |      20 |     0.003 |    0 |  0.000 |     2348 |     <0.001 |    2432 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE0                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1177 |     <0.001 |    1214 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             uut_PE1                                                   |     0.001 |      20 |     0.001 |    0 |  0.000 |     1171 |     <0.001 |    1218 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_const_mem_wrapper                                           |     0.004 |      20 |     0.004 |    0 |  0.000 |      480 |     <0.001 |    2276 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_alpha_memory                                              |     0.002 |      20 |     0.002 |    0 |  0.000 |      208 |     <0.001 |    1106 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_beta_memory                                               |     0.002 |      20 |     0.002 |    0 |  0.000 |      272 |     <0.001 |    1170 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_fofmap_mem_state_ctrl                                       |     0.007 |      20 |    <0.001 |    0 |  0.000 |     2552 |      0.003 |    2576 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_ifmap_mem_wrapper                                           |     0.037 |      20 |     0.037 |    0 |  0.000 |     3264 |     <0.001 |   24780 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_ping0_memory                                        |     0.007 |      20 |     0.006 |    0 |  0.000 |      640 |     <0.001 |    4226 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_ping1_memory                                        |     0.006 |      20 |     0.006 |    0 |  0.000 |      576 |     <0.001 |    4162 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_ping2_memory                                        |     0.006 |      20 |     0.006 |    0 |  0.000 |      576 |     <0.001 |    4162 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_pong0_memory                                        |     0.006 |      20 |     0.006 |    0 |  0.000 |      448 |     <0.001 |    4034 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_pong1_memory                                        |     0.006 |      20 |     0.006 |    0 |  0.000 |      576 |     <0.001 |    4162 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ifmap_pong2_memory                                        |     0.006 |      20 |     0.006 |    0 |  0.000 |      448 |     <0.001 |    4034 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_ifmap_read_ctrl                                             |     0.006 |      20 |     0.003 |    0 |  0.000 |     2313 |      0.002 |    2904 |     0.002 |      0 |    0.000 |     1 |  <0.001 |          0 |        0.000 |
|         U_ofmap_ctrl                                                  |     0.094 |      20 |     0.026 |    0 |  0.000 |    15523 |      0.003 |   16980 |     0.003 |      0 |    0.000 |    51 |   0.062 |          0 |        0.000 |
|           GEN_COMPUTE[0].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[1].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[2].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[3].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      541 |     <0.001 |     502 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[4].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[5].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[6].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      540 |     <0.001 |     501 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           GEN_COMPUTE[7].U_test_ofmap_compute                         |     0.005 |      20 |    <0.001 |    0 |  0.000 |      567 |     <0.001 |     528 |    <0.001 |      0 |    0.000 |     3 |   0.004 |          0 |        0.000 |
|           U_ofmap_config_ctrl                                         |     0.005 |      20 |     0.001 |    0 |  0.000 |     1551 |      0.002 |    2916 |     0.001 |      0 |    0.000 |     2 |  <0.001 |          0 |        0.000 |
|           U_out_norm32_delay                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      512 |     <0.001 |     513 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           U_out_norm_n_delay                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      512 |     <0.001 |     513 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           U_test_ofmap_compute_LPEA                                   |     0.037 |      20 |     0.006 |    0 |  0.000 |     4117 |     <0.001 |    3400 |    <0.001 |      0 |    0.000 |    24 |   0.031 |          0 |        0.000 |
|         U_ofmap_mem_wrapper                                           |     0.021 |      20 |    <0.001 |    0 |  0.000 |     1537 |     <0.001 |     561 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |      128 |     <0.001 |      67 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory                   |     0.002 |      20 |    <0.001 |    0 |  0.000 |      192 |     <0.001 |     131 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       65 |     <0.001 |       4 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |      128 |     <0.001 |      67 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory                   |     0.001 |      20 |    <0.001 |    0 |  0.000 |       64 |     <0.001 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory                   |     0.003 |      20 |    <0.001 |    0 |  0.000 |      320 |     <0.001 |     259 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         U_weight_mem_wrapper                                          |     0.011 |      20 |     0.010 |    0 |  0.000 |     1024 |     <0.001 |    6406 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_weight0_memory                                            |     0.003 |      20 |     0.003 |    0 |  0.000 |      320 |     <0.001 |    2114 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_weight1_memory                                            |     0.003 |      20 |     0.003 |    0 |  0.000 |      320 |     <0.001 |    2114 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_weight2_memory                                            |     0.004 |      20 |     0.003 |    0 |  0.000 |      384 |     <0.001 |    2178 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_rtl                                                             |     0.068 |      20 |     0.046 |    0 |  0.000 |    36775 |      0.013 |   45083 |     0.009 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|       default_slave                                                   |     0.002 |      20 |     0.002 |    0 |  0.000 |     1623 |     <0.001 |    2043 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.002 |      20 |     0.002 |    0 |  0.000 |     1251 |     <0.001 |    1636 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      623 |     <0.001 |     813 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.001 |      20 |     0.001 |    0 |  0.000 |      602 |     <0.001 |     781 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                      |     0.001 |      20 |     0.001 |    0 |  0.000 |      602 |     <0.001 |     781 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       external_peri_group                                             |     0.001 |      20 |     0.001 |    0 |  0.000 |     1770 |     <0.001 |    2177 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_inter_router_fifo00                                           |     0.002 |      20 |    <0.001 |    0 |  0.000 |      310 |     <0.001 |     450 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.001 |      20 |    <0.001 |    0 |  0.000 |      162 |     <0.001 |     234 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_main_core                                                     |     0.006 |      20 |     0.002 |    0 |  0.000 |     4025 |      0.002 |    5110 |     0.001 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|         i_orca                                                        |     0.006 |      20 |     0.002 |    0 |  0.000 |     4025 |      0.002 |    5110 |     0.001 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|           core                                                        |     0.005 |      20 |     0.002 |    0 |  0.000 |     3700 |      0.002 |    4732 |    <0.001 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|             D__0                                                      |     0.002 |      20 |     0.002 |    0 |  0.000 |     2007 |     <0.001 |    2817 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               the_register_file                                       |     0.001 |      20 |     0.001 |    0 |  0.000 |     1460 |     <0.001 |    2040 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             X                                                         |     0.003 |      20 |    <0.001 |    0 |  0.000 |     1570 |      0.002 |    1722 |    <0.001 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|               alu                                                     |     0.002 |      20 |    <0.001 |    0 |  0.000 |     1038 |      0.001 |    1060 |    <0.001 |      0 |    0.000 |     4 |  <0.001 |          0 |        0.000 |
|       i_mnim_U_BNN_TOP_master_master                                  |     0.004 |      20 |     0.003 |    0 |  0.000 |     1434 |     <0.001 |    1589 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_10                                           |     0.002 |      20 |    <0.001 |    0 |  0.000 |      464 |     <0.001 |     489 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                          |     0.002 |      20 |    <0.001 |    0 |  0.000 |      415 |     <0.001 |     419 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_gen_buffer[0].i_munoc_instance_0                        |     0.002 |      20 |    <0.001 |    0 |  0.000 |      415 |     <0.001 |     419 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_main_core_data                                         |     0.002 |      20 |     0.001 |    0 |  0.000 |     1068 |     <0.001 |    1254 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_i_main_core_inst                                         |     0.001 |      20 |    <0.001 |    0 |  0.000 |      556 |     <0.001 |     657 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_mnim_platform_controller_master                               |     0.002 |      20 |     0.001 |    0 |  0.000 |     1235 |     <0.001 |    1501 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_U_BNN_TOP_slave_slave                                    |     0.005 |      20 |     0.003 |    0 |  0.000 |     3541 |      0.001 |    3850 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                            |     0.004 |      20 |     0.003 |    0 |  0.000 |     1431 |      0.001 |    1673 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                          |     0.002 |      20 |    <0.001 |    0 |  0.000 |      216 |      0.001 |     256 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.001 |      20 |    <0.001 |    0 |  0.000 |       77 |      0.001 |      92 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.002 |      20 |     0.001 |    0 |  0.000 |      791 |     <0.001 |     855 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.001 |      20 |     0.001 |    0 |  0.000 |      586 |     <0.001 |     647 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                      |     0.001 |      20 |     0.001 |    0 |  0.000 |      586 |     <0.001 |     647 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_common_peri_group_no_name                                |     0.003 |      20 |     0.002 |    0 |  0.000 |     1788 |     <0.001 |    2213 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.002 |      20 |     0.002 |    0 |  0.000 |     1252 |     <0.001 |    1648 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      563 |     <0.001 |     727 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.001 |      20 |     0.001 |    0 |  0.000 |      474 |     <0.001 |     627 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                      |     0.001 |      20 |     0.001 |    0 |  0.000 |      474 |     <0.001 |     627 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_external_peri_group_no_name                              |     0.002 |      20 |     0.002 |    0 |  0.000 |     1935 |     <0.001 |    2349 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.002 |      20 |     0.002 |    0 |  0.000 |     1310 |     <0.001 |    1690 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      636 |     <0.001 |     787 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_system_ddr_no_name                                     |     0.007 |      20 |     0.004 |    0 |  0.000 |     2551 |      0.002 |    2817 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                            |     0.007 |      20 |     0.004 |    0 |  0.000 |     2551 |      0.002 |    2812 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_0                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      261 |     <0.001 |     286 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_1                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      491 |     <0.001 |     509 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.003 |      20 |     0.002 |    0 |  0.000 |     1337 |     <0.001 |    1411 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.002 |      20 |     0.001 |    0 |  0.000 |      845 |     <0.001 |     915 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                      |     0.002 |      20 |     0.001 |    0 |  0.000 |      845 |     <0.001 |     915 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_2                                        |     0.001 |      20 |    <0.001 |    0 |  0.000 |      490 |     <0.001 |     493 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                      |     0.001 |      20 |    <0.001 |    0 |  0.000 |      490 |     <0.001 |     493 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_system_sram_no_name                                    |     0.006 |      20 |     0.004 |    0 |  0.000 |     2375 |      0.001 |    2671 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                            |     0.006 |      20 |     0.004 |    0 |  0.000 |     2375 |      0.001 |    2666 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.003 |      20 |     0.002 |    0 |  0.000 |     1186 |     <0.001 |    1274 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.002 |      20 |     0.001 |    0 |  0.000 |      694 |     <0.001 |     778 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                      |     0.002 |      20 |     0.001 |    0 |  0.000 |      694 |     <0.001 |     778 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 i_rvx_instance_1                                      |     0.001 |      20 |    <0.001 |    0 |  0.000 |      312 |     <0.001 |     388 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_2                                        |     0.001 |      20 |    <0.001 |    0 |  0.000 |      490 |     <0.001 |     493 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_0                      |     0.001 |      20 |    <0.001 |    0 |  0.000 |      490 |     <0.001 |     493 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_i_user_ddr4_no_name                                      |     0.008 |      20 |     0.006 |    0 |  0.000 |     2418 |      0.001 |    2859 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_2                                            |     0.008 |      20 |     0.006 |    0 |  0.000 |     2418 |      0.001 |    2854 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_1                                          |     0.002 |      20 |     0.002 |    0 |  0.000 |      526 |     <0.001 |     567 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_gen_rdata_buffer[0].i_munoc_instance_1                  |     0.001 |      20 |    <0.001 |    0 |  0.000 |      197 |     <0.001 |     209 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.003 |      20 |     0.002 |    0 |  0.000 |     1117 |     <0.001 |    1340 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.002 |      20 |     0.001 |    0 |  0.000 |      682 |     <0.001 |     890 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                      |     0.002 |      20 |     0.001 |    0 |  0.000 |      682 |     <0.001 |     890 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_4                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      339 |     <0.001 |     384 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_7                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      262 |     <0.001 |     290 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_snim_platform_controller_no_name                              |     0.003 |      20 |     0.003 |    0 |  0.000 |     1965 |     <0.001 |    2402 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.003 |      20 |     0.002 |    0 |  0.000 |     1468 |     <0.001 |    1877 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_munoc_instance_2                                          |     0.002 |      20 |     0.002 |    0 |  0.000 |      763 |     <0.001 |     940 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_munoc_instance_0                                        |     0.001 |      20 |     0.001 |    0 |  0.000 |      548 |     <0.001 |     714 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_gen_buffer[0].i_munoc_instance_1                      |     0.001 |      20 |     0.001 |    0 |  0.000 |      548 |     <0.001 |     714 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_system_router                                                 |     0.002 |      20 |     0.001 |    0 |  0.000 |      735 |     <0.001 |     776 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.001 |      20 |     0.001 |    0 |  0.000 |      645 |     <0.001 |     680 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_user_router                                                   |     0.003 |      20 |     0.001 |    0 |  0.000 |     1155 |     <0.001 |    1229 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_0                                            |     0.002 |      20 |    <0.001 |    0 |  0.000 |      679 |     <0.001 |     710 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_munoc_instance_1                                            |     0.001 |      20 |    <0.001 |    0 |  0.000 |      476 |     <0.001 |     519 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       platform_controller                                             |     0.010 |      20 |     0.006 |    0 |  0.000 |     5931 |      0.002 |    8666 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_rvx_instance_0                                              |     0.010 |      20 |     0.005 |    0 |  0.000 |     5236 |      0.002 |    6972 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_3                                            |     0.009 |      20 |     0.005 |    0 |  0.000 |     4703 |      0.002 |    6302 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_1                                          |     0.005 |      20 |     0.002 |    0 |  0.000 |     2336 |      0.001 |    3120 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_3                                        |     0.001 |      20 |     0.000 |    0 |  0.000 |      160 |     <0.001 |     928 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_2                                          |     0.004 |      20 |     0.002 |    0 |  0.000 |     2290 |     <0.001 |    3101 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_system_ddr                                                      |     0.664 |      20 |     0.051 |  230 |  0.326 |    33349 |      0.018 |   28935 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|       i_ddr4_ctrl_axi128                                              |     0.664 |      20 |     0.051 |  230 |  0.326 |    33349 |      0.018 |   28934 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|         inst                                                          |     0.664 |      20 |     0.051 |  230 |  0.326 |    33349 |      0.018 |   28934 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|           u_ddr4_infrastructure                                       |     0.117 |      20 |     0.003 |    0 |  0.000 |       85 |     <0.001 |     121 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          1 |        0.114 |
|           u_ddr4_mem_intfc                                            |     0.533 |      20 |     0.039 |  230 |  0.326 |    29164 |      0.016 |   23607 |     0.021 |     26 |    0.009 |     3 |  <0.001 |          2 |        0.121 |
|             u_ddr_cal_riu                                             |     0.023 |      20 |     0.007 |    0 |  0.000 |     2236 |      0.006 |    3068 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|               mcs0                                                    |     0.022 |      20 |     0.006 |    0 |  0.000 |     2064 |      0.006 |    2879 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|                 inst                                                  |     0.022 |      20 |     0.006 |    0 |  0.000 |     2064 |      0.006 |    2879 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|                   lmb_bram_I                                          |     0.005 |      20 |    <0.001 |    0 |  0.000 |       76 |     <0.001 |      34 |    <0.001 |     16 |    0.005 |     0 |   0.000 |          0 |        0.000 |
|                   microblaze_I                                        |     0.014 |      20 |     0.005 |    0 |  0.000 |     1722 |      0.006 |    2555 |     0.003 |      0 |    0.000 |     3 |  <0.001 |          0 |        0.000 |
|                   second_lmb_bram_I                                   |     0.003 |      20 |    <0.001 |    0 |  0.000 |       76 |     <0.001 |      26 |    <0.001 |      8 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_cal_top                                             |     0.027 |      20 |     0.016 |    0 |  0.000 |     7234 |      0.006 |   10318 |     0.004 |      2 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_cal                                               |     0.016 |      20 |     0.010 |    0 |  0.000 |     4588 |      0.002 |    6898 |     0.002 |      2 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_cal_addr_decode                                 |     0.013 |      20 |     0.008 |    0 |  0.000 |     3612 |      0.002 |    5437 |     0.002 |      1 |   <0.001 |     0 |   0.000 |          0 |        0.000 |
|                   u_ddr_cal_cplx                                      |     0.003 |      20 |     0.002 |    0 |  0.000 |      777 |     <0.001 |    1715 |    <0.001 |      1 |   <0.001 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_mc_pi                                             |     0.008 |      20 |     0.005 |    0 |  0.000 |     2157 |      0.002 |    2925 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_mc_read                                         |     0.004 |      20 |    <0.001 |    0 |  0.000 |      537 |      0.002 |     872 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_mc_write                                        |     0.002 |      20 |     0.001 |    0 |  0.000 |      529 |     <0.001 |     756 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_mc                                                  |     0.012 |      20 |     0.007 |    0 |  0.000 |     4089 |      0.002 |    5357 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[0].u_ddr_mc_group                                   |     0.004 |      20 |     0.002 |    0 |  0.000 |      896 |      0.001 |    1166 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[1].u_ddr_mc_group                                   |     0.002 |      20 |     0.001 |    0 |  0.000 |      836 |     <0.001 |    1043 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[2].u_ddr_mc_group                                   |     0.002 |      20 |     0.001 |    0 |  0.000 |      844 |     <0.001 |    1041 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[3].u_ddr_mc_group                                   |     0.002 |      20 |     0.001 |    0 |  0.000 |      787 |     <0.001 |    1044 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_ui                                                  |     0.018 |      20 |     0.006 |    0 |  0.000 |     2045 |     <0.001 |    2940 |     0.011 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_ui_rd_data                                        |     0.014 |      20 |     0.003 |    0 |  0.000 |     1001 |     <0.001 |    1464 |     0.011 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_ui_wr_data                                        |     0.003 |      20 |     0.003 |    0 |  0.000 |      952 |     <0.001 |    1376 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_mig_ddr4_phy                                            |     0.451 |      20 |     0.002 |  230 |  0.326 |    12576 |     <0.001 |     678 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|               inst                                                    |     0.451 |      20 |     0.002 |  230 |  0.326 |    12573 |     <0.001 |     673 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|                 generate_block1.u_ddr_xiphy                           |     0.096 |      20 |     0.001 |   77 |  0.094 |    12096 |     <0.001 |     202 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   13 |  0.016 |     2073 |     <0.001 |      34 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   12 |  0.016 |     1822 |     <0.001 |      32 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   15 |  0.016 |     2302 |     <0.001 |      38 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   13 |  0.016 |     2073 |     <0.001 |      34 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   12 |  0.015 |     1913 |     <0.001 |      32 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   12 |  0.015 |     1913 |     <0.001 |      32 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr4_phy_pll                                        |     0.147 |      20 |    <0.001 |    2 |  0.025 |        5 |     <0.001 |       7 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|                   diff_input_clk.u_ibufg_sys_clk                      |     0.025 |      20 |    <0.001 |    2 |  0.025 |        0 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_iob                                             |     0.207 |      20 |     0.000 |  150 |  0.207 |       61 |      0.000 |      13 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[0].u_ddr_iob_byte                           |     0.044 |      20 |     0.000 |   32 |  0.044 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[1].u_ddr_iob_byte                           |     0.016 |      20 |     0.000 |   11 |  0.016 |        1 |      0.000 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[2].u_ddr_iob_byte                           |     0.018 |      20 |     0.000 |   13 |  0.018 |        0 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[3].u_ddr_iob_byte                           |     0.044 |      20 |     0.000 |   32 |  0.044 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[4].u_ddr_iob_byte                           |     0.042 |      20 |     0.000 |   31 |  0.042 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[5].u_ddr_iob_byte                           |     0.043 |      20 |     0.000 |   31 |  0.043 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ddr_axi                                                   |     0.014 |      20 |     0.008 |    0 |  0.000 |     4100 |      0.002 |    5206 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             USE_UPSIZER.upsizer_d2                                    |     0.008 |      20 |     0.005 |    0 |  0.000 |     2234 |      0.001 |    3204 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               USE_READ.read_data_inst                                 |     0.002 |      20 |     0.001 |    0 |  0.000 |      444 |     <0.001 |     592 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               USE_WRITE.write_data_inst                               |     0.002 |      20 |     0.002 |    0 |  0.000 |      678 |     <0.001 |     750 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               mi_register_slice_inst                                  |     0.003 |      20 |     0.002 |    0 |  0.000 |      547 |      0.001 |     818 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 r_pipe                                                |     0.003 |      20 |     0.002 |    0 |  0.000 |      545 |      0.001 |     814 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_ar_channel_0                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      174 |     <0.001 |     196 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_r_channel_0                                           |     0.002 |      20 |    <0.001 |    0 |  0.000 |      322 |     <0.001 |     347 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               rd_data_fifo_0                                          |     0.002 |      20 |    <0.001 |    0 |  0.000 |      283 |     <0.001 |     293 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_w_channel_0                                           |     0.002 |      20 |     0.002 |    0 |  0.000 |     1143 |     <0.001 |    1160 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_system_sram                                                     |     0.049 |      20 |     0.049 |    0 |  0.000 |     3838 |     <0.001 |   33446 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       generate_cell[0].i_cell                                         |     0.046 |      20 |     0.046 |    0 |  0.000 |     2176 |     <0.001 |   31745 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|       i_controller                                                    |     0.003 |      20 |     0.003 |    0 |  0.000 |     1662 |     <0.001 |    1701 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|         i_rvx_instance_0                                              |     0.003 |      20 |     0.003 |    0 |  0.000 |     1662 |     <0.001 |    1700 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_0                                            |     0.001 |      20 |     0.001 |    0 |  0.000 |      558 |     <0.001 |     562 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_1                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      555 |     <0.001 |     558 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           i_rvx_instance_1                                            |     0.001 |      20 |     0.001 |    0 |  0.000 |     1104 |     <0.001 |    1138 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             i_rvx_instance_1                                          |     0.001 |      20 |     0.001 |    0 |  0.000 |      715 |     <0.001 |     727 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               i_rvx_instance_1                                        |     0.001 |      20 |     0.001 |    0 |  0.000 |      583 |     <0.001 |     594 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 i_rvx_instance_0                                      |     0.001 |      20 |     0.001 |    0 |  0.000 |      533 |     <0.001 |     537 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|     i_user_ddr4                                                       |     0.690 |      20 |     0.077 |  230 |  0.325 |    33304 |      0.018 |   28895 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|       i_ddr4_ctrl_axi128                                              |     0.690 |      20 |     0.077 |  230 |  0.325 |    33304 |      0.018 |   28894 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|         inst                                                          |     0.690 |      20 |     0.077 |  230 |  0.325 |    33304 |      0.018 |   28894 |     0.025 |     26 |    0.009 |     3 |  <0.001 |          3 |        0.235 |
|           u_ddr4_infrastructure                                       |     0.117 |      20 |     0.002 |    0 |  0.000 |       85 |     <0.001 |     121 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          1 |        0.114 |
|           u_ddr4_mem_intfc                                            |     0.553 |      20 |     0.060 |  230 |  0.325 |    29129 |      0.016 |   23567 |     0.021 |     26 |    0.009 |     3 |  <0.001 |          2 |        0.121 |
|             u_ddr_cal_riu                                             |     0.021 |      20 |     0.005 |    0 |  0.000 |     2237 |      0.005 |    3068 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|               mcs0                                                    |     0.020 |      20 |     0.005 |    0 |  0.000 |     2065 |      0.005 |    2879 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|                 inst                                                  |     0.020 |      20 |     0.005 |    0 |  0.000 |     2065 |      0.005 |    2879 |     0.003 |     24 |    0.007 |     3 |  <0.001 |          0 |        0.000 |
|                   lmb_bram_I                                          |     0.005 |      20 |    <0.001 |    0 |  0.000 |       76 |     <0.001 |      34 |    <0.001 |     16 |    0.005 |     0 |   0.000 |          0 |        0.000 |
|                   microblaze_I                                        |     0.012 |      20 |     0.004 |    0 |  0.000 |     1723 |      0.005 |    2555 |     0.003 |      0 |    0.000 |     3 |  <0.001 |          0 |        0.000 |
|                   second_lmb_bram_I                                   |     0.002 |      20 |    <0.001 |    0 |  0.000 |       76 |     <0.001 |      26 |    <0.001 |      8 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_cal_top                                             |     0.039 |      20 |     0.028 |    0 |  0.000 |     7239 |      0.006 |   10319 |     0.004 |      2 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_cal                                               |     0.023 |      20 |     0.017 |    0 |  0.000 |     4591 |      0.002 |    6898 |     0.002 |      2 |    0.002 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_cal_addr_decode                                 |     0.019 |      20 |     0.015 |    0 |  0.000 |     3610 |      0.002 |    5437 |     0.001 |      1 |   <0.001 |     0 |   0.000 |          0 |        0.000 |
|                   u_ddr_cal_cplx                                      |     0.005 |      20 |     0.003 |    0 |  0.000 |      775 |     <0.001 |    1715 |    <0.001 |      1 |   <0.001 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_mc_pi                                             |     0.012 |      20 |     0.008 |    0 |  0.000 |     2158 |      0.002 |    2925 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_mc_read                                         |     0.005 |      20 |     0.001 |    0 |  0.000 |      538 |      0.002 |     872 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_mc_write                                        |     0.003 |      20 |     0.003 |    0 |  0.000 |      529 |     <0.001 |     756 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_mc                                                  |     0.018 |      20 |     0.012 |    0 |  0.000 |     4087 |      0.003 |    5357 |     0.004 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[0].u_ddr_mc_group                                   |     0.006 |      20 |     0.003 |    0 |  0.000 |      895 |      0.002 |    1166 |     0.002 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[1].u_ddr_mc_group                                   |     0.003 |      20 |     0.002 |    0 |  0.000 |      836 |     <0.001 |    1043 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[2].u_ddr_mc_group                                   |     0.003 |      20 |     0.002 |    0 |  0.000 |      844 |     <0.001 |    1041 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               bgr[3].u_ddr_mc_group                                   |     0.003 |      20 |     0.002 |    0 |  0.000 |      785 |     <0.001 |    1044 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_ddr_ui                                                  |     0.022 |      20 |     0.010 |    0 |  0.000 |     2045 |     <0.001 |    2940 |     0.011 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_ui_rd_data                                        |     0.016 |      20 |     0.005 |    0 |  0.000 |     1001 |     <0.001 |    1464 |     0.011 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               u_ddr_ui_wr_data                                        |     0.006 |      20 |     0.005 |    0 |  0.000 |      952 |     <0.001 |    1376 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             u_mig_ddr4_phy                                            |     0.450 |      20 |     0.002 |  230 |  0.325 |    12537 |     <0.001 |     637 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|               inst                                                    |     0.450 |      20 |     0.002 |  230 |  0.325 |    12535 |     <0.001 |     633 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|                 generate_block1.u_ddr_xiphy                           |     0.096 |      20 |     0.001 |   77 |  0.094 |    12096 |     <0.001 |     202 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   12 |  0.015 |     1913 |     <0.001 |      32 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   12 |  0.015 |     1913 |     <0.001 |      32 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   13 |  0.016 |     1982 |     <0.001 |      34 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.015 |      20 |    <0.001 |   13 |  0.015 |     1982 |     <0.001 |      34 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.017 |      20 |    <0.001 |   14 |  0.016 |     2233 |     <0.001 |      36 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper |     0.016 |      20 |    <0.001 |   13 |  0.016 |     2073 |     <0.001 |      34 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr4_phy_pll                                        |     0.147 |      20 |    <0.001 |    2 |  0.025 |        5 |     <0.001 |       7 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          2 |        0.121 |
|                   diff_input_clk.u_ibufg_sys_clk                      |     0.025 |      20 |    <0.001 |    2 |  0.025 |        0 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 u_ddr_iob                                             |     0.206 |      20 |     0.000 |  150 |  0.206 |       61 |      0.000 |      13 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[0].u_ddr_iob_byte                           |     0.042 |      20 |     0.000 |   31 |  0.042 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[1].u_ddr_iob_byte                           |     0.042 |      20 |     0.000 |   31 |  0.042 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[2].u_ddr_iob_byte                           |     0.017 |      20 |     0.000 |   12 |  0.017 |        1 |      0.000 |       1 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[3].u_ddr_iob_byte                           |     0.015 |      20 |     0.000 |   11 |  0.015 |        0 |      0.000 |       0 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[4].u_ddr_iob_byte                           |     0.045 |      20 |     0.000 |   33 |  0.045 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                   genByte[5].u_ddr_iob_byte                           |     0.044 |      20 |     0.000 |   32 |  0.044 |       15 |      0.000 |       3 |     0.000 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|           u_ddr_axi                                                   |     0.020 |      20 |     0.015 |    0 |  0.000 |     4090 |      0.002 |    5206 |     0.003 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             USE_UPSIZER.upsizer_d2                                    |     0.012 |      20 |     0.009 |    0 |  0.000 |     2237 |      0.001 |    3204 |     0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               USE_READ.read_data_inst                                 |     0.003 |      20 |     0.002 |    0 |  0.000 |      447 |     <0.001 |     592 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               USE_WRITE.write_data_inst                               |     0.003 |      20 |     0.003 |    0 |  0.000 |      678 |     <0.001 |     750 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               mi_register_slice_inst                                  |     0.004 |      20 |     0.003 |    0 |  0.000 |      547 |      0.001 |     818 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|                 r_pipe                                                |     0.004 |      20 |     0.003 |    0 |  0.000 |      545 |      0.001 |     814 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_ar_channel_0                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      164 |     <0.001 |     196 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_aw_channel_0                                          |     0.001 |      20 |    <0.001 |    0 |  0.000 |      171 |     <0.001 |     205 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_r_channel_0                                           |     0.003 |      20 |     0.001 |    0 |  0.000 |      321 |     <0.001 |     347 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|               rd_data_fifo_0                                          |     0.002 |      20 |     0.001 |    0 |  0.000 |      281 |     <0.001 |     293 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
|             axi_w_channel_0                                           |     0.003 |      20 |     0.003 |    0 |  0.000 |     1141 |     <0.001 |    1160 |    <0.001 |      0 |    0.000 |     0 |   0.000 |          0 |        0.000 |
+-----------------------------------------------------------------------+-----------+---------+-----------+------+--------+----------+------------+---------+-----------+--------+----------+-------+---------+------------+--------------+


