Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul  9 14:50:04 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file float_div2_timing_summary_routed.rpt -pb float_div2_timing_summary_routed.pb -rpx float_div2_timing_summary_routed.rpx -warn_on_violation
| Design       : float_div2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 33 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.573        0.000                      0                   34           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          6.573        0.000                      0                   34                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[20]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.427ns  (logic 0.286ns (8.345%)  route 3.141ns (91.655%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          1.073     2.585    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.170     2.755 r  ap_return[20]_INST_0/O
                         net (fo=0)                   0.672     3.427    ap_return[20]
                                                                      r  ap_return[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[21]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.425ns  (logic 0.286ns (8.350%)  route 3.139ns (91.650%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          1.071     2.583    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.170     2.753 r  ap_return[21]_INST_0/O
                         net (fo=0)                   0.672     3.425    ap_return[21]
                                                                      r  ap_return[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[22]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.425ns  (logic 0.286ns (8.350%)  route 3.139ns (91.650%))
  Logic Levels:           3  (LUT4=3)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          1.071     2.583    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I3_O)        0.170     2.753 r  ap_return[22]_INST_0/O
                         net (fo=0)                   0.672     3.425    ap_return[22]
                                                                      r  ap_return[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.185ns  (logic 0.286ns (8.979%)  route 2.899ns (91.021%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.831     2.343    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.170     2.513 r  ap_return[1]_INST_0/O
                         net (fo=0)                   0.672     3.185    ap_return[1]
                                                                      r  ap_return[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.183ns  (logic 0.286ns (8.985%)  route 2.897ns (91.015%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.829     2.341    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y122        LUT3 (Prop_lut3_I1_O)        0.170     2.511 r  ap_return[0]_INST_0/O
                         net (fo=0)                   0.672     3.183    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.097ns  (logic 0.286ns (9.234%)  route 2.811ns (90.766%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.743     2.255    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y126        LUT3 (Prop_lut3_I1_O)        0.170     2.425 r  ap_return[17]_INST_0/O
                         net (fo=0)                   0.672     3.097    ap_return[17]
                                                                      r  ap_return[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[16]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.090ns  (logic 0.286ns (9.255%)  route 2.804ns (90.745%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.736     2.248    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y126        LUT3 (Prop_lut3_I1_O)        0.170     2.418 r  ap_return[16]_INST_0/O
                         net (fo=0)                   0.672     3.090    ap_return[16]
                                                                      r  ap_return[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[13]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.088ns  (logic 0.286ns (9.263%)  route 2.802ns (90.737%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.733     2.246    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y125        LUT3 (Prop_lut3_I1_O)        0.170     2.416 r  ap_return[13]_INST_0/O
                         net (fo=0)                   0.672     3.088    ap_return[13]
                                                                      r  ap_return[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[12]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.086ns  (logic 0.286ns (9.269%)  route 2.800ns (90.731%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.731     2.244    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y125        LUT3 (Prop_lut3_I1_O)        0.170     2.414 r  ap_return[12]_INST_0/O
                         net (fo=0)                   0.672     3.086    ap_return[12]
                                                                      r  ap_return[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 in_r[29]
                            (input port)
  Destination:            ap_return[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.067ns  (logic 0.286ns (9.326%)  route 2.781ns (90.674%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r[29] (IN)
                         net (fo=5, unset)            0.672     0.672    in_r[29]
    SLICE_X12Y124        LUT4 (Prop_lut4_I3_O)        0.053     0.725 r  ap_return[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.724     1.449    ap_return[26]_INST_0_i_1_n_0
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.063     1.512 r  ap_return[23]_INST_0_i_2/O
                         net (fo=24, routed)          0.712     2.225    ap_return[23]_INST_0_i_2_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I1_O)        0.170     2.395 r  ap_return[5]_INST_0/O
                         net (fo=0)                   0.672     3.067    ap_return[5]
                                                                      r  ap_return[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  6.933    





