<stg><name>xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 5760></name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_4371, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_4369, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_4366, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
bb:3 %br_ln72 = br void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %i = phi i11, void %bb, i11 %i_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %icmp_ln72 = icmp_eq  i11 %i, i11

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %i_1 = add i11 %i, i11

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln72 = br i1 %icmp_ln72, void %.split4, void %._crit_edge53.loopexit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:0 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.split4:2 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0">
<![CDATA[
._crit_edge53.loopexit:0 %ret_ln116 = ret

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %j = phi i11, void %.split4, i11 %j_1, void %.split2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %icmp_ln79 = icmp_eq  i11 %j, i11

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %j_1 = add i11 %j, i11

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln79 = br i1 %icmp_ln79, void %.split2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:3 %tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx1_mat_4366

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:4 %tmp_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady1_mat_4369

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split2:5 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:6 %sub_ln98 = sub i16, i16 %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2:7 %p_1 = select i1 %tmp_1, i16 %sub_ln98, i16 %tmp_V

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split2:8 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_6, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:9 %sub_ln99 = sub i16, i16 %tmp_V_6

]]></Node>
<StgValue><ssdm name="sub_ln99"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2:10 %q_1 = select i1 %tmp_3, i16 %sub_ln99, i16 %tmp_V_6

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="16">
<![CDATA[
.split2:11 %sext_ln105 = sext i16 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %tempgx = mul i32 %sext_ln105, i32 %sext_ln105

]]></Node>
<StgValue><ssdm name="tempgx"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %tempgx = mul i32 %sext_ln105, i32 %sext_ln105

]]></Node>
<StgValue><ssdm name="tempgx"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="16">
<![CDATA[
.split2:13 %sext_ln106 = sext i16 %q_1

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tempgy = mul i32 %sext_ln106, i32 %sext_ln106

]]></Node>
<StgValue><ssdm name="tempgy"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %tempgx = mul i32 %sext_ln105, i32 %sext_ln105

]]></Node>
<StgValue><ssdm name="tempgx"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tempgy = mul i32 %sext_ln106, i32 %sext_ln106

]]></Node>
<StgValue><ssdm name="tempgy"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:12 %tempgx = mul i32 %sext_ln105, i32 %sext_ln105

]]></Node>
<StgValue><ssdm name="tempgx"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tempgy = mul i32 %sext_ln106, i32 %sext_ln106

]]></Node>
<StgValue><ssdm name="tempgy"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:15 %result_temp = add i32 %tempgx, i32 %tempgy

]]></Node>
<StgValue><ssdm name="result_temp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:15 %result_temp = add i32 %tempgx, i32 %tempgy

]]></Node>
<StgValue><ssdm name="result_temp"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32">
<![CDATA[
.split2:16 %trunc_ln67 = trunc i32 %result_temp

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:17 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:18 %icmp_ln3471 = icmp_ne  i2 %tmp_4, i2

]]></Node>
<StgValue><ssdm name="icmp_ln3471"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:19 %tmp_13_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:20 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:21 %R_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_2, i2

]]></Node>
<StgValue><ssdm name="R_2"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="4">
<![CDATA[
.split2:22 %R_2_0_cast = zext i4 %R_2

]]></Node>
<StgValue><ssdm name="R_2_0_cast"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:23 %tmpR_1 = add i5, i5 %R_2_0_cast

]]></Node>
<StgValue><ssdm name="tmpR_1"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:24 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %tmpR_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split2:25 %R_1_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %tmp, i2 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="R_1_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
.split2:26 %R_1_1_cast = sext i5 %R_1_1

]]></Node>
<StgValue><ssdm name="R_1_1_cast"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.split2:27 %tmpQ_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %icmp_ln3471, i2

]]></Node>
<StgValue><ssdm name="tmpQ_s"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:28 %or_ln3457 = or i3 %tmpQ_s, i3

]]></Node>
<StgValue><ssdm name="or_ln3457"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3">
<![CDATA[
.split2:29 %zext_ln3459 = zext i3 %or_ln3457

]]></Node>
<StgValue><ssdm name="zext_ln3459"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:30 %sub_ln3459 = sub i6 %R_1_1_cast, i6 %zext_ln3459

]]></Node>
<StgValue><ssdm name="sub_ln3459"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:31 %or_ln3467 = or i3 %tmpQ_s, i3

]]></Node>
<StgValue><ssdm name="or_ln3467"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3">
<![CDATA[
.split2:32 %zext_ln3469 = zext i3 %or_ln3467

]]></Node>
<StgValue><ssdm name="zext_ln3469"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:33 %add_ln3469 = add i6 %zext_ln3469, i6 %R_1_1_cast

]]></Node>
<StgValue><ssdm name="add_ln3469"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:34 %select_ln3450 = select i1 %icmp_ln3471, i6 %sub_ln3459, i6 %add_ln3469

]]></Node>
<StgValue><ssdm name="select_ln3450"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split2:35 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln3450, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:36 %xor_ln3471 = xor i1 %tmp_5, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:37 %tmp_2_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split2:38 %R_1_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln3450, i2 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="R_1_2"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
.split2:39 %R_1_2_cast = sext i8 %R_1_2

]]></Node>
<StgValue><ssdm name="R_1_2_cast"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="2">
<![CDATA[
.split2:40 %tmpQ_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i2

]]></Node>
<StgValue><ssdm name="tmpQ_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:41 %or_ln3457_1 = or i4 %tmpQ_1, i4

]]></Node>
<StgValue><ssdm name="or_ln3457_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="4">
<![CDATA[
.split2:42 %zext_ln3459_1 = zext i4 %or_ln3457_1

]]></Node>
<StgValue><ssdm name="zext_ln3459_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:43 %sub_ln3459_1 = sub i9 %R_1_2_cast, i9 %zext_ln3459_1

]]></Node>
<StgValue><ssdm name="sub_ln3459_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:44 %or_ln3467_1 = or i4 %tmpQ_1, i4

]]></Node>
<StgValue><ssdm name="or_ln3467_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="4">
<![CDATA[
.split2:45 %zext_ln3469_1 = zext i4 %or_ln3467_1

]]></Node>
<StgValue><ssdm name="zext_ln3469_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:46 %add_ln3469_1 = add i9 %zext_ln3469_1, i9 %R_1_2_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split2:47 %select_ln3450_1 = select i1 %tmp_5, i9 %add_ln3469_1, i9 %sub_ln3459_1

]]></Node>
<StgValue><ssdm name="select_ln3450_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split2:48 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %select_ln3450_1, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:49 %xor_ln3471_1 = xor i1 %tmp_6, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:50 %tmp_3_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split2:51 %R_1_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln3450_1, i2 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="R_1_3"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
.split2:52 %R_1_3_cast = sext i11 %R_1_3

]]></Node>
<StgValue><ssdm name="R_1_3_cast"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
.split2:53 %tmpQ_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i2

]]></Node>
<StgValue><ssdm name="tmpQ_3"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:54 %or_ln3457_2 = or i5 %tmpQ_3, i5

]]></Node>
<StgValue><ssdm name="or_ln3457_2"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="5">
<![CDATA[
.split2:55 %zext_ln3459_2 = zext i5 %or_ln3457_2

]]></Node>
<StgValue><ssdm name="zext_ln3459_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:56 %sub_ln3459_2 = sub i12 %R_1_3_cast, i12 %zext_ln3459_2

]]></Node>
<StgValue><ssdm name="sub_ln3459_2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:57 %or_ln3467_2 = or i5 %tmpQ_3, i5

]]></Node>
<StgValue><ssdm name="or_ln3467_2"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="5">
<![CDATA[
.split2:58 %zext_ln3469_2 = zext i5 %or_ln3467_2

]]></Node>
<StgValue><ssdm name="zext_ln3469_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:59 %add_ln3469_2 = add i12 %zext_ln3469_2, i12 %R_1_3_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2:60 %select_ln3450_2 = select i1 %tmp_6, i12 %add_ln3469_2, i12 %sub_ln3459_2

]]></Node>
<StgValue><ssdm name="select_ln3450_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split2:61 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln3450_2, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:63 %tmp_4_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:76 %tmp_5_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:89 %tmp_6_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:102 %tmp_7_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:115 %tmp_8_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:128 %tmp_9_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:141 %tmp_10_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:153 %tmp_11_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:166 %tmp_12_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:179 %tmp_1313_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1313_cast"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:192 %tmp_14_cast = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %result_temp, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:62 %xor_ln3471_2 = xor i1 %tmp_7, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.split2:64 %R_1_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %select_ln3450_2, i2 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="R_1_4"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="14">
<![CDATA[
.split2:65 %R_1_4_cast = sext i14 %R_1_4

]]></Node>
<StgValue><ssdm name="R_1_4_cast"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
.split2:66 %tmpQ_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i2

]]></Node>
<StgValue><ssdm name="tmpQ_4"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:67 %or_ln3457_3 = or i6 %tmpQ_4, i6

]]></Node>
<StgValue><ssdm name="or_ln3457_3"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="6">
<![CDATA[
.split2:68 %zext_ln3459_3 = zext i6 %or_ln3457_3

]]></Node>
<StgValue><ssdm name="zext_ln3459_3"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:69 %sub_ln3459_3 = sub i15 %R_1_4_cast, i15 %zext_ln3459_3

]]></Node>
<StgValue><ssdm name="sub_ln3459_3"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:70 %or_ln3467_3 = or i6 %tmpQ_4, i6

]]></Node>
<StgValue><ssdm name="or_ln3467_3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="6">
<![CDATA[
.split2:71 %zext_ln3469_3 = zext i6 %or_ln3467_3

]]></Node>
<StgValue><ssdm name="zext_ln3469_3"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:72 %add_ln3469_3 = add i15 %zext_ln3469_3, i15 %R_1_4_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_3"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.split2:73 %select_ln3450_3 = select i1 %tmp_7, i15 %add_ln3469_3, i15 %sub_ln3459_3

]]></Node>
<StgValue><ssdm name="select_ln3450_3"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
.split2:74 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %select_ln3450_3, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:75 %xor_ln3471_3 = xor i1 %tmp_8, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_3"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.split2:77 %R_1_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln3450_3, i2 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="R_1_5"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="17">
<![CDATA[
.split2:78 %R_1_5_cast = sext i17 %R_1_5

]]></Node>
<StgValue><ssdm name="R_1_5_cast"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="2">
<![CDATA[
.split2:79 %tmpQ_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i2

]]></Node>
<StgValue><ssdm name="tmpQ_5"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:80 %or_ln3457_4 = or i7 %tmpQ_5, i7

]]></Node>
<StgValue><ssdm name="or_ln3457_4"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="7">
<![CDATA[
.split2:81 %zext_ln3459_4 = zext i7 %or_ln3457_4

]]></Node>
<StgValue><ssdm name="zext_ln3459_4"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split2:82 %sub_ln3459_4 = sub i18 %R_1_5_cast, i18 %zext_ln3459_4

]]></Node>
<StgValue><ssdm name="sub_ln3459_4"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:83 %or_ln3467_4 = or i7 %tmpQ_5, i7

]]></Node>
<StgValue><ssdm name="or_ln3467_4"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="7">
<![CDATA[
.split2:84 %zext_ln3469_4 = zext i7 %or_ln3467_4

]]></Node>
<StgValue><ssdm name="zext_ln3469_4"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split2:85 %add_ln3469_4 = add i18 %zext_ln3469_4, i18 %R_1_5_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_4"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.split2:86 %select_ln3450_4 = select i1 %tmp_8, i18 %add_ln3469_4, i18 %sub_ln3459_4

]]></Node>
<StgValue><ssdm name="select_ln3450_4"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
.split2:87 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln3450_4, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:88 %xor_ln3471_4 = xor i1 %tmp_9, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_4"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.split2:90 %R_1_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %select_ln3450_4, i2 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="R_1_6"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="20">
<![CDATA[
.split2:91 %R_1_6_cast = sext i20 %R_1_6

]]></Node>
<StgValue><ssdm name="R_1_6_cast"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="2">
<![CDATA[
.split2:92 %tmpQ_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i2

]]></Node>
<StgValue><ssdm name="tmpQ_6"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:93 %or_ln3457_5 = or i8 %tmpQ_6, i8

]]></Node>
<StgValue><ssdm name="or_ln3457_5"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="8">
<![CDATA[
.split2:94 %zext_ln3459_5 = zext i8 %or_ln3457_5

]]></Node>
<StgValue><ssdm name="zext_ln3459_5"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:95 %sub_ln3459_5 = sub i21 %R_1_6_cast, i21 %zext_ln3459_5

]]></Node>
<StgValue><ssdm name="sub_ln3459_5"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:96 %or_ln3467_5 = or i8 %tmpQ_6, i8

]]></Node>
<StgValue><ssdm name="or_ln3467_5"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="8">
<![CDATA[
.split2:97 %zext_ln3469_5 = zext i8 %or_ln3467_5

]]></Node>
<StgValue><ssdm name="zext_ln3469_5"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split2:98 %add_ln3469_5 = add i21 %zext_ln3469_5, i21 %R_1_6_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_5"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split2:99 %select_ln3450_5 = select i1 %tmp_9, i21 %add_ln3469_5, i21 %sub_ln3459_5

]]></Node>
<StgValue><ssdm name="select_ln3450_5"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
.split2:100 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %select_ln3450_5, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:101 %xor_ln3471_5 = xor i1 %tmp_10, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_5"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="23" op_1_bw="21" op_2_bw="2">
<![CDATA[
.split2:103 %R_1_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %select_ln3450_5, i2 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="R_1_7"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="23">
<![CDATA[
.split2:104 %R_1_7_cast = sext i23 %R_1_7

]]></Node>
<StgValue><ssdm name="R_1_7_cast"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
.split2:105 %tmpQ_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i2

]]></Node>
<StgValue><ssdm name="tmpQ_7"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:106 %or_ln3457_6 = or i9 %tmpQ_7, i9

]]></Node>
<StgValue><ssdm name="or_ln3457_6"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="9">
<![CDATA[
.split2:107 %zext_ln3459_6 = zext i9 %or_ln3457_6

]]></Node>
<StgValue><ssdm name="zext_ln3459_6"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split2:108 %sub_ln3459_6 = sub i24 %R_1_7_cast, i24 %zext_ln3459_6

]]></Node>
<StgValue><ssdm name="sub_ln3459_6"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split2:109 %or_ln3467_6 = or i9 %tmpQ_7, i9

]]></Node>
<StgValue><ssdm name="or_ln3467_6"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="9">
<![CDATA[
.split2:110 %zext_ln3469_6 = zext i9 %or_ln3467_6

]]></Node>
<StgValue><ssdm name="zext_ln3469_6"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split2:111 %add_ln3469_6 = add i24 %zext_ln3469_6, i24 %R_1_7_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_6"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split2:112 %select_ln3450_6 = select i1 %tmp_10, i24 %add_ln3469_6, i24 %sub_ln3459_6

]]></Node>
<StgValue><ssdm name="select_ln3450_6"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split2:113 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %select_ln3450_6, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:114 %xor_ln3471_6 = xor i1 %tmp_11, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_6"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
.split2:116 %R_1_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %select_ln3450_6, i2 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="R_1_8"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="26">
<![CDATA[
.split2:117 %R_1_8_cast = sext i26 %R_1_8

]]></Node>
<StgValue><ssdm name="R_1_8_cast"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="2">
<![CDATA[
.split2:118 %tmpQ_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i2

]]></Node>
<StgValue><ssdm name="tmpQ_8"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:119 %or_ln3457_7 = or i10 %tmpQ_8, i10

]]></Node>
<StgValue><ssdm name="or_ln3457_7"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="10">
<![CDATA[
.split2:120 %zext_ln3459_7 = zext i10 %or_ln3457_7

]]></Node>
<StgValue><ssdm name="zext_ln3459_7"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split2:121 %sub_ln3459_7 = sub i27 %R_1_8_cast, i27 %zext_ln3459_7

]]></Node>
<StgValue><ssdm name="sub_ln3459_7"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:122 %or_ln3467_7 = or i10 %tmpQ_8, i10

]]></Node>
<StgValue><ssdm name="or_ln3467_7"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="10">
<![CDATA[
.split2:123 %zext_ln3469_7 = zext i10 %or_ln3467_7

]]></Node>
<StgValue><ssdm name="zext_ln3469_7"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split2:124 %add_ln3469_7 = add i27 %zext_ln3469_7, i27 %R_1_8_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_7"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2:125 %select_ln3450_7 = select i1 %tmp_11, i27 %add_ln3469_7, i27 %sub_ln3459_7

]]></Node>
<StgValue><ssdm name="select_ln3450_7"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.split2:126 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %select_ln3450_7, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:127 %xor_ln3471_7 = xor i1 %tmp_12, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_7"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
.split2:129 %R_1_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i27.i2, i27 %select_ln3450_7, i2 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="R_1_9"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="29">
<![CDATA[
.split2:130 %R_1_9_cast = sext i29 %R_1_9

]]></Node>
<StgValue><ssdm name="R_1_9_cast"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="2">
<![CDATA[
.split2:131 %tmpQ_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i2

]]></Node>
<StgValue><ssdm name="tmpQ_9"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:132 %or_ln3457_8 = or i11 %tmpQ_9, i11

]]></Node>
<StgValue><ssdm name="or_ln3457_8"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="30" op_0_bw="11">
<![CDATA[
.split2:133 %zext_ln3459_8 = zext i11 %or_ln3457_8

]]></Node>
<StgValue><ssdm name="zext_ln3459_8"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split2:134 %sub_ln3459_8 = sub i30 %R_1_9_cast, i30 %zext_ln3459_8

]]></Node>
<StgValue><ssdm name="sub_ln3459_8"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:135 %or_ln3467_8 = or i11 %tmpQ_9, i11

]]></Node>
<StgValue><ssdm name="or_ln3467_8"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="11">
<![CDATA[
.split2:136 %zext_ln3469_8 = zext i11 %or_ln3467_8

]]></Node>
<StgValue><ssdm name="zext_ln3469_8"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split2:137 %add_ln3469_8 = add i30 %zext_ln3469_8, i30 %R_1_9_cast

]]></Node>
<StgValue><ssdm name="add_ln3469_8"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split2:138 %select_ln3450_8 = select i1 %tmp_12, i30 %add_ln3469_8, i30 %sub_ln3459_8

]]></Node>
<StgValue><ssdm name="select_ln3450_8"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
.split2:139 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %select_ln3450_8, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:140 %xor_ln3471_8 = xor i1 %tmp_13, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_8"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:142 %R_1_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %select_ln3450_8, i2 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="R_1_s"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="2">
<![CDATA[
.split2:143 %tmpQ_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i2

]]></Node>
<StgValue><ssdm name="tmpQ_2"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:144 %or_ln3457_9 = or i12 %tmpQ_2, i12

]]></Node>
<StgValue><ssdm name="or_ln3457_9"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
.split2:145 %zext_ln3459_9 = zext i12 %or_ln3457_9

]]></Node>
<StgValue><ssdm name="zext_ln3459_9"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:146 %sub_ln3459_9 = sub i32 %R_1_s, i32 %zext_ln3459_9

]]></Node>
<StgValue><ssdm name="sub_ln3459_9"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:147 %or_ln3467_9 = or i12 %tmpQ_2, i12

]]></Node>
<StgValue><ssdm name="or_ln3467_9"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="12">
<![CDATA[
.split2:148 %zext_ln3469_9 = zext i12 %or_ln3467_9

]]></Node>
<StgValue><ssdm name="zext_ln3469_9"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:149 %add_ln3469_9 = add i32 %zext_ln3469_9, i32 %R_1_s

]]></Node>
<StgValue><ssdm name="add_ln3469_9"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:150 %select_ln3450_9 = select i1 %tmp_13, i32 %add_ln3469_9, i32 %sub_ln3459_9

]]></Node>
<StgValue><ssdm name="select_ln3450_9"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:151 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_9, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="32">
<![CDATA[
.split2:154 %empty = trunc i32 %select_ln3450_9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:152 %xor_ln3471_9 = xor i1 %tmp_14, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_9"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:155 %R_1_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty, i2 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="R_1_10"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="2">
<![CDATA[
.split2:156 %tmpQ_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i2

]]></Node>
<StgValue><ssdm name="tmpQ_10"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split2:157 %or_ln3457_10 = or i13 %tmpQ_10, i13

]]></Node>
<StgValue><ssdm name="or_ln3457_10"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="13">
<![CDATA[
.split2:158 %zext_ln3459_10 = zext i13 %or_ln3457_10

]]></Node>
<StgValue><ssdm name="zext_ln3459_10"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:159 %sub_ln3459_10 = sub i32 %R_1_10, i32 %zext_ln3459_10

]]></Node>
<StgValue><ssdm name="sub_ln3459_10"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split2:160 %or_ln3467_10 = or i13 %tmpQ_10, i13

]]></Node>
<StgValue><ssdm name="or_ln3467_10"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="13">
<![CDATA[
.split2:161 %zext_ln3469_10 = zext i13 %or_ln3467_10

]]></Node>
<StgValue><ssdm name="zext_ln3469_10"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:162 %add_ln3469_10 = add i32 %zext_ln3469_10, i32 %R_1_10

]]></Node>
<StgValue><ssdm name="add_ln3469_10"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:163 %select_ln3450_10 = select i1 %tmp_14, i32 %add_ln3469_10, i32 %sub_ln3459_10

]]></Node>
<StgValue><ssdm name="select_ln3450_10"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:164 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_10, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:165 %xor_ln3471_10 = xor i1 %tmp_15, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_10"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="30" op_0_bw="32">
<![CDATA[
.split2:167 %empty_53 = trunc i32 %select_ln3450_10

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:168 %R_1_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_53, i2 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="R_1_11"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="2">
<![CDATA[
.split2:169 %tmpQ_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i2

]]></Node>
<StgValue><ssdm name="tmpQ_11"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:170 %or_ln3457_11 = or i14 %tmpQ_11, i14

]]></Node>
<StgValue><ssdm name="or_ln3457_11"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
.split2:171 %zext_ln3459_11 = zext i14 %or_ln3457_11

]]></Node>
<StgValue><ssdm name="zext_ln3459_11"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:172 %sub_ln3459_11 = sub i32 %R_1_11, i32 %zext_ln3459_11

]]></Node>
<StgValue><ssdm name="sub_ln3459_11"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split2:173 %or_ln3467_11 = or i14 %tmpQ_11, i14

]]></Node>
<StgValue><ssdm name="or_ln3467_11"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="14">
<![CDATA[
.split2:174 %zext_ln3469_11 = zext i14 %or_ln3467_11

]]></Node>
<StgValue><ssdm name="zext_ln3469_11"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:175 %add_ln3469_11 = add i32 %zext_ln3469_11, i32 %R_1_11

]]></Node>
<StgValue><ssdm name="add_ln3469_11"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:176 %select_ln3450_11 = select i1 %tmp_15, i32 %add_ln3469_11, i32 %sub_ln3459_11

]]></Node>
<StgValue><ssdm name="select_ln3450_11"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:177 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_11, i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:178 %xor_ln3471_11 = xor i1 %tmp_16, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_11"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="30" op_0_bw="32">
<![CDATA[
.split2:180 %empty_54 = trunc i32 %select_ln3450_11

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:181 %R_1_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_54, i2 %tmp_1313_cast

]]></Node>
<StgValue><ssdm name="R_1_12"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="2">
<![CDATA[
.split2:182 %tmpQ_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i2

]]></Node>
<StgValue><ssdm name="tmpQ_12"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:183 %or_ln3457_12 = or i15 %tmpQ_12, i15

]]></Node>
<StgValue><ssdm name="or_ln3457_12"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="15">
<![CDATA[
.split2:184 %zext_ln3459_12 = zext i15 %or_ln3457_12

]]></Node>
<StgValue><ssdm name="zext_ln3459_12"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:185 %sub_ln3459_12 = sub i32 %R_1_12, i32 %zext_ln3459_12

]]></Node>
<StgValue><ssdm name="sub_ln3459_12"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:186 %or_ln3467_12 = or i15 %tmpQ_12, i15

]]></Node>
<StgValue><ssdm name="or_ln3467_12"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="15">
<![CDATA[
.split2:187 %zext_ln3469_12 = zext i15 %or_ln3467_12

]]></Node>
<StgValue><ssdm name="zext_ln3469_12"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:188 %add_ln3469_12 = add i32 %zext_ln3469_12, i32 %R_1_12

]]></Node>
<StgValue><ssdm name="add_ln3469_12"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:189 %select_ln3450_12 = select i1 %tmp_16, i32 %add_ln3469_12, i32 %sub_ln3459_12

]]></Node>
<StgValue><ssdm name="select_ln3450_12"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:190 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_12, i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="32">
<![CDATA[
.split2:193 %empty_55 = trunc i32 %select_ln3450_12

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:0 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:1 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:191 %xor_ln3471_12 = xor i1 %tmp_17, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_12"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:194 %R_1_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_55, i2 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="R_1_13"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2">
<![CDATA[
.split2:195 %tmpQ_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i2

]]></Node>
<StgValue><ssdm name="tmpQ_13"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:196 %or_ln3457_13 = or i16 %tmpQ_13, i16

]]></Node>
<StgValue><ssdm name="or_ln3457_13"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="16">
<![CDATA[
.split2:197 %zext_ln3459_13 = zext i16 %or_ln3457_13

]]></Node>
<StgValue><ssdm name="zext_ln3459_13"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:198 %sub_ln3459_13 = sub i32 %R_1_13, i32 %zext_ln3459_13

]]></Node>
<StgValue><ssdm name="sub_ln3459_13"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:199 %or_ln3467_13 = or i16 %tmpQ_13, i16

]]></Node>
<StgValue><ssdm name="or_ln3467_13"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
.split2:200 %zext_ln3469_13 = zext i16 %or_ln3467_13

]]></Node>
<StgValue><ssdm name="zext_ln3469_13"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:201 %add_ln3469_13 = add i32 %zext_ln3469_13, i32 %R_1_13

]]></Node>
<StgValue><ssdm name="add_ln3469_13"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:202 %select_ln3450_13 = select i1 %tmp_17, i32 %add_ln3469_13, i32 %sub_ln3459_13

]]></Node>
<StgValue><ssdm name="select_ln3450_13"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:203 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln3450_13, i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:204 %xor_ln3471_13 = xor i1 %tmp_18, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_13"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="32">
<![CDATA[
.split2:205 %empty_56 = trunc i32 %select_ln3450_13

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.split2:206 %R_1_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_56, i2 %trunc_ln67

]]></Node>
<StgValue><ssdm name="R_1_14"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="2">
<![CDATA[
.split2:207 %tmpQ_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i2, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i2

]]></Node>
<StgValue><ssdm name="tmpQ_14"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split2:208 %or_ln3457_14 = or i17 %tmpQ_14, i17

]]></Node>
<StgValue><ssdm name="or_ln3457_14"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="17">
<![CDATA[
.split2:209 %zext_ln3459_14 = zext i17 %or_ln3457_14

]]></Node>
<StgValue><ssdm name="zext_ln3459_14"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:210 %sub_ln3459_14 = sub i32 %R_1_14, i32 %zext_ln3459_14

]]></Node>
<StgValue><ssdm name="sub_ln3459_14"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split2:211 %or_ln3467_14 = or i17 %tmpQ_14, i17

]]></Node>
<StgValue><ssdm name="or_ln3467_14"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="17">
<![CDATA[
.split2:212 %zext_ln3469_14 = zext i17 %or_ln3467_14

]]></Node>
<StgValue><ssdm name="zext_ln3469_14"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:213 %add_ln3469_14 = add i32 %zext_ln3469_14, i32 %R_1_14

]]></Node>
<StgValue><ssdm name="add_ln3469_14"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:214 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln3469_14, i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:215 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln3459_14, i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:216 %select_ln3450_14 = select i1 %tmp_18, i1 %tmp_19, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln3450_14"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:217 %xor_ln3471_14 = xor i1 %select_ln3450_14, i1

]]></Node>
<StgValue><ssdm name="xor_ln3471_14"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.split2:218 %select_ln3471_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln3471, i1 %xor_ln3471, i1 %xor_ln3471_1, i1 %xor_ln3471_2, i1 %xor_ln3471_3, i1 %xor_ln3471_4, i1 %xor_ln3471_5, i1 %xor_ln3471_6, i1 %xor_ln3471_7, i1 %xor_ln3471_8, i1 %xor_ln3471_9, i1 %xor_ln3471_10, i1 %xor_ln3471_11, i1 %xor_ln3471_12, i1 %xor_ln3471_13, i1 %xor_ln3471_14

]]></Node>
<StgValue><ssdm name="select_ln3471_s"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split2:219 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %magnitude_mat_4371, i16 %select_ln3471_s

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.split2:220 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
