  0~  1: T0, CPU
  1~  2: T0, CPU
  2~  3: T0, CPU
  3~  4: T2, CPU
  4~  5: T2, CPU
  5~  6: T2, CPU
  6~  7: T0, CPU
  7~  8: T0, CPU
  8~  9: T0, CPU
  9~ 10: T1, CPU
 10~ 11: T1, CPU
 11~ 12: T1, CPU
 12~ 13: T1, CPU
 13~ 14: T1, CPU
 14~ 15: T1, CPU
 15~ 16: T1, CPU
 16~ 17: T1, CPU
 17~ 18: T3, CPU
 18~ 19: T3, CPU
 19~ 20: T3, CPU
 20~ 21: T3, CPU
 21~ 22: T3, CPU
 22~ 23: T3, CPU
 23~ 24: T3, CPU
 24~ 25: T3, CPU
 25~ 26: T3, CPU
 26~ 27: T3, CPU
100~101: T4, CPU
101~102: T4, CPU
102~103: T4, CPU
103~104: T5, CPU