#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 21 17:45:23 2024
# Process ID: 6828
# Current directory: D:/Verilog/Verilog/APB_I2C
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17288 D:\Verilog\Verilog\APB_I2C\APB_I2C.xpr
# Log file: D:/Verilog/Verilog/APB_I2C/vivado.log
# Journal file: D:/Verilog/Verilog/APB_I2C\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/APB_I2C/APB_I2C.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/verilog/Verilog/APB_I2C' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/APB_I2C/APB_I2C.gen/sources_1', nor could it be found using path 'D:/GitHub/verilog/Verilog/APB_I2C/APB_I2C.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.793 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top MCU [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv w ]
add_files -fileset sim_1 D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv
set_property top tb_MCU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-2458] undeclared symbol start_bit, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rwmode, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:56]
INFO: [VRFC 10-2458] undeclared symbol addr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:57]
ERROR: [VRFC 10-2989] 'wrie' is not declared [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:33]
ERROR: [VRFC 10-2865] module 'I2C_Master' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:105]
ERROR: [VRFC 10-2865] module 'APB_Intf_i2c' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:77]
INFO: [VRFC 10-311] analyzing module manual_clk
ERROR: [VRFC 10-2865] module 'manual_clk' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:159]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:211]
ERROR: [VRFC 10-2865] module 'MASTER_ip' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:185]
INFO: [VRFC 10-311] analyzing module edge_detector
ERROR: [VRFC 10-2865] module 'edge_detector' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:412]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
ERROR: [VRFC 10-2989] 'wrie' is not declared [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:33]
ERROR: [VRFC 10-2865] module 'I2C_Master' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
ERROR: [VRFC 10-2865] module 'APB_Intf_i2c' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:76]
INFO: [VRFC 10-311] analyzing module manual_clk
ERROR: [VRFC 10-2865] module 'manual_clk' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:157]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:209]
ERROR: [VRFC 10-2865] module 'MASTER_ip' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:183]
INFO: [VRFC 10-311] analyzing module edge_detector
ERROR: [VRFC 10-2865] module 'edge_detector' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:410]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:209]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2458] undeclared symbol i2c_rData, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:150]
INFO: [VRFC 10-2458] undeclared symbol i2c_ready, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:151]
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
ERROR: [VRFC 10-1280] procedural assignment to a non-register SDA is not permitted, left-hand side should be reg/integer/time/genvar [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv:51]
ERROR: [VRFC 10-2865] module 'tb_MCU' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:209]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2458] undeclared symbol i2c_rData, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:150]
INFO: [VRFC 10-2458] undeclared symbol i2c_ready, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:151]
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PRDATA' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:150]
WARNING: [VRFC 10-3823] variable 'rData' might have multiple concurrent drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [VRFC 10-3818] variable 'rData' is driven by invalid combination of procedural drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:191]
WARNING: [VRFC 10-2921] 'rData' driven by this always_ff block should not be driven by any other process [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:209]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
WARNING: [VRFC 10-3823] variable 'rData' might have multiple concurrent drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [VRFC 10-3818] variable 'rData' is driven by invalid combination of procedural drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:191]
WARNING: [VRFC 10-2921] 'rData' driven by this always_ff block should not be driven by any other process [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
WARNING: [VRFC 10-3823] variable 'rData' might have multiple concurrent drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [VRFC 10-3818] variable 'rData' is driven by invalid combination of procedural drivers [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:191]
WARNING: [VRFC 10-2921] 'rData' driven by this always_ff block should not be driven by any other process [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:255]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:209]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xsim.dir/tb_MCU_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 98.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 21 18:39:26 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1096.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MCU_behav -key {Behavioral:sim_1:Functional:tb_MCU} -tclbatch {tb_MCU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MCU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MCU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1111.250 ; gain = 14.480
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.379 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
add_files -norecurse D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/I2C_APB/I2C_APB.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
add_files -norecurse D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1117.199 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:185]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1117.199 ; gain = 0.000
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:185]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.441 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-2458] undeclared symbol half_freq, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:185]
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.441 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.441 ; gain = 0.000
run 10 us
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.172 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.172 ; gain = 0.000
run 10 us
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.258 ; gain = 4.273
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1472.258 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.258 ; gain = 0.000
run 10 us
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1875.230 ; gain = 253.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:464]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (7#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (10#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (11#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:159]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:176]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (12#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:176]
WARNING: [Synth 8-7071] port 'ready5' of module 'mux_mem_map' is unconnected for instance 'U_Mux_Map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:58]
WARNING: [Synth 8-7071] port 'rData5' of module 'mux_mem_map' is unconnected for instance 'U_Mux_Map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:58]
WARNING: [Synth 8-7023] instance 'U_Mux_Map' of module 'mux_mem_map' has 15 connections declared, but only 13 given [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:58]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (13#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ROM' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:75]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (14#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ram' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:85]
INFO: [Synth 8-6157] synthesizing module 'gpo' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (15#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (16#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (17#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:94]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_gpio' (18#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6157] synthesizing module 'gpio_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ip' (19#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (20#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:107]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:120]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_fnd' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:62]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:89]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_fnd' (21#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:62]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:130]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:138]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'FND' (23#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'FND' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:133]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_i2c' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:76]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_i2c' (24#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:76]
INFO: [Synth 8-6157] synthesizing module 'MASTER_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:159]
	Parameter LOW bound to: 0 - type: integer 
	Parameter HIGH bound to: 1 - type: integer 
	Parameter ACK bound to: 0 - type: integer 
	Parameter READ bound to: 0 - type: integer 
	Parameter WRITE bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter STAY_4us bound to: 1 - type: integer 
	Parameter ADDR_RW0 bound to: 2 - type: integer 
	Parameter ADDR_RW1 bound to: 3 - type: integer 
	Parameter SLAVE_ACK bound to: 4 - type: integer 
	Parameter WRITE_DATA0 bound to: 5 - type: integer 
	Parameter WRITE_DATA1 bound to: 6 - type: integer 
	Parameter MASTER_ACK bound to: 7 - type: integer 
	Parameter READ_DATA0 bound to: 8 - type: integer 
	Parameter READ_DATA1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'MASTER_ip' (25#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (26#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'I2C_Master' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (27#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1933.391 ; gain = 311.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.320 ; gain = 329.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.320 ; gain = 329.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1951.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2070.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.422 ; gain = 536.461
66 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2158.422 ; gain = 686.164
refresh_design
ERROR: [Synth 8-2715] syntax error near . [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:66]
INFO: [Synth 8-2350] module MCU ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-2350] module decoder_mem_map ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:161]
INFO: [Synth 8-2350] module mux_mem_map ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:178]
Failed to read verilog 'D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2208.473 ; gain = 5.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:464]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (7#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (10#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (11#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:161]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (12#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:178]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (13#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ROM' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (14#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ram' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
INFO: [Synth 8-6157] synthesizing module 'gpo' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (15#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (16#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (17#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_gpio' (18#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6157] synthesizing module 'gpio_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ip' (19#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (20#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_fnd' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:62]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:89]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_fnd' (21#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:62]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:130]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:138]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (22#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'FND' (23#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'FND' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_i2c' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:76]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_i2c' (24#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:76]
INFO: [Synth 8-6157] synthesizing module 'MASTER_ip' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:159]
	Parameter LOW bound to: 0 - type: integer 
	Parameter HIGH bound to: 1 - type: integer 
	Parameter ACK bound to: 0 - type: integer 
	Parameter READ bound to: 0 - type: integer 
	Parameter WRITE bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter STAY_4us bound to: 1 - type: integer 
	Parameter ADDR_RW0 bound to: 2 - type: integer 
	Parameter ADDR_RW1 bound to: 3 - type: integer 
	Parameter SLAVE_ACK bound to: 4 - type: integer 
	Parameter WRITE_DATA0 bound to: 5 - type: integer 
	Parameter WRITE_DATA1 bound to: 6 - type: integer 
	Parameter MASTER_ACK bound to: 7 - type: integer 
	Parameter READ_DATA0 bound to: 8 - type: integer 
	Parameter READ_DATA1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'MASTER_ip' (25#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (26#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'I2C_Master' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (27#1) [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.367 ; gain = 43.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.266 ; gain = 66.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.266 ; gain = 66.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.699 ; gain = 68.992
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-2458] undeclared symbol addr_wr, assumed default net type wire [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv:103]
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Verilog/Verilog/1218GPIO/1218GPIO.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/harman_Verilog/1218GPIO' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/1218GPIO/1218GPIO.gen/sources_1', nor could it be found using path 'D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name UseInlineHdlIP
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Verilog/Verilog/1218GPIO/1218GPIO.srcs/sim_1/new/tb_MCU.sv', nor could it be found using path 'D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sim_1/new/tb_MCU.sv'.
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project '1218GPIO.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
update_compile_order -fileset sources_1
save_project_as 1218_GPIO_2020_2 D:/Verilog/Verilog/1218_GPIO_2020_2 -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sources_1/new/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UVM_GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_gpio_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.gpio_interface
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.UVM_GPIO
Compiling module xil_defaultlib.glbl
Built simulation snapshot UVM_GPIO_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/xsim.dir/UVM_GPIO_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 116.703 ; gain = 17.730
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 21 21:40:43 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '92' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UVM_GPIO_behav -key {Behavioral:sim_1:Functional:UVM_GPIO} -tclbatch {UVM_GPIO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UVM_GPIO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /UVM_GPIO/gpiotest was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
INFO: [Wavedata 42-43] There are no traceable objects to add.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UVM_GPIO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2271.699 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UVM_GPIO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj UVM_GPIO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.sim/sim_1/behav/xsim'
"xelab -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b0e06e3404ce4bacb2a53a86a992701f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UVM_GPIO_behav xil_defaultlib.UVM_GPIO xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 18000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 18000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hfb570715  rData: 'h0  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 25000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 30000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 38000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 38000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9ab2ab86  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 45000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 50000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 58000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 58000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h1969f47d  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 65000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 70000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 78000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 78000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hb77ce1a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 85000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 90000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 98000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 98000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb4eb7375  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 118000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h11b5a9a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8ddb842e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 158000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he95d0355  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'he43a26b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hfe72eea5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb8075af6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd0f76bdb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'h894320ec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 278000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha0ea7a92  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h17ed78b1  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hae4c1b40  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 338000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he406622d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hb91c4d99  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hed8ddd76  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h15b1197  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb483ea4c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h7086782  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h38e88921  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'ha244f00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfabbb977  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcaaec84f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h39fd7b9e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hc8a7d358  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 578000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hb6adcf98  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 598000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc40f7010  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 618000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0ccb51b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'hfce59e85  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'ha85a2ca5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hf32a5eec  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 698000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdd5635b5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha6ddb0eb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h8fc0d087  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 758000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h97ff94a9  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hbf99fd39  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hc6900a05  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h2ce1bb6d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 838000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf28f113e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h97980b80  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'hdbfcaa48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 898000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hffbced56  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h2d8d4d4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'he55060c5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'ha7239151  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc8526628  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc8dcdf72  rData: 'hz  inoutPort: 'hZ  } 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1005000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1010000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1018000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1018000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1018000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha8c2fd03  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1025000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1030000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1038000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1038000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'h2804bf75  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1045000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1050000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1058000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1058000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1058000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h6a225dc  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1065000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1070000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1078000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1078000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h49b30f7  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1085000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1090000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1098000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1098000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1098000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h21efe06e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1105000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1110000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1118000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1118000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h8  write: 'h1  wData: 'h9ea0345b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1125000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1130000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1138000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1138000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1138000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h3aac2cc7  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1145000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1150000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1158000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1158000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h3613c97a  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1165000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1170000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1178000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1178000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'h90d70a9b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1185000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1190000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1198000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1198000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1198000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'haf5f033  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1205000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1210000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1218000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1218000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1218000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'ha4707a50  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1225000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1230000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1238000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1238000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1238000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9d46a8dc  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1245000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1250000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1258000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1258000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1258000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf5787bb0  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1265000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1270000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1278000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1278000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h8  write: 'h1  wData: 'h2d05f30e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1285000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1290000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1298000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1298000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1298000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hc3ef0ef4  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1305000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1310000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1318000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1318000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1318000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hba33cf0e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1325000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1330000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1338000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1338000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h2  write: 'h1  wData: 'hfd433d2  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1345000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1350000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1358000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1358000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'hc4d03d01  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1365000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1370000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1378000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1378000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h1927ea97  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1385000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1390000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1398000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1398000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1398000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hcdb3c7a  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1405000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1410000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1418000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1418000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1418000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hdfea32d0  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1425000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1430000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1438000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1438000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1438000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h9254cdcb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1445000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1450000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1458000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1458000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1458000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h241b0d0e  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1465000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1470000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1478000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1478000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1478000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h153cf0e3  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1485000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1490000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1498000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1498000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1498000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'he5ba78fb  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1505000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1510000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1518000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1518000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1518000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd593a59c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1525000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1530000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1538000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1538000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1538000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h24c876a5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1545000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1550000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1558000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1558000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hd358ec12  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1565000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1570000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1578000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1578000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'he145060d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1585000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1590000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1598000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1598000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hce8cc441  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1605000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1610000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1618000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1618000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h8  write: 'h1  wData: 'hdb30270b  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1625000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1630000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1638000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1638000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'h72f2e48  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1645000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1650000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1658000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1658000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'hd289d9d5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1665000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1670000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1678000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1678000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h1  wData: 'h3d402a00  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1685000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1690000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1698000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1698000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h0  write: 'h1  wData: 'h7521e66  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1705000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1710000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1718000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1718000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1718000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf0bfb74c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1725000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1730000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1738000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1738000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1738000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hf988f48f  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1745000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1750000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1758000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1758000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h1  write: 'h1  wData: 'h21add690  rData: 'hz  inoutPort: 'hz  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1765000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1770000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1778000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1778000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'ha92e5ce5  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1785000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1790000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1798000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1798000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hd00a8788  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1805000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1810000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1818000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1818000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'h964256a0  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1825000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1830000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1838000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1838000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h7  write: 'h1  wData: 'hbbd5ca2c  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1845000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1850000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1858000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1858000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h6  write: 'h1  wData: 'hc0c4e21d  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1865000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1870000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1878000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1878000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1878000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h250f9e65  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1885000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1890000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1898000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1898000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h3  write: 'h1  wData: 'h28b5ff75  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1905000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1910000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1918000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1918000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1918000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'h8bb804a6  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1925000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1930000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1938000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1938000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h8  write: 'h1  wData: 'he15ae77  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1945000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1950000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1958000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1958000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1958000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hafcefc78  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1965000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1970000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1978000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1978000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr: 'h5  write: 'h1  wData: 'hb0e3ef21  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 1985000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(76) @ 1990000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(194) @ 1998000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(213) @ 1998000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(227) @ 1998000: 32bit Register UVM Verification.ENV.SCB [SCB] FAIL..., io:  Z != r:          Z
SEQ_ITEM: (seq_item@586) { addr: 'h4  write: 'h0  wData: 'hd1548609  rData: 'hz  inoutPort: 'hZ  } 
UVM_INFO D:/Verilog/Verilog/1218_GPIO_2020_2/1218_GPIO_2020_2.srcs/sim_1/new/UVM_GPIO.sv(155) @ 2005000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 2010000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 2010000: reporter [UVM/REPORT/SERVER] [UVM/RELNOTES]     1
[UVM/COMP/NAMECHECK]     1
[TEST_DONE]     1
[SEQ]   100
[SCB]   149
[RNTST]     1
[MON]   100
[DRV]   100
** Report counts by id
UVM_FATAL :    0
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO :  453
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 2010 ns : File "C:/Xilinx/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
open_project D:/Verilog/Verilog/APB_I2C/APB_I2C.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/APB_I2C/APB_I2C.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
current_project 1218_GPIO_2020_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MCU_behav -key {Behavioral:sim_1:Functional:tb_MCU} -tclbatch {tb_MCU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MCU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MCU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv w ]
add_files -fileset sim_1 D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv
update_compile_order -fileset sim_1
set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
run all
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_MCU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/new/FND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FND
INFO: [VRFC 10-311] analyzing module APB_Intf_fnd
INFO: [VRFC 10-311] analyzing module fnd_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-311] analyzing module decoder_mem_map
INFO: [VRFC 10-311] analyzing module mux_mem_map
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-311] analyzing module APB_Intf_gpio
INFO: [VRFC 10-311] analyzing module gpio_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpo
INFO: [VRFC 10-311] analyzing module APB_Intf
INFO: [VRFC 10-311] analyzing module gpo_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/tb_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MCU_behav -key {Behavioral:sim_1:Functional:tb_MCU} -tclbatch {tb_MCU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MCU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MCU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
set_property top I2C_UVM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_UVM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj I2C_UVM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near '@' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:160]
INFO: [VRFC 10-311] analyzing module I2C_UVM
ERROR: [VRFC 10-2865] module 'I2C_UVM' ignored due to previous errors [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:301]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_UVM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj I2C_UVM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_UVM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'addr' is not declared under prefix 'data' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:219]
ERROR: [VRFC 10-2991] 'wData' is not declared under prefix 'data' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:220]
ERROR: [VRFC 10-2991] 'wData' is not declared under prefix 'data' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:221]
ERROR: [VRFC 10-2991] 'wData' is not declared under prefix 'data' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:222]
ERROR: [VRFC 10-2991] 'addr' is not declared under prefix 'i2c_seq_item' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:193]
ERROR: [VRFC 10-2991] 'wData' is not declared under prefix 'i2c_seq_item' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv:195]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_UVM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj I2C_UVM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_UVM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_I2C_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.i2c_interface
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_UVM
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_UVM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/xsim.dir/I2C_UVM_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 116.504 ; gain = 17.539
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 22 00:28:46 2024...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '95' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_UVM_behav -key {Behavioral:sim_1:Functional:I2C_UVM} -tclbatch {I2C_UVM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source I2C_UVM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /I2C_UVM/i2ctest was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
INFO: [Wavedata 42-43] There are no traceable objects to add.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_UVM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2271.699 ; gain = 0.000
run all
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(199) @ 3000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(218) @ 3000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr_i2c_addr: 'hx  addr_i2c_wData: 'hx  i2c_addr: 'hxx  i2c_wData: 'hxx  rData: 'h0  write: 'h1  got_addr: 'hxx  got_wData: 'hxx  } 
WARNING: File: D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv Line: 107 : randomize failed to meet constraint.
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(108) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(151) @ 10000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2271.699 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_UVM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj I2C_UVM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_UVM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_I2C_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.i2c_interface
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_UVM
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_UVM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(199) @ 3000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(218) @ 3000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr_i2c_addr: 'hx  addr_i2c_wData: 'hx  i2c_addr: 'hxx  i2c_wData: 'hxx  rData: 'h0  write: 'h1  got_addr: 'hxx  got_wData: 'hxx  } 
WARNING: File: D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv Line: 107 : randomize failed to meet constraint.
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(108) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(151) @ 10000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:38 . Memory (MB): peak = 2271.699 ; gain = 0.000
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_UVM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj I2C_UVM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/new/I2C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Master
INFO: [VRFC 10-311] analyzing module APB_Intf_i2c
INFO: [VRFC 10-311] analyzing module MASTER_ip
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module manual_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_UVM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_UVM_behav xil_defaultlib.I2C_UVM xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_I2C_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.i2c_interface
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.I2C_UVM
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_UVM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulation phase!
display run phase!
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(202) @ 3000: 32bit Register UVM Verification.ENV.AGENT.MON [MON] Send data to Scoreboard
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(221) @ 3000: 32bit Register UVM Verification.ENV.SCB [SCB] Data received from Monitor
SEQ_ITEM: (seq_item@586) { addr_i2c_addr: 'hx  addr_i2c_wData: 'hx  i2c_addr: 'hxx  i2c_wData: 'hxx  rData: 'h0  write: 'h1  got_addr: 'hxx  got_wData: 'hxx  } 
WARNING: File: D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv Line: 107 : randomize failed to meet constraint.
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(108) @ 10000: 32bit Register UVM Verification.ENV.AGENT.SQR@@SEQ [SEQ] Data send to Driver
UVM_INFO D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sim_1/new/I2C_UVM.sv(151) @ 10000: 32bit Register UVM Verification.ENV.AGENT.DRV [DRV] Send data to DUT
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 2271.699 ; gain = 0.000
set_property top tb_MCU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
boost::filesystem::remove:           : "D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_I2C_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
xsim.dir/tb_MCU_behav/obj/xsim_11.win64.obj:xsim_11.c:(.data+0x1e1b0): undefined reference to `transaction_121'
collect2.exe: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2271.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MCU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj tb_MCU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim'
"xelab -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ec606fe1da444ecb2bb1629cb0795d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PADDR' [D:/Verilog/Verilog/APB_I2C/APB_I2C.srcs/sources_1/imports/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_I2C_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.decoder_mem_map
Compiling module xil_defaultlib.mux_mem_map
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.APB_Intf
Compiling module xil_defaultlib.gpo_ip
Compiling module xil_defaultlib.gpo
Compiling module xil_defaultlib.APB_Intf_gpio
Compiling module xil_defaultlib.gpio_ip
Compiling module xil_defaultlib.gpio
Compiling module xil_defaultlib.APB_Intf_fnd
Compiling module xil_defaultlib.fnd_ip
Compiling module xil_defaultlib.FND
Compiling module xil_defaultlib.APB_Intf_i2c
Compiling module xil_defaultlib.MASTER_ip
Compiling module xil_defaultlib.I2C_Master
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
xsim.dir/tb_MCU_behav/obj/xsim_11.win64.obj:xsim_11.c:(.data+0x1e1b0): undefined reference to `transaction_121'
collect2.exe: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2271.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/APB_I2C/APB_I2C.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2271.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 01:08:31 2024...
