verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module Pipeline_top /home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_12-48-52/01-verilator-lint/_deps.vlt /home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_12-48-52/tmp/a0c5dfe93324470e880a337e55153a8b.bb.v /home/vu/RISCV_Pipeline_Core/src/ALU.v /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v /home/vu/RISCV_Pipeline_Core/src/Control_Unit_Top.v /home/vu/RISCV_Pipeline_Core/src/Data_Memory.v /home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v /home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v /home/vu/RISCV_Pipeline_Core/src/Hazard_unit.v /home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v /home/vu/RISCV_Pipeline_Core/src/Main_Decoder.v /home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v /home/vu/RISCV_Pipeline_Core/src/Mux.v /home/vu/RISCV_Pipeline_Core/src/PC_Adder.v /home/vu/RISCV_Pipeline_Core/src/PC_Module.v /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v /home/vu/RISCV_Pipeline_Core/src/Register_File.v /home/vu/RISCV_Pipeline_Core/src/Sign_Extend.v /home/vu/RISCV_Pipeline_Core/src/Writeback_Cycle.v --Wno-fatal --relative-includes --Werror-LATCH +define+USE_POWER_PINS +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__
