# Synchronous-Fifo
Verilog implementation of a synchronous FIFO memory.
![image](https://github.com/Anvitatadepalli/Synchronous-Fifo/assets/98482161/71a4f2ed-9c7b-4d05-9ace-48303bca76a6)

