================================================================================ 
Commit: f2c395c8f944e80ee46d0d9ab59ea00b2c5f97f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:38 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2295_01

BIOS ID updated from 2295_00 to 2295_01

Hsd-es-id: N/A
Original commit date: Fri Jul 20 00:45:53 2018 -0700
Change-Id: I948795a559d7c49e4fe6223bcb08a1e44eddfd04
Original commit hash: 1a8cdd8299b6b746d32fcf4ec752a0fc92db588d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0625425d1a154105edb7c2f1dddbbdda2891d944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:37 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x1A

Update ICL B0 with Patch 0x1A

Hsd-es-id: NO_HSD
Original commit date: Fri Jul 20 00:35:56 2018 -0700
Change-Id: I7ec162a8b7c15c7e590a7942e117edf5063fb546
Original commit hash: 763e3513862bd610ab997a6308755917be86b272

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 737e39aafb5c1cc1a70905639e60a66076185346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:36 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Micro SD card Write Protected while copying files to micro SD and Unable to FORMAT the micron SD card.
Update SD DLL for ICL-U + ICL-LP
Update GPIO term for GPP_G5 and GPP_G7
Move GPP_G5 and GPP_G7 programming to RC

Original commit date: Tue Jul 10 14:13:02 2018 -0700
Change-Id: Ia87fc91cdcf9f3feb8a0fc070adb35f709e1833b
Original commit hash: ef7efc257fd1e7a80d5ea1a8e29d60646d234d49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsLibIcl.inf

================================================================================ 
Commit: a3f3cd9cf41ee260512cfd7410fb06a0ed558843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:31 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up the PciBusDxe override driver

Hsd-es-id: 1506353198
Original commit date: Wed Jul 18 17:59:18 2018 +0800
Change-Id: I76fd79a8e406d5ce597915b700ee1047a131629c
Original commit hash: 9b6b80f6042587ce2120f46131bdfb297cb2197d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/ComponentName.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/ComponentName.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBus.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBus.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciCommand.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciCommand.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDeviceSupport.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDeviceSupport.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDriverOverride.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDriverOverride.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciEnumerator.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciEnumerator.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciEnumeratorSupport.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciEnumeratorSupport.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciHotPlugSupport.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciHotPlugSupport.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciLib.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciLib.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciPowerManagement.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciPowerManagement.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciResourceSupport.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciResourceSupport.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciRomTable.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciRomTable.h
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0d41d3aeb73b38e6c7d9eacabb18c7834ae6ce24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:30 2018 -0700 
-------------------------------------------------------------------------------- 
Errors are observed after running IntelPepBiosCheckerTool.v.2.1.0.0 on ICL U Setups

Enable PepIpu by default.

Hsd-es-id: 1605462616
Original commit date: Fri Jul 20 10:02:53 2018 +0800
Change-Id: I02be53b31668feb9e01fb6e916617049a9c21a7f
Original commit hash: de0bbc8dc31b7cd09c599a7cd8ccf6332e56d967

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: fa0fe9664eeed44576942f95abbf25e5c09e0402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 20 00:09:10 2018 -0700
Original commit date: Fri Jul 20 00:09:10 2018 -0700
Original commit hash: 813f81a8b6564ecbeb3586e98f701d388fe223b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f9207c3ba9dfc2168885e3378e2e2ff11fb32bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Jul 20 00:04:21 2018 -0700
Original commit date: Fri Jul 20 00:04:21 2018 -0700
Original commit hash: 569cd09775f5f4247f99a1e1cc1ce8e60590366d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8176bde1ebedc4b5792e3f2119366f9697249e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:28 2018 -0700 
-------------------------------------------------------------------------------- 
Disable GBE LAN for SDS boards

Disable GBE LAN for SDS boards

Hsd-es-id: 1506368533
Original commit date: Fri Jul 20 12:07:20 2018 +0800
Change-Id: I4339cfa80ebd09c47b329f83d5ad88bab73f36cb
Original commit hash: de660d4e69b88b3f09ad806983f3b371e32999c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 65fe46c00f79be3713e952d9aaf4d8cd0c71517a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:26 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update HSIO ChipsetInit Version 6 for ICP-LP B0

Hsd-es-id: 1407306694
Original commit date: Mon Jun 25 16:15:10 2018 -0700
Change-Id: I85a32b7a11bc60300538c8b204c0c72b8ec8657f
Original commit hash: 500afd36bd81a68029d0cb6eebefa5f9d51d2847

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: c8d896b060fe6c55724ab69e8e1ddca2bae3ad24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:24 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 19 22:11:07 2018 +0000
Original commit date: Thu Jul 19 22:11:07 2018 +0000
Original commit hash: 83b6765596eeddb209796b4be762b7aed78367c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22486f872fd198bc9364ca1398c0004becb3b25b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:23 2018 -0700 
-------------------------------------------------------------------------------- 
IcelakeSiliconPkg [ICL][MRC] DIMM Ron training - looks only on margin from byte0

Issue:
DIMM Ron training - looks only on margin from byte0.
In TrainDDROptParam (MrcCrosser.c) function there is some code duplication, MinEye should be stored to byte0 results and should not be overridden again.

Root Cause:

Change:
Please HSD-ES comments for details.

Others:
Referred from https://hsdes.intel.com/appstore/article/#/1305706824
CNL 0.5.1.78 Commit ID: aa4d7a2b8707c9c90dd46fc5d352585395c4c3fd

Hsd-es-id: 1407433643
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407433643
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Jul 18 13:00:31 2018 +0800
Change-Id: Ic7c50e8b796cbcab073d817ec70e6f80a585998e
Original commit hash: cda6b6a079678f634f286a42a513274a88733195

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 18d18e31245baf85806de6789b8df2d4e19ff02d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:21 2018 -0700 
-------------------------------------------------------------------------------- 
ICL VR POR ww29 '18 update

For all POR and non POR parts, for ICL U, Y PL2 =1.25 * PL1.

Hsd-es-id:1806307789
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 17 15:00:34 2018 -0700
Change-Id: If46d7752f952faf275e94ba93bac502c7a67e4e2
Original commit hash: bccd71f558d6932a1a0893ccbcc690a60a320547

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 4d133cb140bff29bf6487dd59b2156672abb468a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Jul 19 11:59:47 2018 -0700
Original commit date: Thu Jul 19 11:59:47 2018 -0700
Original commit hash: a1176eafd14971a7d665d96bc292a5d2cd772503

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: d1fe5685fbb980c57b419831f80b9cfc868d18c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Thu Jul 19 11:54:53 2018 -0700
Original commit date: Thu Jul 19 11:54:53 2018 -0700
Original commit hash: 66c656db2d44cf820e62541d762811f112ed9acc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: d46b185dbdded64b7d1ec76b7babb9b69d67079d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 19 18:00:24 2018 +0000
Original commit date: Thu Jul 19 18:00:24 2018 +0000
Original commit hash: e6fb09e57f3a0037659c1a8374366df688b9e215

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d01279a5f326710695f5e0eeba7fb3f278ff091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][Add MRC support for SDS Fab 2 with LPDDR4X memory]

Add MRC support for FAB_ID = 2 for ICL-U LP4X SDS board (board_id = 0x0C).
This FAB_ID will use LPDDR4X memory: Micron MT53E512M32D2NP-046, 200b, 8Gb, DDP 1x16, 1R, 8GB total, 4267

Hsd-es-id: 1407430522
Tracker-link: https://hsdes.intel.com/resource/1407430522
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Jul 18 14:01:20 2018 -0700
Change-Id: I4e99b9be1a0727ff1f27d33aab612286bd7548c6
Original commit hash: b3083f52f0ad5926d3461e5b73f41dbe8d985aa9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/EcCommands.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9c8a6f05149b5f2686eb3d0282afa91ac9d6cc2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:14 2018 -0700 
-------------------------------------------------------------------------------- 
[EC][ICL-U DDR4 SODIMM CRB PD Fab1]:Tablet mode functionality is not working after enable tablet mode switch on ICL-U Board.

Adding Q82 & Q83 for tablet switch control

Hsd-es-id: 1604735630
Original commit date: Wed Jul 18 15:53:47 2018 +0800
Change-Id: I64727cc29ee8ed3f3130e7591c5c91e65c9cd9ae
Original commit hash: c2d260c039dc9c4888280c67e9064d965326a8e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: bec7cd312e275711a05560c2550f1102e50a1177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Add BIOS Setup options for LTR Overrride feature.

Original commit date: Thu Jul 12 16:45:31 2018 +0530
Change-Id: I2e394a6776a5ed48e57fa2d277ad3956939e92c4
Original commit hash: f8ada71dc239d4e82eb75fe4aa68cc36217e6ae8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Setup/ItbtPcieSetupSinglePort.hfr
IceLakePlatSamplePkg/Setup/ItbtPcieStringPool.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPeiPcieCommonLib.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmItbtSaPcieLib/DxeSmmItbtSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.inf

================================================================================ 
Commit: 0d94e3dec6332a21ff0d1f29ff0ce2fa38ed433e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 19 00:09:31 2018 -0700
Original commit date: Thu Jul 19 00:09:31 2018 -0700
Original commit hash: 26331d96f78f00cb4c06a9dc56f38fea7fca962d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 58b5816ab7f56cde4891f93ca4f4368d91b376fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Jul 19 00:03:36 2018 -0700
Original commit date: Thu Jul 19 00:03:36 2018 -0700
Original commit hash: 2ef2531c271867e027f2ba145b6abc32c0238556

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5611a3c4ee3b1fe7d10a12f38648e63bd9f80401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] "Platform" string error under TCSS Platform Setting under platform settings
Correct all platform typo error

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 8f2ad5be1d15d4a240a68f65353cf2d4c35de36d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Removed unused xHCI filter driver support which was for LPT generation
Remove UUID ac340cb7-e901-45bf-b7e6-2b34ec931e23

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: cae239b264538981d6d9bc9e9962656531859b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:53:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Jul 18 11:59:31 2018 -0700
Original commit date: Wed Jul 18 11:59:31 2018 -0700
Original commit hash: b7cf3de13fa1764494cda4c7681636a4b8e5d173

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: f215166d9a5c26cd919b45e009fa8f53c79a6b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 18 00:08:41 2018 -0700
Original commit date: Wed Jul 18 00:08:41 2018 -0700
Original commit hash: 4a03f98cf85692ed357ee5de4a5de935b1fbfa54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3d37fa9c9ab4cf6258817f7894a8e997b6ef30af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Jul 18 00:02:57 2018 -0700
Original commit date: Wed Jul 18 00:02:57 2018 -0700
Original commit hash: cb7f63e37be1721f01fd79f7240a257f5c8a55e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e573b53128c72d330e9329340738e78f12dcd2e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:56 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Enable SATA Alternate ID for RAID Premium Mode as Default

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 574689911cf06f8411c0f782120b059bf1d7aa24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:54 2018 -0700 
-------------------------------------------------------------------------------- 
Resolves enabling DTS causing a Windows BSOD.

Reverts back removing unused PlatfromNvs duplicate DTS variables.

Hsd-es-id: 1605426964
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 16 23:46:45 2018 -0700
Change-Id: I2a1dfb9931d674037912df74a3e49b6e4badef41
Original commit hash: 3553fb44e941b87a01b275c45674d7908a90ef9d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h

================================================================================ 
Commit: e94a5ed7d5da5ad2cf7390a2e98f3d0e85554667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:53 2018 -0700 
-------------------------------------------------------------------------------- 
Merge [CNL] Klocwork issues for Platform RC based on CNL Release_153_00_263

Merge https://git-amr-7.devtools.intel.com/gerrit/#/c/18148/

Hsd-es-id: 1506254825
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506254825
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 17 10:32:55 2018 +0800
Change-Id: Ib3e773bf186933955c818625d49927ad7d0d3413
Original commit hash: b502c24c0e2326d568524fc2baa027cccd500048

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: a38756fb754a460a55d1d4756cfdacbd4200dfe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:50 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Debug BIOS assert caused by GPIO pins programming
Fixed policy handling during policy update.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 38c7651c2749d1cc80bff87a0ffba200fd6f695f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:46 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-R-H [VP]: Processor Name showing as "Unknown" under platform information menu in BIOS

Update Device IDs

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Jul 12 12:35:56 2018 -0700
Change-Id: I9d1899f104ebdfed0e8ed2dbdce7cd717f3407d0
Original commit hash: 3990628bc63488e5a099d737650a7271d45c7229

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: 40e74d167107e8050484736729fc50036b27b990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Jul 17 11:59:25 2018 -0700
Original commit date: Tue Jul 17 11:59:25 2018 -0700
Original commit hash: 5dba97b2f4d6ecb56918717f05c0fb285672ce73

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: ac93cc0142ad5a27ae528903fb25994aacc82253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:43 2018 -0700 
-------------------------------------------------------------------------------- 
Enhacement to Read the Memory size displayed in BIOS front page in XMLCli
Adding back the entry of ExtendedBankHashing which got removed in ShaID 6511f84d91c2a5e6186516b4e02301ad4cb3a083

Hsd-es-id: 1605331843
Original commit date: Tue Jul 17 16:41:33 2018 +0530
Change-Id: I7fb51ff59ac6a6656588a49eac22f41f7f5aa42e
Original commit hash: 6fa68b3d0f462983e4f1e83624fd1e65bf72f251

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 6c403a239f74c6545ed32509e6330356e1186943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:40 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 17 10:22:11 2018 +0000
Original commit date: Tue Jul 17 10:22:11 2018 +0000
Original commit hash: 38b007cbe06c0ec72351730d14a09373ac4540c4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 287c1378a635b4d52f9e33d83c2b9ccfb71f966f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:39 2018 -0700 
-------------------------------------------------------------------------------- 
Enhacement to Read the Memory size displayed in BIOS front page in XMLCli

Removed instances of Xmlcli from Silicon Package
Restructuring it further as common and restricted package
Enhacement to Read the Memory size displayed in BIOS front page in XMLCli

Hsd-es-id: 1605331843
Original commit date: Mon Jul 9 17:06:40 2018 +0530
Change-Id: I1fdf1204ffb2f81f7d172e679bf376e4063ee4d3
Original commit hash: af96f32e5bd03af375e5d92cc67b1fc758d7e68d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/Setup.uni
IceLakePlatSamplePkg/Setup/UqiList.uni

================================================================================ 
Commit: d962a116ca8985daf27e92b7dc2dfc2fc380ac10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 17 00:08:40 2018 -0700
Original commit date: Tue Jul 17 00:08:40 2018 -0700
Original commit hash: bc7dc62cb92ac364fe18b133857a4557afe9cf1c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7c726faaec621c0849dbbc7cc1d9d5b0662ec1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jul 17 00:04:29 2018 -0700
Original commit date: Tue Jul 17 00:04:29 2018 -0700
Original commit hash: c817ed6728885b4ccbce92cd9927a38203f7800b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 03553b01ff774274b47b027f12be912e01ba2760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:33 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Add PEP constraint for PEP NVME/PEP PCIe Storage

Corrected the BIT value of PCIe NVMe PEP enable/disable bit for updating it on uPEP device list
Also set it Enabled by default as requested in the RCR.

Hsd-es-id: 2202553667
Original commit date: Mon Jul 9 15:24:41 2018 +0530
Change-Id: I212f838b1c83fe2bd27841f64afcb57139e700ec
Original commit hash: 5abf02ddad3038b5f20edb18a93a96878c292627

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: ef6785ae4862b4c876976fcc47a2a5cabed83b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:32 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: gFspmEntryPpiGuid is not required anymore

As removing Install FSP-M FV from SEC to FspmWrapper, it's no longer needed gFspmEntryPpiGuid to control dispatching sequence.

Hsd-es-id: 1506254777
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506254777
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 16 15:47:17 2018 +0800
Change-Id: I1c94c901043fe4367c579ae35c5e1be9fcb381f3
Original commit hash: 27ea6c9ccd62f2eaf494eaf77e6970cf42f0e72c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a6dce89afafd845560b6c2690e5fdc239d8d65e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jul 16 21:51:37 2018 -0700
Original commit date: Mon Jul 16 21:51:37 2018 -0700
Original commit hash: b449de3730d7a01e84b989686a15c889c71affb0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a739c880526fe1704594ff3d7d233a599ac4f34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to 2291_01

Hsd-es-id: N/A
Original commit date: Tue Jul 17 12:38:34 2018 +0800
Change-Id: I059f45c20df4b7accefc64cd828d41984de55389
Original commit hash: 8365ad346ff9df104a9ba7e1629d2250328ea78f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b4ee48f8e9c3792f978fc729afa38dc0c4c66c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:29 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: ac45ed986ae8faa152eae5cf39150dd47ca5370d
Klocwork issues for ME RC based on CNL Release_153_00_263

Resolution: Fix ME KW scan.
Impacted Platform: All ICL platform.

Hsd-es-id: 1506254827
Original commit date: Mon Jul 16 14:03:03 2018 +0800
Change-Id: Idf2f2b28cf20fcc7c8c5a84efcd0b64c2103da48
Original commit hash: 14f7d0d5f72d1544c0185f482518181c0f562da4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 7e7b52a77a569be2e7b436d4259bbaaa3e1199af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] 3rd certificated TBT3 Storage is enumerating only by Hardware Scan in windwos device manager During S3 Cycle frequently (3/5)

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 25cd986f11d5993b29b13c547d067f5e87d50f21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:25 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: TrustedDeviceSetupRestricted Update SMBIOS bit names

Update the names of the Trusted Device Setup bits in the BIOS_CAP structure of
SMBIOS table 131 to be descriptive rather than ReservedX.

Hsd-es-id: 1806280329
Original commit date: Thu Jul 5 16:46:02 2018 -0700
Change-Id: I2f7c3f782fb37a84092a1bd57b96b048ebb94204
Original commit hash: 581e25a5352dd4af2dfbda76c1575db2fd155ca5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbios.h

================================================================================ 
Commit: f460522c98236ecf2597b609f2549973a04cb6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:21 2018 -0700 
-------------------------------------------------------------------------------- 
SUT Hangs at Post Code 00E1/00E3 After waking from S3 With Builds  XCODE_EXT_Release,XCODE_EXT_Debug and EDK_EXT_Release

Increase PcdS3AcpiReservedMemorySize to resolve memory resource shortage during S3 resume in EDKII BIOS image.

Hsd-es-id: 1605718242
Original commit date: Mon Jul 16 10:01:10 2018 +0800
Change-Id: I6fc5ce660d7ae2e0ca95de131277e2b29f26b2c6
Original commit hash: 868288b4047d03a878f0ef4f0e0b23462f966a1b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: e0aacf876b652dafda9ad2e36d10ed3f0f4ebac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 16 00:13:50 2018 -0700
Original commit date: Mon Jul 16 00:13:50 2018 -0700
Original commit hash: 4b9db6e798fde0e471d05ca41bbf24371ea26d66

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6d1c40776af3342db2b87115519dde05405cfc9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jul 16 00:03:31 2018 -0700
Original commit date: Mon Jul 16 00:03:31 2018 -0700
Original commit hash: c6029a5a03df92c3c2e88a5835c3045076260419

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f53ac88aa911f310fdd54d03248e942ab3fa93cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Jul 15 23:37:15 2018 -0700
Original commit date: Sun Jul 15 23:37:15 2018 -0700
Original commit hash: 003b2839736229e7f01013fd7ad7c1f0aa5d3e1c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6ebe9e589556fe162beb5b0d5acc643e06de8a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:14 2018 -0700 
-------------------------------------------------------------------------------- 
FspBinPkg update to support Binary only build

Providing some PPI for boot loader to register callbacks and adding those PPI definition into FspBinPkg.

Hsd-es-id: 1506183206
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506183206
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 13 14:17:56 2018 +0800
Change-Id: I14c2fa8a9932076a43b1f2022a3efa37d07144fc
Original commit hash: 6b84b8ccc4a685dcf927cd499dc230c83864b730

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/IceLakeFspBinPkg.dec
IceLakeFspBinPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/BuildFv.cmd
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: aea375e35a826ac9989127db83b62f6940a61747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:12 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] BIOS Needs to add Display WA for all the CPU stepping

Hsd-es-id: 1605400979
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 2 01:11:25 2018 +0530
Change-Id: I5b766918f169805330b79b3a420003c47211b751
Original commit hash: f3f14bb65bf9885810b7a952930aaf25560a9cf8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 94cb203966468d3a8146201645fbbae51079bdeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sun Jul 15 05:09:50 2018 -0700
Original commit date: Sun Jul 15 05:09:50 2018 -0700
Original commit hash: d2b8f65fbb406bfa6f0152691f5f89ba6bd45b5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiFsp.inf
IceLakePlatSamplePkg/Override/BaseTools/Source/C/GenFv/GenFvInternalLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 14925add9522038b2d18508a497e3af2a560f9a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 15 00:08:39 2018 -0700
Original commit date: Sun Jul 15 00:08:39 2018 -0700
Original commit hash: df92dcbb1c43bcf2275ecbdf9cfc8a3d0937c52b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 149d4269b0486fb094a59b0e3c912a9e437a462e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 30 08:52:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 14 00:08:31 2018 -0700
Original commit date: Sat Jul 14 00:08:31 2018 -0700
Original commit hash: 482a9627af3f7d2ea6f9e05214ae6f53823c02b2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2650aff128db7d7506fc85ff82d2335f102ad8ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:13 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2285_01

BIOS ID updated from 2285_00 to 2285_01

Hsd-es-id: N/A
Original commit date: Fri Jul 13 17:03:46 2018 -0700
Change-Id: I2b59b19f53f4c8f36404f09a6d78c78cd9cf7564
Original commit hash: 5fc781e9959d70783a8858b9a8519cbaffd96f2c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 57e36dce8e9ef9886e42380ea05dfac2e1554a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:12 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Revert "BIOS change to support FIVR when using USB2 DBC"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/Register/PchRegsDci.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: adf39aa5f57be7ac97d861ddcaa9fcaad9a72834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 13 22:52:17 2018 +0000
Original commit date: Fri Jul 13 22:52:17 2018 +0000
Original commit hash: 011f9bd94b4a477064d5e11d4a7bcccc55cad224

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 134efc8a99ac1d2dae7a7b65701418b7b9285c66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:08 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC]Avoid calculating RttNom for non DDR4 technologies MrcGetEffDimmWriteOdt function

Include the below CNL changes:
0.5.1.82 - Fixed calculating RttNom for non DDR4 technologies in MrcGetEffDimmWriteOdt function
0.5.1.81 - Added "ForceComp Time Out" debug note in ForceRcomp function (MrcCommon.c)
0.5.1.83 - Added debug note in MrcReadLevelingTraining function (MrcReadReceiveEnable.c)
Additional changes - remove old LPDDR3 comments in Mrccommon.c

Original commit date: Fri Jul 13 13:47:48 2018 -0700
Change-Id: I665134a902cc0cae219af9a5a0afd569c9f4d406
Original commit hash: da7c68618b96a0d13761142285ffb7d825db2acc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 159bce341f4068e1c238ff85c077e4a6778f219a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:07 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS PMC programming update to make VCCIO ramp rate 0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 74ba8841e29f6347751cdb6f84694ba178075f8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:04 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 13 19:48:47 2018 +0000
Original commit date: Fri Jul 13 19:48:47 2018 +0000
Original commit hash: ed01366b066c96a39e33c68a437c6b61dc2ba259

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5aabd690f428ea827b32f798ab99c1f5b3769dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC]Klocwork issues for MRC based on ICL Release_2282_00

Changes:
-Reorganize the MrcDccUpdate() to pass Klocwork
-Remove the Min function to compare Strobe and Index

Original commit date: Wed Jul 11 17:39:19 2018 -0700
Change-Id: Iada20ecdb7835f6290659691ff5e70c6d8a97faf
Original commit hash: f2720d8315f5a77b9a1ccba5d061751270d7742a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: ae876d676af9fb9eb1ae01ed0637a7b980777d70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:46:00 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]S3 Suspend Start Time Not Recorded by SMM platform code during S3
entry

In file SmmPlatform.c, function "SleepEntryCallBack" is missing status
code report that causes suspend start time to be recorded in performance
builds.

Hsd-es-id: 1407298213
Original commit date: Thu Jun 28 15:46:16 2018 -0700
Change-Id: Iae28387f79fcaa733245ba759bec9fec4c09c700
Original commit hash: 51dac1e32d8fc568a31cfdfce57f7043eb755b90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

================================================================================ 
Commit: 5d85a84e0938a6c94c4f361b9beea7642645470c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:55 2018 -0700 
-------------------------------------------------------------------------------- 
Consume IceLakeSiliconPkgConfig.dsc on PlatformPkg.dsc and FspPkg.dsc

Prevent the duplication the silicon pcd default setting from platofrm and Fsp.
also prevent the future build if silicon code doesn't declare the pcd default on iceLakeSiliconPkgConfig.dsc

Hsd-es-id: 1504767278
Original commit date: Fri Jul 13 14:51:40 2018 +0800
Change-Id: I52aac829e38dc4f3d2c37bdb17a265fa09b02c91
Original commit hash: a83c004e73e46228ba47cc547f7ab7bb3bb94c5c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkgConfig.dsc
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/prebuild.bat
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc

================================================================================ 
Commit: 4f1591c3de962cfadb2742a1c9138ce6c94f91df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Remove obsolete SMBIOS Table Type 10 (On Board Devices Information)

There is no SMBIOS Table Type 10 (On Board Devices Information)
It's is replaced by SMBIOS Type 41 (Onboard Devices Extended Information) in SMBIOS v2.6

Hsd-es-id: 1506179118
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506179118
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 13 14:51:56 2018 +0800
Change-Id: I3e9be70d17c2c928d5b46fbd2be72b128f103c8f
Original commit hash: 293f13b4b020cf92fcbb8e30c01cd40f5fd8f466

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 5ff82b363c52c42189438b42dbb1e5200e684532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 13 00:08:29 2018 -0700
Original commit date: Fri Jul 13 00:08:29 2018 -0700
Original commit hash: e2aa003840ae9c32f8970e003402464a25f554d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8af4f0f07e249c255c65f29fea6cd7556d3a634d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Jul 13 00:04:38 2018 -0700
Original commit date: Fri Jul 13 00:04:38 2018 -0700
Original commit hash: 2c5f7638bcc89207c68b47aca4f5061763942297

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f502ccc6698d227d836201ad4fadd1f677dd945f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:49 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Bios Workaround for read/write Access to CPU USB.DBC Registers
The BIOS check HEEN bit, isn't ECTRL_DBG_EN.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

================================================================================ 
Commit: eae032cfeba98ca5c0634d05daed3f8c4d2062a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:46 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2284_01

Hsd-es-id: NO_HSD
Original commit date: Thu Jul 12 12:37:44 2018 -0700
Change-Id: I80ea7923436732ffbba2079934d4942963fd2e51
Original commit hash: 5459b6f7122679573fa6be88466fe9e2b9cad8d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7a77bff5cf662ee410ca94d142be781a921251ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:46 2018 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW2818

+ Removed TDP checks for different flavors of SKUs. Note that the PLx limits
will however be programmed according to the POR SKUs.
28W for UN , 15W for U, 9W for Y and YN.
+ Added AC Loadline delta correction to the user input values.

Hsd-es-id: 1305808392
Original commit date: Thu Jul 12 12:08:41 2018 -0700
Change-Id: I863b69ab4fc0ff04dfc5ebfaad8703dc550d51ac
Original commit hash: c356fa8531fc44187b099254a42e1bd833c25eb3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: f691e7676f26f0c27f972c348614572da8641809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:43 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Natural alignment check fail on PCH_SERIAL_IO_CONFIG

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h

================================================================================ 
Commit: f10c675d2b874f582bb0cdd50872c45ceb79a8a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Jul 12 11:59:37 2018 -0700
Original commit date: Thu Jul 12 11:59:37 2018 -0700
Original commit hash: e317b569f9b473611c2a056fc00e64139f780417

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: f2220e4e8537e5f7565e2f77ebf5bbfe0e39934d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:37 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-R][PEG]Enable PCIe Gen4 pre-mem API

Original commit date: Tue Jul 10 13:00:46 2018 +0530
Change-Id: I1a2ae28c9f7c8f1d981c5e56e6196a38e77975ec
Original commit hash: cde2fc0e4a8d380a923ecab5a0941963e10870d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 142da5cf3e577710d6668c76a2108d9945339057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:36 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 12 11:17:50 2018 +0000
Original commit date: Thu Jul 12 11:17:50 2018 +0000
Original commit hash: fb87834d6c869c5dd60e61f11973bb4b9da7fae2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 814b1368b7436177d309197ec47db76cef629f52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:35 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: HSD[1305788357][ICL MRC] Enable Write Slew Rate Training

Enable MRC Write Slew Rate Training in ICL.
Enabled after EV tests

Original commit date: Wed Jun 27 10:26:39 2018 +0300
Change-Id: I9e4e5b0cb5e01aecc782aeda150528838ffda05b
Original commit hash: 0890647b2a386f677010ee61c380b8c1285a50df

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 1ae5512f0239843cd504d236e864977fdf3d9afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:33 2018 -0700 
-------------------------------------------------------------------------------- 
FSP Non-API mode should not call to FSP TempRamInit or TempRamExit.

1. Replaced PlatformSecLib for FSP Non-API mode.
2. Moved Install FSP-M FV from PlatformSecLib to FspmWrapper.
Api/Dispatch/Edk Mode is booting to Windows 10 and S3 successfully.

Hsd-es-id: 1506182861
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506182861
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Jul 12 13:55:37 2018 +0800
Change-Id: I998d68c395de618fc8f5596433b11a7749bf714e
Original commit hash: 7e8b5f9732cd288be88d8e47fb5a1fa1140b0318

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/prebuild.bat
IceLakePlatSamplePkg/prep.bat
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c

================================================================================ 
Commit: c71fc463616745fad2b9ad55d7d18de56fedac16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 12 00:08:25 2018 -0700
Original commit date: Thu Jul 12 00:08:25 2018 -0700
Original commit hash: 03a09875117b96bac02523855cb5f3112eb56bed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 71b061d83f006f9366a2b70be12552eca0c7389a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Jul 12 00:04:01 2018 -0700
Original commit date: Thu Jul 12 00:04:01 2018 -0700
Original commit hash: 85339f37c124e845fb7ddb3a91b7ae18a172a5dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d03b1ab40d1a9fb0b41417cd305f41a6835c89e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:28 2018 -0700 
-------------------------------------------------------------------------------- 
Add support for Pyrite 2.0 to Opal BIOS Password management functionality

Pyrite 2.0 is supported from BP 1.6.1.0, so it needs to be covered by platform override as of now.

Hsd-es-id: 220814898
Original commit date: Wed Jul 4 13:30:23 2018 +0800
Change-Id: Ibf6555c097a50baebc88b3bd1f327efb131e5b5c
Original commit hash: 2b91d11aec04fa84b64c655920dcc2272defcb8c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.h
IceLakePlatSamplePkg/Override/MdePkg/Include/IndustryStandard/TcgStorageCore.h
IceLakePlatSamplePkg/Override/MdePkg/Include/IndustryStandard/TcgStorageOpal.h
IceLakePlatSamplePkg/Override/SecurityPkg/Include/Library/TcgStorageOpalLib.h
IceLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalCore.c
IceLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalLib.inf
IceLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalLibInternal.h
IceLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalUtil.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/ComponentName.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalAhciMode.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalAhciMode.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalHii.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalHii.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalHiiCallbacks.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalHiiFormStrings.uni
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalHiiFormValues.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeReg.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordCommon.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordDxe.inf
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordForm.vfr
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c8ede3266243fb8f6a4fcf13461930983ef62b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Wed Jul 11 12:20:02 2018 -0700
Original commit date: Wed Jul 11 12:20:02 2018 -0700
Original commit hash: 679b297b20a67fe0195466d1e0294f4644543a50

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: a75b979455a94d889b78a513dc894b661c60dcb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Jul 11 12:00:17 2018 -0700
Original commit date: Wed Jul 11 12:00:17 2018 -0700
Original commit hash: fc8a832b13cda050f2037ff84d1ce65ed864290f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 477d4328f042407c43dffa48af6433a1d7c1b2ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:14 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 11 16:55:28 2018 +0000
Original commit date: Wed Jul 11 16:55:28 2018 +0000
Original commit hash: 4b33acd64d21ef6d8d078ca41755486bef4c77bc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9f95e7af14bd5cdf07a95301b628ac07206c5d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:13 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[ICL MRC] wrong value for PiCB -MDLL  for B step

Picb = 0 for MDLL only for A0

Original commit date: Wed Jul 11 17:17:23 2018 +0300
Change-Id: I1b336dfd59747d4bc818207eb9c658e228a6cb81
Original commit hash: bd60e345b44f5a191e8272613d09ab6a7c1fe685

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f4f896589ec2eb689e2a72915e5479ca55e8e81c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:12 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS PMC programming update for Win Idle enabling and SLP_S0# exit latency
Added Win Idle Enabling (-N/-H only)
SLP_S0# exit latency recommendation is 300us

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: c68ca99827ef9f06bea05e9f9dfbc51b86ae6ab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:10 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update AHCI and RAID DIDs

Hsd-es-id: 1407371959
Original commit date: Tue Jul 10 14:13:26 2018 -0700
Change-Id: If2c3ee337260ff74d9dd200dd28561d06d153289
Original commit hash: f989cb4276d26dccde6f76f3e5b25d6f504b0f36

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h

================================================================================ 
Commit: acba6aa9129c325d5274a2d817acb47098a18204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:08 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Remove SCS and GbE hardcoded device paths from DxePlatformBootManagerLib

DxePlatformBootManagerLib used hardcoded device paths for integrated SCS
and GbE contollers to connect drivers to them. This is unnecessary since
all the information that is needed to decide whether to connect controller
or not can be inferred from device class id and whether it is located on bus 0.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c

================================================================================ 
Commit: c10460a805ec01200b217ebcd6fdd09895a5624d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:07 2018 -0700 
-------------------------------------------------------------------------------- 
IFWI-ICL: "MKHI version error observed" while pressing CTRL+P and entering to MEBX failed while rebooting from OS after RTC clear and MEBX RTC clear setting as disabled

Resolution: Remove ASF Start/Stop WatchDog commands in PEI phase.
            The agent is not ready in early phase. Command is queued and cause other command response error.
Impacted Platform: All ICL platform.

Hsd-es-id: 1604737371
Original commit date: Tue Jul 3 15:24:55 2018 +0800
Change-Id: I1bc682fd0805c376654d947bde4580119c905e30
Original commit hash: bfc5ef194fd3f19ccd1fc2a6b33ca8e03e7d26d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
IceLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
IceLakeSiliconPkg/Amt/AlertStandardFormat/Dxe/AlertStandardFormatDxe.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/Include/AsfMsgs.h
IceLakeSiliconPkg/Amt/Include/Library/DxeAmtHeciLib.h
IceLakeSiliconPkg/Amt/Include/Private/Library/PeiAmtHeciPrivateLib.h
IceLakeSiliconPkg/Amt/Include/Private/Library/PeiAmtPolicyPrivateLib.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Amt/Library/Private/PeiActiveManagementLib/ActiveManagement.c
IceLakeSiliconPkg/Amt/Library/Private/PeiActiveManagementLib/PeiActiveManagementLib.inf
IceLakeSiliconPkg/Amt/Library/Private/PeiActiveManagementLib/StartWatchDog.c
IceLakeSiliconPkg/Amt/Library/Private/PeiActiveManagementLib/StartWatchDog.h
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtHeciPrivateLib/PeiAmtHeciPrivateLib.c
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtHeciPrivateLib/PeiAmtHeciPrivateLib.inf
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtPolicyPrivateLib/PeiAmtPolicyPrivateLib.c
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtPolicyPrivateLib/PeiAmtPolicyPrivateLib.inf
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtPolicyPrivateLibNull/PeiAmtPolicyPrivateLibNull.c
IceLakeSiliconPkg/Amt/Library/Private/PeiAmtPolicyPrivateLibNull/PeiAmtPolicyPrivateLibNull.inf
IceLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: 1edd88997db17cf8ad62f2801d28dcffdd09d55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 11 00:09:20 2018 -0700
Original commit date: Wed Jul 11 00:09:20 2018 -0700
Original commit hash: b032a7ed983b1cc1a01d0d90469de7761b983067

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ce46198ab4e87c6bc01212d9d27ee8748663c288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Jul 11 00:03:31 2018 -0700
Original commit date: Wed Jul 11 00:03:31 2018 -0700
Original commit hash: 592092bf51b0aef26d8069c042a1f57eebfc66d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c4d5cebdd07cfb186f52c0beec6d8085cee63df3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:03 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] De-feature Central Write Buffer (CWB)
Update CPPMFALIGNCTL_1 register recommended value based on silicon design

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 4a2c80723c6f9b27bf927bb8c6abbaa0bbc7632f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:45:01 2018 -0700 
-------------------------------------------------------------------------------- 
Merge SHA-ID: 5d298703ac4e75b271f3066758224cad8b0244eb
CNL BIOS to support CSE ARB SVN commands

Resolution: Add new HECI commands support. It will not effect the normal boot flow if ARB SVN mismatch flag is not set.
Impacted Platform: All ICL platform.

Hsd-es-id: 1305632698
Original commit date: Thu Jul 5 16:37:32 2018 +0800
Change-Id: Ibe8baf082a9b94e24c1f21c305d013c6c1416adf
Original commit hash: 67d30d877ba8a18038700cddaefcce0bcd0777cd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
IceLakePlatSamplePkg/Setup/MeSetup.c
IceLakePlatSamplePkg/Setup/MeSetup.h
IceLakePlatSamplePkg/Setup/MeSetup.hfr
IceLakePlatSamplePkg/Setup/MeSetup.uni
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: ce858b9740dfc47a04991fe16019280cd03d586f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:55 2018 -0700 
-------------------------------------------------------------------------------- 
CPU Init DXE is allocating an extra cache descriptor

Code is counting cache info CPUID with cache type of 0 one time.

Hsd-es-id: 2204299877
Original commit date: Tue Jul 3 17:18:16 2018 -0700
Change-Id: Ic5c4912e6e75f5ef2b46b0ca9586c9744a3dc072
Original commit hash: 751bea4655d1bfc33f5569615bcfc285de8550b4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 529d4159051d42e72c0fd4c5b241d4cf1ffd7c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:53 2018 -0700 
-------------------------------------------------------------------------------- 
Merge ERB PO changes for ICL H/S/R into main stream

    ICL S/H ERB RVP Support
    Items : Board Id, GPIO Table update, PCIe Clock Map, USB OC map, ACPI changes, PSS support, Discrete TBT, VERB Table

    Add MRC input parameters for ICL-S DDR4 UDIMM RVP (board_id = 0x30):
     - DqPinsInterleaved = TRUE
     - CaVrefConfig = 2
    GBE clock assignment.
    GPPC_G_7_SD3_WP 20k pd.
    Correct the GPIO table programming sequence for ICL-H
    add unlock attribute for the GPIO pin that has SCI/SMI/APIC attribute.
    Correct the CLKREQ settings for CPU PEG port.
    Added new board name to Lib
Hsd-es-id: 1605349843
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Jun 19 04:48:40 2018 -0700
Change-Id: I4a39dac88dd3b4db4d99653796ab00a61593497b
Original commit hash: a84fddb8aad8c08514eef8da6ca5d7205d901314

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclHSODimmErb.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclSUDimmErb.h
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b78e8527bdf5145c5c3e0fba4cf44ab9e4dee7e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:50 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x16

Update ICL B0 with Patch 0x16

Hsd-es-id: 2204349078
Original commit date: Mon Jul 9 11:06:30 2018 -0700
Change-Id: I463302840610224cbebbf9673ca9851021bcc84c
Original commit hash: db621ed7eb2d3aa3dc8fb3e2e38d6304e9868594

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 27d4e368579cd3ad0058c98e83a172460ac51a57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:46 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2282

Hsd-es-id: N/A
Original commit date: Tue Jul 10 15:17:02 2018 +0800
Change-Id: I5f1fa355b4116ad50d84efce9e9d0662fb93b1e2
Original commit hash: f6b60604b47b13d835c50b1273a2e3cd486aae8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b48f74a0e495787c02507760375e05e163f7d716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 10 00:08:26 2018 -0700
Original commit date: Tue Jul 10 00:08:26 2018 -0700
Original commit hash: 434f29d5f1232ae8a45c9a32987b88f6a236d1e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e178d6d025636094a4aa872e9a81da42da717c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:44 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix Enabling LPSS UART2 causing hang - No FSP serial log issue
Solution: Ensure proper pci configuration space read/write to enable
memory space.

<<<<<<< HEAD
Original commit date: Tue Jul 10 11:24:26 2018 +0800
Change-Id: Ie3ced910aa129ae3d1d0ff9f901f081007afbb1e
Original commit hash: d93ae824697dc98cb417331979106c11d37f9c0e

=======
>>>>>>> Update ICL Release Note for PCH section for WW30
-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c

================================================================================ 
Commit: a97ece585850474ad7b851c9b6a67fb0e86ecc1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:43 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Able to pass COREBOOT as ToolChain for Google

Solution: This patch provides option to pass configurable toolchain for Google
chromium build.

Hsd-es-id: 1605510089
Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 9 16:11:51 2018 +0530
Change-Id: I1e9ea0be16f47ea5dcc3441e192d7014b6780212
Original commit hash: 3bf28b72360e059625ea27d77bce27f19f2a6b5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 58b0adb0f73e0498c44cdf7ce58d98838cea0501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:42 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-R-H [VP]: Processor Name showing as "Unknown" under platform information menu in BIOS

The case of ICL H Refresh was not accounted for under GetCpuSku()

Hsd-es-id: 1605313752
Original commit date: Mon Jul 9 15:26:08 2018 -0700
Change-Id: I73b4aeed44b81b1ab1de25dc08867799c13bcbb3
Original commit hash: 22ab88a783352b4fd8a0ce47ff4548cf901e7fa8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: b412eacb2e4a7f81e1b26d87e9064db0e5312f86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:41 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] SUT is not resuming from S3,S4 cycles using WOL through external PCIe to LAN card
Add Pcie slot wakes up by GPIO pin.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: f04e2246838ff99132d0c7a7a90a5552625add8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:40 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U BIOS: Core Ratio Limit Override can't be below HFM value and BIOS help text need to update accordingly

Hsd-es-id: 1604921111
Original commit date: Mon Jul 9 16:46:02 2018 +0800
Change-Id: I2b3b0990868efff94c6ecbfa0606683e7570396b
Original commit hash: 34d0e79a18b6ed0ac6563bffab44aef2e89e80af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 8b74708df81e2406954bf87ce340c3f59bef812f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:39 2018 -0700 
-------------------------------------------------------------------------------- 
[Icelake-U Linux] _TZ_.TZ01 thermal zone always report 0

We don't need Thermal Zone 01 to report the same information as well Thermal Zone 00.
Remove TZ01 related.

Hsd-es-id: 1505027992
Original commit date: Mon Jul 2 15:52:40 2018 +0800
Change-Id: I6e1ed4aba597617793ee0fb017bb2e75f97c6922
Original commit hash: af72222a9e7e61d0129851a6e995c2ce61e4c991

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: cbc5a91790e04cfecc9a7b9747f8510c625092ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:37 2018 -0700 
-------------------------------------------------------------------------------- 
Set CState default in Bios to Package C7 in Auto Mode instead of Package C3 for B1 SKU and upwards

Limited CState default in Bios to Package C7 in Auto Mode instead of Package C3 for B1 SKU

Hsd-es-id: 1605461005
Original commit date: Mon Jul 9 16:05:38 2018 +0530
Change-Id: I288de3edf252f7a0c8a06236a2547a4931aeec1b
Original commit hash: e40adfcc7dc2153e11711a935d60a08e3bf7e19c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 94ee7a1f00bb4dc9826edc184524cf276ad9668f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:35 2018 -0700 
-------------------------------------------------------------------------------- 
Update IRTL not to program by default and program latency values to hard coded values.

It is recommended on ICL not to program this by default. Using latency values from previous processor until official ICL values are available.
This update is to resolve current low residency of Package C-states.

Hsd-es-id: 1305768608
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Jul 3 14:19:28 2018 -0700
Change-Id: I7f2e6db552aad553db901909550887bbfa149479
Original commit hash: cf41f5e0a34aa13badcb1f3db24b057209c2923c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c

================================================================================ 
Commit: d96c7794aecde9cbfc012e3bc50f1e7b2723a20d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:33 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U SDS-PRMRR Size not showing after load default from CPU Configuration Page

-Apply DEFAULT flags
-Adjust MaxPrmrrSize
-Remove 512MB PRMRR due to not being supported on Client

Hsd-es-id: 2204238166
Original commit date: Thu Jul 5 15:15:08 2018 -0700
Change-Id: Idd3f93959a0d46739466c8e2d0317b7ab1440dfd
Original commit hash: b6526f1c65a3778bc4322e6d0c46919d4c783216

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h

================================================================================ 
Commit: 35fc86d144ca0e6ddf54952a7207be0b09cd21b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:25 2018 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Avoid adding executable right for BuildFv.sh

Solution: add bash script option to run BuildFv.sh without +x permission

Hsd-es-id: 1605510089
Attestation-link: CannonLakePlatformSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 9 11:54:09 2018 +0530
Change-Id: I1ef5b4036bf1443d93b2dbe11a521c0e94ea3530
Original commit hash: d70d61de7ed60bef1bb845b6e38fd3d9c65fdbb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/BuildFsp.sh

================================================================================ 
Commit: 5ef5a7996c43454902ec00860a94823b288ec44b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:24 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_Security: SUT fail to recover from seamless crisis during upgrade/downgrade of Bios via capsule from EFI shell/OS, Hanging at post code "00F2"

Resolution: 1) Add to publish post-IBB FV FvRecovery3 during Seamless Recovery path and use GetFvRecovery3Base function to get the address.
            2) Check Sata Controller in Raid Mode or not. Because we don't have PEIM driver of Raid yet.

Hsd-es-id: 1505311103
Original commit date: Fri Jul 6 15:26:21 2018 +0800
Change-Id: Idb939b13601d525c7640efd1db7615854adcc99b
Original commit hash: 803b965dcd87fd4501298c459a8024d608ac1bfc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 42bd7b9cdfbe9da59087af8f6d48587a86488b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] USB3 WOL magic packet is not waking the system from S3/4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 47fe8900eb8f1906a3757996f402c5da35f4cf30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] BIOS change for customized customer RVPs with Type C ports disabled for TBT.
Description: BIOS needs to identify the BOM ID for the different configurations. It needs to decide the number of ports that need to be enabled and disabled for TBT capability. BIOS flows needs to be handled for both ICL U and ICL Y configs.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 40ca9cee277d1bec73e699e334cd14352aab88ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:20 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U SDS:World Facing 2D camera & Face IR Camera devices showing yellow Bang in device Manager

Update SDS Camera BIOS default as WIKI.

Hsd-es-id: 2204043749
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 5 11:51:07 2018 +0800
Change-Id: I4094adada8a2972753b5998a91628bb0a995ad2b
Original commit hash: 0f8b46346fcbd3b19acae0b6bfe102c7d1f3d0b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: b275aef32776aaa30d9e1cd8c04e0b928b10daf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:19 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS change to support FIVR when using USB2 DBC

To support debug PS2-PS9 with 2-wire BSSB and USB2DBC, need disable EXI->MODPHY override for these probe types;
Do not clear FIVR_DYN_EN which is independent of debug_en; make FIVR_DYN_EN default to be enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/Register/PchRegsDci.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: e23d9c4e08d85196bf7d8f3d170dcf62e354aee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:17 2018 -0700 
-------------------------------------------------------------------------------- 
USB Keyboard is still working in PS/2 console with fast boot enabled  and PS/2 serial console enabled with COM port support.

Clear CMOS POST indicator bit when entering UEFI shell.

Hsd-es-id: 1604785524
Original commit date: Thu Jul 5 18:09:54 2018 +0800
Change-Id: I0955842e104b0573696485d75505e9c58161fe82
Original commit hash: 2bdd39ddc44f475d9595afbd6f79254533688dd5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
IceLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf

================================================================================ 
Commit: 7e9f059528edbfcf354807201df534d5ba49f894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 9 00:32:44 2018 -0700
Original commit date: Mon Jul 9 00:32:44 2018 -0700
Original commit hash: 6c910030ffc7616cc2af9c9dc96a9331a5fcab56

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a70f72b6d415986e60d9de45c741a8567365180d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 9 00:08:21 2018 -0700
Original commit date: Mon Jul 9 00:08:21 2018 -0700
Original commit hash: bf1c453550c907a09fe0a3ae587519b2ceb2a042

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0aeb2a3f1625054fbda140859494dcb536f9c946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:15 2018 -0700 
-------------------------------------------------------------------------------- 
CryptoPkg: Clean up source files

1. Do not use tab characters
2. No trailing white space in one line
3. All files must end with CRLF

Hsd-es-id: 222855
Original commit date: Thu Jul 5 17:20:44 2018 +0800
Change-Id: Ie34697825ff730d14366b55c55917fa2b4e65034
Original commit hash: a4dae304ea8cf6b40934c873496ac784714f35f9

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
CryptoPkg/CryptoPkg.dsc
CryptoPkg/CryptoPkg.uni
CryptoPkg/CryptoPkgExtra.uni
CryptoPkg/Include/Library/BaseCryptLib.h
CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
CryptoPkg/Library/OpensslLib/OpensslLib.uni
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni

================================================================================ 
Commit: 01736704a220b3e5745c95b42000a2e00ab4e8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:12 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Please set ACPI LPIT table SLP_S0 frequency to 10000 (from 9580)

Set ACPI LPIT table SLP_S0 to 10000

Hsd-es-id: 2204171648
Original commit date: Thu Jun 21 14:55:34 2018 +0800
Change-Id: I259fad7e5a74ad6b25eede9aebe6b4699544be54
Original commit hash: 72ebaec6d395bd800a240bd77bb456d3936a07c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h

================================================================================ 
Commit: d2be5b5f23df7653a6b3fbb3743c8ec7cf90a3d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 8 00:08:46 2018 -0700
Original commit date: Sun Jul 8 00:08:46 2018 -0700
Original commit hash: 673dc99c02ff292e9d2bcf5e1358ae051d586527

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 615be185076605631f58f69b5275f9885a575803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 7 00:08:39 2018 -0700
Original commit date: Sat Jul 7 00:08:39 2018 -0700
Original commit hash: a532e7243421bf90395315c4b3ff57dccdc65982

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d60e1d6239156de94eecd4c64300611fc5ee6f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:08 2018 -0700 
-------------------------------------------------------------------------------- 
Move IgfxOpGbda.asl and IgfxOpSbcb.asl out side GSCI() method

IgfxOpGbda.asl and IgfxOpSbcb.asl contains other methods. Method inside another Method is incorrect.

Original commit date: Thu Jul 5 17:11:14 2018 -0700
Change-Id: Iaaf0ddde13f458bc3fadfb16429f94ec80d941eb
Original commit hash: 8c7abd45e18cf8aa1b21629e0122bbb4a8a32aa2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl

================================================================================ 
Commit: add60cadf81a49fc65d7e8689718ff37bb7c0c8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:06 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 6 22:46:38 2018 +0000
Original commit date: Fri Jul 6 22:46:38 2018 +0000
Original commit hash: 25d2f1628a5b4408c872fd38121374f16df4c2dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6e8b015ec4a951a5a2dd408ac911db39a8b251e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:05 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Save/Restore Partial DCC LUT for Margin Limit Check

Save/Restore DCC LUT for only entries need for margin limit check to check CmdT/WrT margin.

Original commit date: Fri May 11 16:10:30 2018 -0700
Change-Id: I8a4e7f20cc24dda43975a14b50e970f9578577ba
Original commit hash: 319843088a51fb47cce13563982dc411adb8cc6a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 8998cf3b4d9e6cd3d8bc4f2b8e728748ed8cde98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Jul 6 11:59:35 2018 -0700
Original commit date: Fri Jul 6 11:59:35 2018 -0700
Original commit hash: 66d7e4ef60948066af3d9937cbcc86b50c8dee68

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h
IceLakeFspPkg/Include/FsptUpd.h

================================================================================ 
Commit: 300b29b5f6b1f544746507ebef607be88cb52cb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:44:02 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update DLL values for SD card in the ICL-U BIOS following EV recommendation

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitIcl.c

================================================================================ 
Commit: 9e2ea6159a7a495d905039d2720751563ffb5657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] The NVS name "ITBS" in ITBT NVS conflict with CPU NVS.
Use a new NVS name "ITSP" in ITBT NVS.

Original commit date: Fri Jul 6 12:31:06 2018 +0800
Change-Id: Ic9738f4a30f583dfaff828dcc7fe850cb52c5167
Original commit hash: 8464636ca025db8e14bd08f734af89067ec89a8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SegSsdt/ExtraHostBus.asl
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/Private/ITbtNvsAreaDef.h

================================================================================ 
Commit: fe6b2343f9264b12109e3e55584cd59714c82df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] BIOS send PCI_IRQ to IOM for CPU xDCI Support
BIOS Program IRQ to System Agent XDCI

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 3579784f2fbddfac4b0388b5faadae8394998734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 6 00:08:33 2018 -0700
Original commit date: Fri Jul 6 00:08:33 2018 -0700
Original commit hash: 62f5895b1625dab91cda3d6e9299547ceb51915a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 08968e17f0f69267fca5784a691425c1f01bb564 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Jul 6 00:03:37 2018 -0700
Original commit date: Fri Jul 6 00:03:37 2018 -0700
Original commit hash: abc52cbf1b2c44c5d0e9fa5692e64eb063568e6d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6ba6a0bf238b2a5ddbf184aea6512696a08b71dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:49 2018 -0700 
-------------------------------------------------------------------------------- 
size structure can align on 64

size align on 64 if any structure align on 64

Hsd-es-id: 1506147661
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506147661
Attestation-link: N/A
Original commit date: Wed Jul 4 11:43:34 2018 +0800
Change-Id: I3d10b4f05d3251a7f08fd49b09ff122fb0473e10
Original commit hash: f9923add09a6a4642159ee21952bf11da51c2328

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/IntelFsp2Pkg/Tools/GenCfgOpt.py

================================================================================ 
Commit: ee7661b30376c56f22ee6718177bc520aa7814dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Jul 5 15:08:47 2018 -0700
Original commit date: Thu Jul 5 15:08:47 2018 -0700
Original commit hash: 5efae84d8c18165ef533afdd8a13056e81dc20e6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 8fee83e03e9d78c8bd7e37738452cfb58e6a4ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:44 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Optmize PCH BIOS souce code for Serial IO Lib

Hsd-es-id: 1605358087
Original commit date: Mon Jul 2 12:42:25 2018 -0700
Change-Id: Ie466c8b44ea2dcfcc938556831187b782f618e4f
Original commit hash: 964b45007e071f7b9a8e40f3b360c697c1a25a89

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c

================================================================================ 
Commit: 6a68581795dd45f09d0561f509f9787a03ff554e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 5 00:09:03 2018 -0700
Original commit date: Thu Jul 5 00:09:03 2018 -0700
Original commit hash: 8706853846db22b1b103a58c3776011778e6277d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c8454384fc8ca747868860f1d43bd8a2694cf57e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Jul 5 00:04:07 2018 -0700
Original commit date: Thu Jul 5 00:04:07 2018 -0700
Original commit hash: a45f83914e3dac529bf5274c173066b7ab653bfd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8e704c024e3a3c1b86d0d9aab0692cf342b02075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:37 2018 -0700 
-------------------------------------------------------------------------------- 
Enabling Board Rework Compliance for ICL RVPs

In this HSD we enabled the board rework compliance feature for all ICL RVPs

Hsd-es-id: 1605364802
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 2 15:19:59 2018 +0530
Change-Id: I7174fc501b6c0356988cfab46d5719089190bb17
Original commit hash: ac7704d7b08a5210a189fcdcdce121a352fa7acb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.c
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.hfr
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ccbc6e5b3aca70b4d0cf2078f4f50af3ee72368b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:35 2018 -0700 
-------------------------------------------------------------------------------- 
[1504760429]FSP to be loaded as standard FV and PeiCore inside FSP can dispatch PEIMs from boot loader

This is Phase #4.
1. Move migration of FSP Global data from SEC to PEI.
2. Move Install FSP-S FV from FSP to Platform Wrapper.
Api/Dispatch/Edk Mode is booting Windows 10 and S3 successfully.

Hsd-es-id: 1504760429
Tracker-link: https://hsdes.intel.com/appstore/article/#/1504760429
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Jul 4 18:17:54 2018 +0800
Change-Id: Ie83c03d6cac8ab9a32767effc18f1069c56e6ddb
Original commit hash: 4d5790d021709b42028f95dfa1d0987839d81ea5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
IceLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/bld.bat
IceLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: 4859a739a65f46480bcc2f3696c86dbf1ea71778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2273_01

Hsd-es-id: N/A
Original commit date: Wed Jul 4 21:16:11 2018 +0800
Change-Id: I9b9db400d12f8d5d69be7ffa79f8f86b4ecf75d2
Original commit hash: 3d36be87a0d21e1dce83e4d2466fde74bb0b6fca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: eeaa316c9cb7bc6e06f0137191f1f05d5aaea15b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:30 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Delimit Package C State in Bios up to Pkg C2 for B0 and C7 for B1" due to OS installation issue with PC7.

This reverts commit b1ef3668566ce4e175b1f3d79d989c8492f99c26.

Hsd-es-id: 1605461005
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605461005
Original commit date: Tue Jul 3 21:13:51 2018 -0700
Change-Id: Iec1bac470f9d936e975c00eaa587d7211fbf07c7
Original commit hash: 037cd962f087df2d95fee04ca6f5e429a18e11ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: cf69ebd2c92055dabe8c945a5ba56ce0ca3252a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Have TcssSsdt.asl include iTBT.asl as part of TCSS SSDT.
Fix the building error that move include "ITbt.asl" to "Intel\IceLakeSiliconPkg\SystemAgent\AcpiTables\TcssSsdt\TcssSsdt.asl".

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakeSiliconPkg/Include/Library/AslUpdateLib.h
IceLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.inf
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: 8a307b4509de99c220b61c005cf829b6981018f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Jul 4 00:12:19 2018 -0700
Original commit date: Wed Jul 4 00:12:19 2018 -0700
Original commit hash: 2ba700865d01ae90388f4e20e7ad9432501acb32

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ac6b86a907c3d133b223e64bb58c5dca56ecd72b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 4 00:08:42 2018 -0700
Original commit date: Wed Jul 4 00:08:42 2018 -0700
Original commit hash: 505c972d0ae2c695b252982bd96667dd076ca9c7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 64e3fa8ce7c136920d61faeb61b83c3901227fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:26 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: FSP build batch update.

One header copied form SiliconPkg was not up-to-date,
FSP build batch should copy it always to ensure consistency.

Hsd-es-id: 1407313556
Original commit date: Tue Jul 3 17:20:50 2018 +0800
Change-Id: I0dbbd18d7d629f3ccb80b44ccd1ab3007b7dd526
Original commit hash: b62de4c4b9c57873c22b030b68d17764f2f837f0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 00ebba4822efa9b1f0fa664f05091a45fda9dfa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 23 12:43:24 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] USB Exposed port system test case failed.
Reconfig all USB XHCI ports which are needed to be exposed.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
