# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 6.4e-05 512 450 180 196608 20.0896 6.72026 46.5287 209.172 282.73 282.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 440 6.4e-05 2048 175 1090 49152 124.522 28.2505 145.594 835.933 1134.51 1134.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 0.000512 4096 195 2110 25024 6.61264 194.845 209.662 411.183 411.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.000128 4096 360 2100 142208 28.4283 1120 838.87 1987.34 1987.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000256 512 142 830 45056 4.68166 1.70349 21.3813 91.8419 119.792 119.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 6.4e-05 1024 200 2880 293888 21.1268 13.5007 859.597 419.404 1313.77 1313.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 6.4e-05 2048 370 2610 242688 54.4869 28.2804 1390.25 838.665 2311.85 2311.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.000512 2048 640 850 33408 3.48557 51.673 137.838 193.039 193.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 6.4e-05 512 450 180 193536 20.0666 6.67744 49.9617 207.458 284.39 284.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 6.4e-05 2048 175 1090 46080 124.678 28.0782 156.486 829.109 1138.57 1138.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 0.000512 4096 195 2110 24984 6.61709 221.251 209.495 437.424 437.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.000128 4096 360 2100 142200 28.4412 1263.84 838.882 2131.21 2131.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000256 512 142 830 41472 4.72941 1.67421 23.3559 90.2493 120.207 120.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 6.4e-05 1024 200 2880 293760 21.1833 13.5947 1031.91 419.255 1486.07 1486.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 6.4e-05 2048 370 2610 241920 54.6325 28.3505 1606.75 838.529 2528.43 2528.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.000512 2048 640 850 33408 3.48672 59.5272 137.645 200.704 200.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 6.4e-05 512 450 180 194560 20.3543 6.74026 36.7459 209.702 273.76 273.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 6.4e-05 2048 175 1090 51200 124.142 28.3832 180.51 838.059 1171.31 1171.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 0.000512 4096 195 2110 24960 6.61293 231.054 209.238 446.949 446.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.000128 4096 360 2100 142160 28.432 1317.64 838.015 2184.13 2184.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000256 512 142 830 43520 4.68176 1.68755 25.4984 90.3343 122.386 122.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 6.4e-05 1024 200 2880 293760 21.1164 13.929 1075.19 419.09 1529.46 1529.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 6.4e-05 2048 370 2610 241920 54.5358 28.3464 1672.15 839.068 2594.27 2594.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.000512 2048 640 850 33360 3.47686 62.4714 136.488 202.48 202.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 6.4e-05 512 450 180 190464 20.0405 6.63261 33.593 206.443 266.923 267.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 6.4e-05 2048 175 1090 43008 124.715 27.9841 141.928 825.019 1119.87 1120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 0.000512 4096 195 2110 24960 6.61907 215.334 209.488 431.49 431.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.000128 4096 360 2100 142176 28.4447 1229.37 838.858 2096.72 2096.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000256 512 142 830 43008 4.70022 1.68496 23.5253 78.8318 108.932 109.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 6.4e-05 1024 200 2880 293376 21.0786 13.4923 998.204 418.83 1451.74 1451.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 6.4e-05 2048 370 2610 241152 54.4501 28.3355 1555.4 837.535 2475.88 2476.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.000512 2048 640 850 33312 3.4775 57.8471 137.317 198.688 198.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 6.4e-05 512 450 180 192000 19.9732 6.6519 34.1994 206.242 267.285 267.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 6.4e-05 2048 175 1090 44800 124.479 28.0351 149.58 824.208 1126.52 1126.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 0.000512 4096 195 2110 25000 6.62118 218.27 209.522 434.457 434.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.000128 4096 360 2100 142100 28.418 1241.17 837.63 2107.26 2107.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000256 512 142 830 41600 4.7848 1.69165 22.9756 90.43 120.071 120.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 6.4e-05 1024 200 2880 293600 21.2222 13.535 1013.57 418.851 1467.31 1467.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 6.4e-05 2048 370 2610 241600 54.7605 28.3639 1578.15 837.194 2498.63 2498.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.000512 2048 640 850 33300 3.47686 58.6389 138.348 200.508 200.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 6.4e-05 512 450 180 193536 19.9337 6.66029 35.811 207.089 269.708 269.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 6.4e-05 2048 175 1090 43008 125.14 28.0738 147.959 827.596 1128.99 1129.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 0.000512 4096 195 2110 24976 6.61114 223.795 209.616 440.066 440.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.000128 4096 360 2100 142128 28.4298 1270.82 838.466 2137.76 2137.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000256 512 142 830 39424 4.76016 1.65264 22.6307 89.334 118.557 118.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 6.4e-05 1024 200 2880 292992 21.1014 13.98 1038.8 418.677 1492.7 1492.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 6.4e-05 2048 370 2610 241920 54.4287 28.3114 1617.47 837.393 2537.77 2537.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.000512 2048 640 850 33376 3.49949 60.3845 137.388 201.318 201.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 6.4e-05 512 450 180 192000 19.981 6.64624 35.5749 206.293 268.711 268.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 6.4e-05 2048 175 1090 46080 123.868 28.1357 159.267 824.427 1135.91 1136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 0.000512 4096 195 2110 24960 6.61914 224.733 209.453 440.85 440.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.000128 4096 360 2100 142080 28.4368 1280.02 837.796 2146.3 2146.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000256 512 142 830 42240 4.76211 1.6896 24.2648 90.1994 121.098 121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 6.4e-05 1024 200 2880 293760 21.171 13.529 1046.53 418.711 1500.07 1500.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 6.4e-05 2048 370 2610 240000 54.7393 28.3633 1615.33 834.893 2533.49 2533.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.000512 2048 640 850 33360 3.49069 60.8778 136.145 200.56 200.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 6.4e-05 512 450 180 196608 20.0539 6.72198 35.2684 209.215 271.479 271.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 6.4e-05 2048 175 1090 49152 124.478 28.3015 164.103 836.096 1153.2 1153.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 0.000512 4096 195 2110 24960 6.6176 216.709 209.664 433.037 433.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.000128 4096 360 2100 142080 28.4221 1238.53 838.507 2105.51 2105.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000256 512 142 830 45056 4.69389 1.7064 25.0386 91.1357 122.756 122.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 6.4e-05 1024 200 2880 293888 21.0874 13.517 1014.02 419.477 1468.24 1468.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 6.4e-05 2048 370 2610 241664 54.2821 28.3341 1572.23 836.389 2491.4 2491.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.000512 2048 640 850 33280 3.47594 58.6345 136.172 198.328 198.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 6.4e-05 512 450 180 184320 20.5699 6.63658 33.3391 206.258 267.024 267.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 6.4e-05 2048 175 1090 36864 126.399 27.8916 123.988 824.419 1102.92 1103.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 0.000512 4096 195 2110 24768 6.59229 217.668 208.722 433.027 433.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.000128 4096 360 2100 142080 28.4475 1250.05 837.839 2116.38 2116.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000256 512 142 830 36864 4.7697 1.62835 20.7401 88.1566 115.481 115.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 6.4e-05 1024 200 2880 293376 21.0994 14.0026 1018.85 418.451 1472.54 1472.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 6.4e-05 2048 370 2610 239616 54.3936 28.1876 1574.2 832.622 2489.57 2489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.000512 2048 640 850 33216 3.47197 59.1523 136.795 199.462 199.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 6.4e-05 512 450 180 192000 19.9986 6.64246 37.4505 206.471 270.788 270.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 6.4e-05 2048 175 1090 38400 126.064 28.0126 138.67 825.133 1118.1 1118.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 0.000512 4096 195 2110 24800 6.60016 232.059 209.153 447.857 447.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.000128 4096 360 2100 142000 28.4147 1324.25 838.296 2191.01 2191.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000256 512 142 830 38400 4.97226 1.68902 23.3694 90.1182 120.336 120.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 6.4e-05 1024 200 2880 292800 21.1481 13.5166 1091.45 419.127 1545.38 1545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 6.4e-05 2048 370 2610 240000 54.5724 28.265 1692.02 834.609 2609.64 2609.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.000512 2048 640 850 33200 3.47136 62.7609 137.904 204.18 204.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 6.4e-05 512 450 180 196608 20.0936 6.72813 44.9717 209.102 281.116 281.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 6.4e-05 2048 175 1090 49152 124.412 28.4132 206.687 835.655 1195.39 1195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 0.000512 4096 195 2110 24832 6.61997 273.321 209.464 489.452 489.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.000128 4096 360 2100 141824 28.4324 1552.94 837.036 2418.45 2418.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000256 512 142 830 40960 4.54947 1.62816 28.9983 87.8236 123.185 123.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 6.4e-05 1024 200 2880 292864 21.0569 13.8458 1270.63 417.966 1723.64 1723.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 6.4e-05 2048 370 2610 241664 54.3075 28.2501 1981.1 835.749 2899.58 2899.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.000512 2048 640 850 33024 3.46118 73.4821 135.369 212.356 212.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 6.4e-05 512 450 180 194560 20.2364 6.72736 49.0958 208.953 285.237 285.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 6.4e-05 2048 175 1095 53248 123.126 28.2623 259.901 835.057 1246.56 1246.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 690 0.000512 4096 195 2115 25024 6.60326 364.161 209.471 580.279 580.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1860 0.000128 4096 360 2100 142240 28.4308 2064.65 838.066 2931.19 2931.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 560 0.000256 512 142 825 43008 4.77933 1.70134 20.2483 93.9115 120.823 120.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 6.4e-05 1024 200 2880 293888 21.0967 13.7789 880.735 419.101 1334.84 1334.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1220 6.4e-05 2048 370 2610 243200 54.3531 28.2996 1398.87 838.87 2320.56 2320.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 2000 0.000512 2048 640 855 33408 3.48 96.5632 140.784 240.871 240.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 6.4e-05 512 450 180 194560 20.4121 6.74362 46.8806 209.641 283.901 284.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 6.4e-05 2048 175 1095 53760 123.705 28.3587 276.414 837.804 1266.51 1266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 690 0.000512 4096 195 2115 25040 6.64074 192.644 209.595 408.924 408.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.000128 4096 360 2100 142240 28.4316 1095.41 838.093 1961.99 1962.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 0.000256 512 142 825 43520 4.78512 1.70989 20.6277 91.7664 119.073 119.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 6.4e-05 1024 200 2880 293760 21.1992 13.5323 891.019 418.972 1344.85 1344.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 6.4e-05 2048 370 2610 243200 54.5596 28.375 1392.61 837.914 2313.62 2313.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 0.000512 2048 640 855 33400 3.48432 51.1177 138.736 193.382 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 6.4e-05 512 450 180 193536 20.2226 6.69731 46.1015 208.276 281.519 281.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 440 6.4e-05 2048 175 1095 52224 123.039 28.2792 152.529 832.357 1136.42 1136.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 0.000512 4096 195 2115 25008 6.6345 191.523 209.473 407.674 407.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.000128 4096 360 2100 142224 28.435 1092.48 838.064 1959.03 1959.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000256 512 142 825 41472 4.77885 1.68525 19.5994 90.6884 116.941 117.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 6.4e-05 1024 200 2880 293760 21.1163 13.5127 885.76 419.264 1339.78 1339.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 6.4e-05 2048 370 2610 242688 54.4196 28.3548 1380.18 836.461 2299.58 2299.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 0.000512 2048 640 855 33408 3.48218 50.6634 136.465 190.656 190.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 6.4e-05 512 450 180 193536 20.4523 6.7399 48.1227 209.444 284.979 285.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 440 6.4e-05 2048 175 1095 53760 123.533 28.4447 161.581 837.041 1150.82 1151.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 0.000512 4096 195 2115 24976 6.636 195.516 209.477 411.672 411.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.000128 4096 360 2100 142184 28.4201 1115.41 838.445 1982.33 1982.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000256 512 142 825 41216 4.82781 1.69174 20.1056 91.0096 117.82 117.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 6.4e-05 1024 200 2880 293440 32.3716 13.7118 907.976 419.173 1373.37 1373.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 6.4e-05 2048 370 2610 242816 54.5664 28.4113 1415.96 851.936 2351.04 2351.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.000512 2048 640 855 33376 3.47741 52.514 135.42 191.456 191.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 6.4e-05 512 450 180 192512 20.418 6.72317 45.1553 208.983 281.511 281.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 6.4e-05 2048 175 1095 53248 123.109 28.2662 163.84 835.121 1150.56 1150.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 0.000512 4096 195 2115 24960 6.60653 199.985 209.298 415.95 416.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.000128 4096 360 2100 142208 28.4415 1144.29 838.046 2010.83 2010.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000256 512 142 825 43008 4.78243 1.70598 21.0531 91.4442 119.182 119.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 6.4e-05 1024 200 2880 293888 21.1172 13.4963 886.338 419 1340.09 1340.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 6.4e-05 2048 370 2610 242688 54.4471 28.313 1431.68 837.848 2352.46 2352.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.000512 2048 640 855 33344 3.47184 53.8299 136.497 193.844 193.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 6.4e-05 512 450 180 188928 20.4156 6.6767 35.9135 207.229 270.454 270.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 6.4e-05 2048 175 1095 50688 123.135 28.0447 176.427 828.176 1155.99 1156.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 0.000512 4096 195 2115 24984 6.61488 226.056 209.439 442.153 442.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.000128 4096 360 2100 142200 28.4363 1282.96 837.939 2149.39 2149.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000256 512 142 825 41472 4.72502 1.67171 23.7991 89.4916 119.866 120.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 6.4e-05 1024 200 2880 293760 21.1551 13.5267 1051.62 418.78 1505.22 1505.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 6.4e-05 2048 370 2610 243072 54.5052 28.3594 1646.04 837.505 2566.58 2566.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.000512 2048 640 855 33336 3.47341 61.2245 137.43 202.172 202.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 6.4e-05 512 450 180 194560 20.353 6.73587 36.1572 209.869 273.335 273.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 6.4e-05 2048 175 1095 51200 124.079 28.3245 174.139 838.718 1165.47 1165.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 0.000512 4096 195 2115 24960 6.61942 220.346 209.585 436.595 436.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.000128 4096 360 2100 142160 28.4513 1251.04 838.679 2118.22 2118.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000256 512 142 825 40960 4.80966 1.6895 22.9561 90.1869 119.823 119.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 6.4e-05 1024 200 2880 293760 21.1097 13.5188 1025.86 419.426 1480.05 1480.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 6.4e-05 2048 370 2610 243200 54.3401 28.4554 1605.71 840.31 2528.98 2529.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.000512 2048 640 855 33360 3.48813 60.0699 137.606 201.207 201.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 6.4e-05 512 450 180 190464 20.0421 6.63667 37.9597 206.246 271.103 271.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 6.4e-05 2048 175 1095 49152 122.39 27.8786 178.237 824.23 1152.95 1153.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 0.000512 4096 195 2115 24960 6.60582 234.705 209.468 450.819 450.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.000128 4096 360 2100 142176 28.4374 1331.55 838.048 2198.08 2198.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000256 512 142 825 39936 4.86019 1.68518 23.9799 89.8727 120.58 120.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 6.4e-05 1024 200 2880 293376 21.0649 13.515 1090.99 418.357 1544.06 1544.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 6.4e-05 2048 370 2610 242688 54.2448 28.2685 1705.35 836.685 2624.71 2624.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.000512 2048 640 855 33312 3.47341 63.7862 136.198 203.503 203.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 6.4e-05 512 450 180 185600 20.518 6.6567 36.7108 206.447 270.553 270.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 6.4e-05 2048 175 1095 44800 124.453 27.9564 160.895 825.032 1138.56 1138.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 0.000512 4096 195 2115 24900 6.62118 232.078 209.373 448.117 448.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.000128 4096 360 2100 142100 28.4356 1319.07 838.471 2186.03 2186.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000256 512 142 825 41600 4.79072 1.69165 24.7843 90.1009 121.551 121.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 6.4e-05 1024 200 2880 293600 21.1961 13.5352 1085.54 419.024 1539.43 1539.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 6.4e-05 2048 370 2610 243200 54.4493 28.3654 1694.14 838.739 2615.87 2616.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.000512 2048 640 855 33300 3.47293 63.298 137.347 204.162 204.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 6.4e-05 512 450 180 186368 20.5321 6.65802 37.0574 206.973 271.44 271.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 6.4e-05 2048 175 1095 50176 122.751 27.9632 181.311 827.156 1159.39 1159.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 0.000512 4096 195 2115 24864 6.60678 234.368 209.08 450.098 450.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.000128 4096 360 2100 142128 28.4221 1331.25 838.021 2197.74 2197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000256 512 142 825 39424 4.76384 1.65248 23.6008 88.9884 119.187 119.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 6.4e-05 1024 200 2880 292992 21.0901 13.5126 1089.22 418.885 1542.84 1542.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 6.4e-05 2048 370 2610 241920 54.4394 28.3828 1701.82 836.881 2621.68 2621.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.000512 2048 640 855 33264 3.46502 63.7041 136.043 203.255 203.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 6.4e-05 512 450 180 184320 20.6172 6.6479 36.0262 206.287 269.792 269.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 6.4e-05 2048 175 1095 46080 123.811 27.9401 163.454 824.415 1139.84 1140.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 0.000512 4096 195 2115 24960 6.62118 231.667 209.625 447.956 448.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.000128 4096 360 2100 142080 28.442 1313.1 837.787 2179.38 2179.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000256 512 142 825 42240 4.75606 1.69062 24.8388 89.9013 121.37 121.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 6.4e-05 1024 200 2880 292800 21.1554 13.5237 1070.09 418.711 1523.62 1523.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 6.4e-05 2048 370 2610 241920 54.4268 28.3136 1672.42 834.828 2590.15 2590.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.000512 2048 640 855 33240 3.46282 62.4271 135.985 201.918 201.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 6.4e-05 512 450 180 188416 20.7259 6.72208 35.2821 209.044 272.001 272.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 6.4e-05 2048 175 1095 49152 124.393 28.3638 167.408 835.418 1155.81 1155.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 0.000512 4096 195 2115 24832 6.59558 220.806 208.988 436.435 436.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.000128 4096 360 2100 142080 28.4152 1258.7 837.822 2124.98 2125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000256 512 142 825 40960 4.91027 1.70669 23.0564 90.6843 120.54 120.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 6.4e-05 1024 200 2880 293888 21.0974 14.5195 1029.04 419.14 1483.93 1484.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 6.4e-05 2048 370 2610 241664 54.2862 28.3764 1599.27 836.172 2518.28 2518.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.000512 2048 640 855 33280 3.47456 60.1564 136.013 199.687 199.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 6.4e-05 512 450 180 184320 20.5622 6.62938 40.7999 206.469 274.682 274.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 6.4e-05 2048 175 1095 49152 122.64 27.9084 196.269 825.108 1172.15 1172.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 0.000512 4096 195 2115 24768 6.58803 256.397 209.11 472.144 472.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.000128 4096 360 2100 142080 28.4634 1460.18 838.678 2327.37 2327.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000256 512 142 825 36864 4.77104 1.62986 24.5508 87.7779 118.919 119.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 6.4e-05 1024 200 2880 293376 21.0881 13.5004 1199.37 419.323 1653.42 1653.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 6.4e-05 2048 370 2610 239616 54.354 28.2946 1847.21 833.437 2763.47 2763.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.000512 2048 640 855 33216 3.47939 69.9371 136.657 210.118 210.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 6.4e-05 512 450 180 179200 21.0047 6.64643 39.8991 206.272 274.042 274.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 6.4e-05 2048 175 1095 38400 126.082 28.0841 154.368 824.327 1133.08 1133.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 0.000512 4096 195 2115 24800 6.61229 258.556 209.121 474.333 474.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.000128 4096 360 2100 142000 28.414 1468.09 837.473 2334.02 2334.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000256 512 142 825 38400 4.96966 1.68787 25.8537 89.771 122.469 122.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 6.4e-05 1024 200 2880 292800 21.1464 13.5326 1201.19 419.841 1655.84 1655.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 6.4e-05 2048 370 2610 240000 54.5716 28.2361 1865.96 833.058 2782 2782.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.000512 2048 640 855 33200 3.47165 69.9269 135.518 208.96 209.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 6.4e-05 512 450 180 180224 21.3436 6.72182 36.4663 209.101 273.856 274.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 6.4e-05 2048 175 1095 49152 124.394 28.312 179.337 835.661 1167.92 1168.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 0.000512 4096 195 2115 24576 6.55005 234.26 208.267 449.122 449.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.000128 4096 360 2100 141824 28.4306 1340.44 837.035 2205.95 2206.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000256 512 142 825 32768 5.00371 1.62301 20.151 88.1891 115.152 115.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 6.4e-05 1024 200 2880 292864 21.0601 13.4915 1094.99 417.988 1547.66 1547.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 6.4e-05 2048 370 2610 241664 54.2949 28.2913 1707.83 835.74 2626.33 2626.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.000512 2048 640 855 33024 3.45974 63.6682 136.514 203.688 203.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 6.4e-05 512 450 180 194560 20.227 6.72074 45.2747 209.146 281.589 281.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 6.4e-05 2048 175 1100 51200 123.65 28.4213 242.986 835.833 1231.11 1231.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 690 0.000512 4096 195 2120 24992 6.61898 181.025 209.669 397.356 397.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.000128 4096 360 2100 142240 28.4339 1032.23 838.844 1899.56 1899.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 560 0.000256 512 142 840 43008 4.77712 1.70189 19.4318 91.5482 117.643 117.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 6.4e-05 1024 200 2880 293632 21.0851 13.6489 833.831 419.357 1288.06 1288.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 6.4e-05 2048 370 2620 241152 54.6553 28.3382 1313.99 839.19 2236.33 2236.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 0.000512 2048 640 860 33376 3.49171 48.4693 138.565 190.568 190.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 6.4e-05 512 450 180 194560 20.4097 6.74464 48.7493 209.677 285.804 285.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 440 6.4e-05 2048 175 1100 51200 124.385 28.3967 274.316 837.96 1265.28 1265.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 690 0.000512 4096 195 2120 25000 6.65251 202.308 209.599 418.606 418.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.000128 4096 360 2100 142240 28.4284 1148.01 838.25 2014.73 2014.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000256 512 142 840 43520 4.78966 1.71018 22.3022 91.2164 120.205 120.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 6.4e-05 1024 200 2880 293760 21.1966 13.525 940.56 419.044 1394.46 1394.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 6.4e-05 2048 370 2620 241280 54.8107 28.3498 1459.65 838.053 2381.03 2381.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 0.000512 2048 640 860 33360 3.48522 54.782 138.877 197.193 197.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 6.4e-05 512 450 180 193536 20.2216 6.70106 43.1149 208.241 278.502 278.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 440 6.4e-05 2048 175 1100 49152 124.027 28.2288 143.422 832.225 1128.12 1128.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 0.000512 4096 195 2120 24960 6.63757 188.779 209.356 404.816 404.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.000128 4096 360 2100 142224 28.446 1069.44 837.932 1935.87 1935.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000256 512 142 840 41472 4.78154 1.68362 19.8002 90.4246 116.878 117.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 6.4e-05 1024 200 2880 293376 21.0989 13.5199 874.211 418.749 1327.71 1327.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 6.4e-05 2048 370 2620 240384 54.7417 28.4201 1355.57 836.502 2275.39 2275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.000512 2048 640 860 33360 3.48822 50.4771 136.505 190.517 190.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 6.4e-05 512 450 180 193536 20.4525 6.74406 46.3049 209.31 283.03 283.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 6.4e-05 2048 175 1100 50176 124.537 28.33 149.674 836.465 1139.22 1139.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 0.000512 4096 195 2120 24976 6.62323 192.406 209.703 408.792 408.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.000128 4096 360 2100 142184 28.4395 1091.9 837.884 1958.28 1958.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000256 512 142 840 41216 4.83488 1.69286 20.2761 90.5062 117.492 117.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 6.4e-05 1024 200 2880 293440 21.1737 13.8193 888.118 418.897 1342.13 1342.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 6.4e-05 2048 370 2620 240128 54.9486 28.3766 1372.44 836.623 2292.55 2292.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.000512 2048 640 860 33320 3.48112 52.2955 136.486 192.307 192.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 6.4e-05 512 450 180 192512 20.3709 6.72154 30.7386 208.971 267.015 267.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 6.4e-05 2048 175 1100 49152 124.462 28.2496 147.508 835.129 1135.57 1135.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 0.000512 4096 195 2120 24960 6.62106 194.78 209.638 411.082 411.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.000128 4096 360 2100 142208 28.4424 1107.64 838.055 1974.18 1974.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000256 512 142 840 43008 4.78416 1.70394 20.7653 90.985 118.42 118.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 6.4e-05 1024 200 2880 293376 21.0955 13.4965 853.35 418.995 1307.07 1307.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 6.4e-05 2048 370 2620 240640 54.7351 28.3081 1376.34 837.858 2297.4 2297.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.000512 2048 640 860 33344 3.49389 52.4534 138.872 194.862 194.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 6.4e-05 512 450 180 188928 20.4334 6.68058 37.5968 207.21 272.141 272.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 6.4e-05 2048 175 1100 46080 124.595 28.0452 170.413 828.102 1151.38 1151.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 0.000512 4096 195 2120 24912 6.61504 236.986 209.211 452.857 452.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.000128 4096 360 2100 142200 28.4344 1342.34 837.858 2208.68 2208.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000256 512 142 840 41472 4.7247 1.67322 25.5197 89.1679 121.274 121.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 6.4e-05 1024 200 2880 293184 21.1643 13.5247 1104.43 418.75 1558 1558.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 6.4e-05 2048 370 2620 240768 54.8618 28.338 1713.43 837.486 2634.28 2634.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.000512 2048 640 860 33336 3.49853 64.6514 137.341 205.535 205.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 6.4e-05 512 450 180 184320 20.2483 8.21456 45.5633 204.221 278.462 278.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 6.4e-05 2048 175 1100 36864 125.209 27.752 95.6273 816.147 1064.95 1065.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 0.000512 4096 195 2120 24768 6.60413 164.279 208.887 379.833 379.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.000128 4096 360 2100 142128 28.4315 932.022 838.07 1798.57 1798.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000256 512 142 840 36864 4.76979 1.62259 16.1519 87.7037 110.44 110.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 6.4e-05 1024 200 2880 292608 21.1067 13.5058 765.363 418.947 1219.05 1219.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 6.4e-05 2048 370 2620 239616 54.59 28.2836 1185.22 834.668 2102.92 2103.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.000512 2048 640 860 33264 3.48973 45.1686 138.142 186.843 186.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 6.4e-05 512 450 180 194560 20.3606 6.73587 37.0561 209.671 274.039 274.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 6.4e-05 2048 175 1100 51200 124.075 28.4365 180.819 837.923 1171.47 1171.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 0.000512 4096 195 2120 24960 6.6248 227.734 209.563 443.965 444.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.000128 4096 360 2100 142160 28.4299 1295.38 837.893 2161.76 2161.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000256 512 142 840 40960 4.81482 1.68586 24.2617 89.7543 120.696 120.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 6.4e-05 1024 200 2880 293760 21.0976 13.5172 1063.78 419.022 1517.55 1517.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 6.4e-05 2048 370 2620 240640 54.7338 28.3423 1654.21 838.041 2575.49 2575.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.000512 2048 640 860 33280 3.48099 62.21 137.736 203.473 203.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 6.4e-05 512 450 180 184320 20.558 6.63552 42.3181 206.44 276.172 276.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 6.4e-05 2048 175 1100 40960 125.003 28.0422 102.202 825.022 1080.48 1080.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 0.000512 4096 195 2120 24800 6.6137 159.608 209.287 375.569 375.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.000128 4096 360 2100 142080 28.4258 903.811 838.507 1770.79 1770.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000256 512 142 840 40960 4.81661 1.68525 17.3518 89.784 113.825 113.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 6.4e-05 1024 200 2880 293120 21.0515 13.8189 740.343 419.441 1194.78 1194.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 6.4e-05 2048 370 2620 240640 54.6468 28.4426 1152.99 838.737 2074.98 2075.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.000512 2048 640 860 33120 3.46931 43.6539 137.169 184.334 184.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 6.4e-05 512 450 180 190464 20.0531 6.63235 34.1439 206.237 267.287 267.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 6.4e-05 2048 175 1100 43008 124.703 27.8858 142.781 824.19 1119.78 1119.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 0.000512 4096 195 2120 24864 6.61434 213.94 209.269 429.868 429.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.000128 4096 360 2100 142176 28.4423 1217.91 837.997 2084.4 2084.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000256 512 142 840 39936 4.86669 1.68733 22.4134 90.9725 120.126 120.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 6.4e-05 1024 200 2880 292608 21.0565 13.5473 991.014 418.443 1444.19 1444.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 6.4e-05 2048 370 2620 239616 54.7421 28.2667 1542.43 836.697 2462.3 2462.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.000512 2048 640 860 33312 3.48835 58.2379 138.531 200.302 200.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 6.4e-05 512 450 180 184320 20.567 6.62797 24.1212 206.508 258.044 258.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 6.4e-05 2048 175 1100 36864 126.29 27.8897 88.6382 825.276 1068.31 1068.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 0.000512 4096 195 2120 24768 6.61709 152.868 209.337 368.865 368.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.000128 4096 360 2100 142080 28.4491 865.655 838.864 1733.02 1733.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000256 512 142 840 36864 4.77382 1.62576 15.0173 87.7728 109.374 109.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 6.4e-05 1024 200 2880 291840 21.1172 13.4963 706.08 418.893 1159.72 1159.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 6.4e-05 2048 370 2620 236544 54.8756 28.1713 1088.12 833.501 2004.83 2004.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.000512 2048 640 860 33216 3.4911 41.9068 135.94 181.38 181.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 6.4e-05 512 450 180 185600 20.5192 6.65142 34.7614 206.283 268.435 268.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 6.4e-05 2048 175 1100 44800 124.406 28.0029 155.385 824.374 1132.38 1132.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 0.000512 4096 195 2120 24900 6.61821 223.124 209.378 439.162 439.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.000128 4096 360 2100 142100 28.4324 1265.09 837.805 2131.37 2131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000256 512 142 840 41600 4.79034 1.69165 24.3373 90.4609 121.465 121.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 6.4e-05 1024 200 2880 292800 21.1784 13.6763 1039.9 418.86 1493.74 1493.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 6.4e-05 2048 370 2620 240000 54.9531 28.4716 1611.93 837.425 2532.95 2533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.000512 2048 640 860 33300 3.48365 61.0949 137.672 202.292 202.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 6.4e-05 512 450 180 179200 20.9915 6.64371 24.0941 206.491 258.442 258.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 6.4e-05 2048 175 1100 38400 126.051 27.9639 95.5748 825.201 1075 1075.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 0.000512 4096 195 2120 24800 6.62102 157.158 209.521 373.344 373.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.000128 4096 360 2100 142000 28.4066 890.275 838.371 1757.1 1757.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000256 512 142 840 38400 4.97392 1.68986 16.0872 89.8166 112.751 112.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 6.4e-05 1024 200 2880 292800 21.145 13.5292 730.362 419.106 1184.27 1184.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 6.4e-05 2048 370 2620 236800 55.0512 28.3298 1117.28 833.782 2034.61 2034.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.000512 2048 640 860 33200 3.48096 42.9893 136.998 183.514 183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 6.4e-05 512 450 180 186368 20.5215 6.65498 44.7837 207.116 279.298 279.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 6.4e-05 2048 175 1100 43008 125.149 27.9594 192.356 827.709 1173.39 1173.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 0.000512 4096 195 2120 24864 6.60813 285.308 209.394 501.354 501.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.000128 4096 360 2100 142128 28.4369 1614.52 838.582 2481.59 2481.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000256 512 142 840 39424 4.75795 1.65222 29.307 88.7388 124.639 124.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 6.4e-05 1024 200 2880 292992 21.075 13.5064 1319.1 418.735 1772.55 1772.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 6.4e-05 2048 370 2620 240128 54.7285 28.317 2046.89 837.566 2967.67 2967.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.000512 2048 640 860 33264 3.47955 77.6215 137.286 218.432 218.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 6.4e-05 512 450 180 172032 20.8138 6.58022 27.3954 202.362 257.37 257.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 6.4e-05 2048 175 1100 28672 126.449 27.6173 82.8445 808.694 1045.81 1045.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 0.000512 4096 195 2120 24640 6.57379 185.338 208.77 400.725 400.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.000128 4096 360 2100 142016 28.4278 1058.82 838.499 1925.79 1925.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000256 512 142 840 35840 4.63024 1.58262 17.8335 86.4308 110.658 110.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 6.4e-05 1024 200 2880 292096 21.0693 13.9082 858.702 418.832 1312.65 1312.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 6.4e-05 2048 370 2620 240128 54.6589 28.3116 1336.93 837.527 2257.58 2257.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.000512 2048 640 860 33152 3.48058 50.8252 137.314 191.661 191.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 6.4e-05 512 450 180 184320 20.6337 6.64371 42.5171 206.265 276.277 276.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 6.4e-05 2048 175 1100 46080 123.814 28.0973 195.893 824.308 1172.34 1172.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 0.000512 4096 195 2120 24840 6.60778 273.474 209.131 489.257 489.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.000128 4096 360 2100 142080 28.4242 1546.94 837.67 2413.08 2413.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000256 512 142 840 42240 4.76051 1.69008 30.1438 89.7228 126.506 126.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 6.4e-05 1024 200 2880 292800 21.153 13.5825 1263.51 418.664 1717.04 1717.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 6.4e-05 2048 370 2620 240000 54.6786 28.3658 1962.81 834.699 2880.71 2880.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.000512 2048 640 860 33240 3.4792 74.3528 137.981 215.854 215.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 6.4e-05 512 450 180 184320 20.579 6.6431 29.1259 206.515 263.078 263.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 6.4e-05 2048 175 1100 46080 123.669 27.9178 133.961 825.312 1111.07 1111.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 0.000512 4096 195 2120 24720 6.61094 184.947 209.31 400.91 400.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.000128 4096 360 2100 141840 28.4257 1048.87 837.721 1915.06 1915.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000256 512 142 840 38400 4.96643 1.69011 18.8609 89.7665 115.469 115.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 6.4e-05 1024 200 2880 291840 21.0796 13.4964 852.825 417.868 1305.4 1305.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 6.4e-05 2048 370 2620 238080 54.9473 28.3996 1317.18 836.231 2236.92 2237.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.000512 2048 640 860 33120 3.47747 50.4656 138.107 192.092 192.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 6.4e-05 512 450 180 188416 20.7229 6.72557 42.2858 211.016 280.964 281.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 6.4e-05 2048 175 1100 49152 124.428 28.2732 202.57 843.338 1198.82 1199.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 0.000512 4096 195 2120 24832 6.60989 265.499 211.14 483.295 483.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.000128 4096 360 2100 142080 28.4111 1503.13 845.774 2377.37 2377.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000256 512 142 840 40960 4.90579 1.70598 28.6351 91.6279 127.058 127.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 6.4e-05 1024 200 2880 292864 21.101 13.5023 1227.83 423.179 1685.75 1685.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 6.4e-05 2048 370 2620 239616 54.5884 28.2453 1906.98 843.406 2833.38 2833.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.000512 2048 640 860 33280 3.49389 72.385 138.159 214.081 214.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 6.4e-05 512 450 180 180224 21.3632 6.72714 27.5982 209.275 265.183 265.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 6.4e-05 2048 175 1100 49152 124.385 28.3291 137.866 836.333 1127.13 1127.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 0.000512 4096 195 2120 24576 6.57203 177.756 208.619 392.99 393.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.000128 4096 360 2100 141824 28.434 1013.18 837.735 1879.4 1879.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000256 512 142 840 32768 5.00362 1.62502 15.5404 87.7355 110.084 110.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 6.4e-05 1024 200 2880 290816 21.1109 13.4833 816.532 418.248 1269.5 1269.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 6.4e-05 2048 370 2620 237568 54.9278 28.2644 1264.66 836.336 2184.35 2184.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.000512 2048 640 860 33024 3.4657 48.4275 137.965 189.9 189.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 6.4e-05 512 450 180 184320 20.5595 6.63338 36.3026 206.308 270.023 270.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 6.4e-05 2048 175 1100 36864 126.356 27.88 133.816 824.487 1112.76 1112.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 0.000512 4096 195 2120 24768 6.60483 232.385 209.127 448.164 448.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.000128 4096 360 2100 142080 28.4365 1321.78 838.044 2188.31 2188.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000256 512 142 840 36864 4.77315 1.62816 22.6673 88.4008 117.657 117.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 6.4e-05 1024 200 2880 291840 21.128 13.4989 1070.42 418.65 1523.84 1523.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 6.4e-05 2048 370 2620 236544 54.866 28.1709 1649.73 845.703 2578.63 2578.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.000512 2048 640 860 33216 3.49184 62.7993 135.836 202.17 202.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 6.4e-05 512 450 180 172032 20.1345 6.55462 23.9587 198.22 249.083 249.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 6.4e-05 2048 175 1100 24576 124.847 27.6759 64.2196 792.111 1009.06 1009.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 0.000512 4096 195 2120 24576 6.61318 161.102 209.154 376.915 376.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.000128 4096 360 2100 141696 28.4529 917.899 837.097 1783.49 1783.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000256 512 142 840 36864 4.78307 1.62598 16.2451 87.7912 110.629 110.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 6.4e-05 1024 200 2880 288768 21.1202 13.7503 744.471 416.715 1196.19 1196.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 6.4e-05 2048 370 2620 233472 54.5503 27.9043 1139.52 826.188 2048.33 2048.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.000512 2048 640 860 33024 3.48653 44.4135 137.188 185.133 185.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 6.4e-05 512 450 180 179200 21.008 6.64371 36.6125 206.317 270.802 270.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 6.4e-05 2048 175 1100 38400 126.042 27.9598 145.703 824.496 1124.42 1124.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 0.000512 4096 195 2120 24800 6.61504 239.108 209.349 455.115 455.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.000128 4096 360 2100 142000 28.4297 1356.17 837.652 2222.3 2222.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000256 512 142 840 38400 4.97914 1.6896 24.6936 90.3204 121.866 122.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 6.4e-05 1024 200 2880 292800 21.151 13.5207 1118.01 418.861 1571.67 1571.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 6.4e-05 2048 370 2620 236800 55.0778 28.261 1704.64 833.258 2621.39 2621.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.000512 2048 640 860 33200 3.4816 65.1776 136.917 205.619 205.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 6.4e-05 512 450 180 179200 20.994 6.64163 26.1831 206.6 260.641 260.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 6.4e-05 2048 175 1100 25600 130.241 27.9409 70.4444 825.642 1054.49 1054.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 0.000512 4096 195 2120 24400 6.55782 167.169 208.425 382.197 382.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.000128 4096 360 2100 141600 28.4328 960.881 837.215 1826.58 1826.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000256 512 142 840 38400 4.97674 1.69376 17.9949 89.8245 114.676 114.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 6.4e-05 1024 200 2880 291200 21.0588 13.4836 798.223 417.185 1250.09 1250.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 6.4e-05 2048 370 2620 230400 55.0975 27.9745 1197.99 825.633 2106.86 2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.000512 2048 640 860 32800 3.46675 46.0189 134.594 184.124 184.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 6.4e-05 512 450 192 194560 20.2184 6.72371 47.2117 208.953 283.334 283.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 6.4e-05 2048 175 1104 40960 126.93 28.2752 190.212 835.047 1180.69 1180.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 690 0.000512 4096 195 2112 25056 6.62131 179.354 209.535 395.556 395.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.000128 4096 360 2112 142144 28.4204 1028.31 838.03 1894.81 1894.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 0.000256 512 142 840 45056 4.67427 1.70022 20.1815 91.4594 118.206 118.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 6.4e-05 1024 200 2880 293888 21.0891 13.4951 823.623 419.724 1278.07 1278.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 6.4e-05 2048 370 2616 242176 54.4678 28.3116 1302.91 837.774 2223.64 2223.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 0.000512 2048 640 864 33344 3.48365 48.0757 137.232 188.835 188.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 6.4e-05 512 450 192 194560 20.4263 6.75226 45.9431 209.629 282.972 283.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 440 6.4e-05 2048 175 1104 43520 126.769 28.4751 135.233 837.782 1128.47 1128.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 690 0.000512 4096 195 2112 25040 6.62733 187.792 209.475 403.938 403.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.000128 4096 360 2112 142160 28.4313 1071.7 838.067 1938.24 1938.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000256 512 142 840 44800 4.7248 1.7143 21.3432 91.5534 119.519 119.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 6.4e-05 1024 200 2880 293760 21.1856 13.525 872.255 418.947 1326.04 1326.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 6.4e-05 2048 370 2616 241920 54.6874 28.462 1360.7 837.885 2281.9 2282.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 0.000512 2048 640 864 33360 3.48867 50.8539 137.7 192.087 192.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 6.4e-05 512 450 192 193536 20.215 6.70618 46.7508 208.471 282.367 282.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 440 6.4e-05 2048 175 1104 39936 126.806 28.1769 116.001 833.132 1104.34 1104.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 0.000512 4096 195 2112 25056 6.63539 185.489 209.823 401.991 402.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.000128 4096 360 2112 142128 28.4268 1058.08 838.767 1925.32 1925.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000256 512 142 840 43008 4.7016 1.6855 20.5026 90.4949 117.565 117.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 6.4e-05 1024 200 2880 293760 21.1073 13.513 861.384 419.215 1315.35 1315.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 6.4e-05 2048 370 2616 241920 54.5136 28.3996 1341.6 837.334 2262.02 2262.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.000512 2048 640 864 33312 3.47955 50.4709 137.675 191.668 191.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 6.4e-05 512 450 192 190464 20.0629 6.63309 40.4425 206.278 273.634 273.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 440 6.4e-05 2048 175 1104 36864 126.396 28.0237 170.459 824.369 1149.47 1149.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 690 0.000512 4096 195 2112 24960 6.63747 119.165 209.393 335.242 335.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.000128 4096 360 2112 142080 28.4201 681.165 838.111 1547.74 1547.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000256 512 142 840 43008 4.69933 1.68346 13.5383 90.3768 110.477 110.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 6.4e-05 1024 200 2880 293376 21.0653 13.4977 557.025 418.433 1010.16 1010.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 6.4e-05 2048 370 2616 241152 54.4584 28.2914 862.136 836.71 1781.76 1781.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 0.000512 2048 640 864 33216 3.47136 32.1714 136.734 172.42 172.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 6.4e-05 512 450 192 193536 20.4555 6.74429 55.5455 209.463 292.433 292.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 6.4e-05 2048 175 1104 43008 126.691 28.3682 143.215 837.101 1135.6 1135.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 0.000512 4096 195 2112 25032 6.63062 215.258 209.691 431.645 431.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.000128 4096 360 2112 142128 28.4431 1228.68 838.634 2095.8 2095.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000256 512 142 840 43008 4.73283 1.69574 23.8603 90.2432 120.724 120.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 6.4e-05 1024 200 2880 293440 21.1596 13.5213 990.123 419.274 1444.21 1444.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 6.4e-05 2048 370 2616 241920 54.6035 28.3426 1546.48 838.881 2468.47 2468.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.000512 2048 640 864 33320 3.48358 58.5421 136.587 198.658 198.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 6.4e-05 512 450 192 186368 20.5512 6.65427 47.2924 207.139 281.854 282.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 440 6.4e-05 2048 175 1104 35840 127.329 28.0643 77.114 827.151 1059.88 1060.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 0.000512 4096 195 2112 24976 6.64323 136.406 209.567 352.662 352.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.000128 4096 360 2112 142016 28.4052 775.776 837.839 1642.07 1642.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000256 512 142 840 39424 4.76256 1.6528 14.018 88.7037 109.319 109.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 6.4e-05 1024 200 2880 292992 21.0767 13.5127 627.395 418.451 1080.57 1080.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 6.4e-05 2048 370 2616 241920 54.4219 28.3776 979.192 836.853 1899.01 1899.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.000512 2048 640 864 33264 3.48477 37.3637 137.206 178.096 178.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 6.4e-05 512 450 192 192512 20.3707 6.72051 35.3746 209.127 271.804 271.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 6.4e-05 2048 175 1104 40960 126.875 28.3034 132.545 835.751 1123.69 1123.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 0.000512 4096 195 2112 25024 6.62746 208.361 209.692 424.724 424.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.000128 4096 360 2112 142080 28.4105 1190.53 838.425 2057.41 2057.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000256 512 142 840 45056 4.67875 1.7049 23.5714 89.7508 119.885 120.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 6.4e-05 1024 200 2880 293888 21.0906 13.4941 914.905 419.323 1368.95 1369.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 6.4e-05 2048 370 2616 241664 54.5042 28.4058 1483.1 838.64 2404.81 2404.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.000512 2048 640 864 33280 3.48109 57.1718 136.464 197.158 197.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 6.4e-05 512 450 192 188416 20.754 6.72432 43.6239 209.21 280.528 280.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 440 6.4e-05 2048 175 1104 40960 126.882 28.2563 88.9554 836.111 1080.42 1080.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 0.000512 4096 195 2112 24960 6.64371 138.392 209.731 354.809 354.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.000128 4096 360 2112 141952 28.4154 789.106 838.244 1655.81 1655.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000256 512 142 840 45056 4.68806 1.70448 15.7159 90.3751 112.669 112.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 6.4e-05 1024 200 2880 293888 21.0735 13.8191 591.771 419.492 1046.28 1046.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 6.4e-05 2048 370 2616 239616 54.5893 28.2677 963.774 836.08 1882.87 1883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.000512 2048 640 864 33152 3.46522 37.8554 136.878 178.241 178.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 6.4e-05 512 450 192 188928 20.4201 6.6801 37.9691 207.404 272.692 272.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 6.4e-05 2048 175 1104 36864 127.299 28.0188 130.586 828.857 1114.98 1115.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 0.000512 4096 195 2112 24984 6.61094 226.528 209.506 442.688 442.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.000128 4096 360 2112 142128 28.4397 1294.37 839.289 2162.14 2162.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000256 512 142 840 41472 4.72867 1.67322 24.6672 89.9212 121.17 121.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 6.4e-05 1024 200 2880 293760 21.1335 13.527 1057.19 419.241 1511.22 1511.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 6.4e-05 2048 370 2616 241920 54.5992 28.3769 1649.24 855.139 2587.53 2587.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.000512 2048 640 864 33264 3.47754 62.1773 137.471 203.171 203.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 6.4e-05 512 450 192 184320 20.2822 6.59117 43.3941 204.252 274.746 274.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 6.4e-05 2048 175 1104 27648 128.33 27.7299 69.3363 816.268 1041.88 1042.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 0.000512 4096 195 2112 24912 6.61568 158.896 209.397 374.973 375.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.000128 4096 360 2112 141984 28.4349 903.986 837.856 1770.33 1770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000256 512 142 840 36864 4.76714 1.62397 15.4857 87.7104 109.779 109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 6.4e-05 1024 200 2880 293760 21.0796 13.5155 738.93 419.182 1192.84 1192.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 6.4e-05 2048 370 2616 239616 54.5711 28.4078 1143.22 834.784 2061.15 2061.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.000512 2048 640 864 33120 3.46726 43.4393 135.625 182.578 182.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 6.4e-05 512 450 192 194560 20.3428 6.73654 37.0698 209.818 274.179 274.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 6.4e-05 2048 175 1104 40960 127.415 28.3406 137.112 838.529 1131.61 1131.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 0.000512 4096 195 2112 24960 6.61274 215.594 209.482 431.73 431.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.000128 4096 360 2112 142080 28.4267 1231.28 838.502 2098.26 2098.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000256 512 142 840 43520 4.67578 1.68842 24.3292 90.0255 120.903 121.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 6.4e-05 1024 200 2880 293760 21.1019 13.5123 1002.9 419.32 1456.96 1457.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 6.4e-05 2048 370 2616 241920 54.5002 28.3183 1568.66 838.618 2490.26 2490.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.000512 2048 640 864 33280 3.47856 59.0131 137.657 200.188 200.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 6.4e-05 512 450 192 184320 20.5511 6.63539 25.7257 206.486 259.612 259.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 6.4e-05 2048 175 1104 30720 128.391 27.8814 74.8419 825.186 1056.51 1056.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 0.000512 4096 195 2112 24800 6.58909 153.844 209.043 369.52 369.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.000128 4096 360 2112 141920 28.4037 877.893 838.248 1744.59 1744.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000256 512 142 840 40960 4.81315 1.68442 16.752 89.7153 113.146 113.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 6.4e-05 1024 200 2880 293120 21.0486 13.4988 714.789 419.529 1169 1169.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 6.4e-05 2048 370 2616 240640 54.6624 28.2902 1116.72 839.752 2039.59 2039.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.000512 2048 640 864 33120 3.47795 42.2795 138.236 184.034 184.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 6.4e-05 512 450 192 190464 20.0325 6.63616 46.987 206.279 280.152 280.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 6.4e-05 2048 175 1104 36864 126.22 27.899 159.772 824.369 1138.47 1138.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 0.000512 4096 195 2112 24960 6.61312 276.122 209.396 492.172 492.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.000128 4096 360 2112 142080 28.43 1571.41 838.11 2437.99 2438.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000256 512 142 840 43008 4.6921 1.68355 30.9701 89.7112 127.239 127.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 6.4e-05 1024 200 2880 293376 21.0539 13.7537 1280.4 418.999 1734.34 1734.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 6.4e-05 2048 370 2616 241152 54.4252 28.3078 1993.81 836.899 2913.61 2913.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.000512 2048 640 864 33216 3.46973 75.5794 139.708 218.801 218.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 6.4e-05 512 450 192 184320 20.5654 6.63408 29.8651 206.311 263.598 263.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 6.4e-05 2048 175 1104 36864 126.328 27.9156 101.745 824.479 1080.69 1080.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 0.000512 4096 195 2112 24768 6.59661 176.219 208.847 391.707 391.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.000128 4096 360 2112 141888 28.4139 1012.63 837.441 1878.53 1878.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000256 512 142 840 36864 4.77645 1.62758 17.554 87.6568 111.794 111.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 6.4e-05 1024 200 2880 293376 21.0724 13.4984 818.877 418.492 1272.07 1272.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 6.4e-05 2048 370 2616 239616 54.3675 28.1474 1269.63 834.163 2186.48 2186.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.000512 2048 640 864 33024 3.46378 48.404 135.33 187.241 187.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 6.4e-05 512 450 192 185600 20.5081 6.64957 45.1737 206.285 278.838 279.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 6.4e-05 2048 175 1104 38400 126.059 28.1031 163.222 824.521 1142.13 1142.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 0.000512 4096 195 2112 25000 6.61709 272.42 209.631 488.713 488.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.000128 4096 360 2112 142100 28.4406 1548.16 838.212 2414.86 2414.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000256 512 142 840 41600 4.78784 1.69165 29.6425 89.7118 126.02 126.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 6.4e-05 1024 200 2880 293600 21.1723 13.5381 1261.53 418.693 1715.07 1715.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 6.4e-05 2048 370 2616 241600 54.6938 28.3749 1964 837.327 2884.56 2884.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.000512 2048 640 864 33300 3.48746 74.498 137.307 215.338 215.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 6.4e-05 512 450 192 179200 21.0052 6.64774 29.7203 206.264 263.857 264.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 6.4e-05 2048 175 1104 38400 126.026 28.0064 111.431 824.305 1089.98 1090.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 0.000512 4096 195 2112 24800 6.60429 183.742 209.015 399.405 399.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.000128 4096 360 2112 142000 28.4295 1051.82 837.889 1918.18 1918.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000256 512 142 840 38400 4.9695 1.6895 18.7477 89.7615 115.351 115.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 6.4e-05 1024 200 2880 292800 21.1537 13.7318 852.048 418.648 1305.72 1305.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 6.4e-05 2048 370 2616 240000 54.5942 28.3331 1322.64 832.869 2238.6 2238.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.000512 2048 640 864 33200 3.49795 50.6532 136.842 191.038 191.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 6.4e-05 512 450 192 186368 20.5316 6.66035 44.4169 206.948 278.775 278.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 6.4e-05 2048 175 1104 35840 127.317 27.9634 150.308 827.048 1132.86 1133.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 0.000512 4096 195 2112 24976 6.62323 267.25 209.536 483.454 483.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.000128 4096 360 2112 142016 28.4164 1516.93 837.724 2383.12 2383.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000256 512 142 840 39424 4.7601 1.65478 27.418 88.6981 122.714 122.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 6.4e-05 1024 200 2880 292992 21.0902 13.5074 1230.15 418.409 1683.29 1683.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 6.4e-05 2048 370 2616 241920 54.4207 28.3923 1933.8 836.739 2853.52 2853.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.000512 2048 640 864 33264 3.4857 72.9815 136.139 212.65 212.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 6.4e-05 512 450 192 172032 20.8135 6.5799 27.4836 202.349 257.448 257.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 6.4e-05 2048 175 1104 28672 126.442 27.7319 79.5938 808.635 1042.61 1042.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 0.000512 4096 195 2112 24864 6.62528 175.626 209.673 391.971 392.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.000128 4096 360 2112 141792 28.4248 1001.68 837.669 1867.83 1867.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000256 512 142 840 35840 4.63715 1.58077 16.6983 86.3507 109.446 109.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 6.4e-05 1024 200 2880 292096 21.0695 13.4979 813.161 418.958 1266.82 1266.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 6.4e-05 2048 370 2616 240128 54.6478 28.7642 1264.62 837.463 2185.66 2185.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.000512 2048 640 864 33152 3.4775 48.3492 137.265 189.134 189.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 6.4e-05 512 450 192 184320 20.5993 6.64883 42.8064 206.412 276.692 276.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 6.4e-05 2048 175 1104 38400 126.096 28.0272 156.27 824.913 1135.52 1135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 0.000512 4096 195 2112 24960 6.61699 257.786 209.643 474.088 474.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.000128 4096 360 2112 142080 28.4255 1467.75 838.72 2334.94 2334.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000256 512 142 840 42240 4.76339 1.68755 28.6151 89.7564 125.003 125.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 6.4e-05 1024 200 2880 292800 21.1465 13.5373 1202.48 418.953 1656.25 1656.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 6.4e-05 2048 370 2616 240000 54.6746 28.3066 1858.11 835.371 2776.63 2776.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.000512 2048 640 864 33240 3.47341 70.4579 136.999 210.973 211.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 6.4e-05 512 450 192 184320 20.5885 6.6456 28.1073 206.517 262.079 262.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 6.4e-05 2048 175 1104 30720 128.545 27.9171 81.5976 825.31 1063.58 1063.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 0.000512 4096 195 2112 24720 6.59056 165.439 209.024 381.099 381.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.000128 4096 360 2112 141840 28.4074 946.788 838.158 1813.4 1813.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000256 512 142 840 38400 4.96262 1.69069 17.0758 89.7559 113.667 113.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 6.4e-05 1024 200 2880 291840 21.0638 13.4954 772.936 417.882 1225.51 1225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 6.4e-05 2048 370 2616 238080 54.9142 28.3566 1187.77 836.18 2107.38 2107.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.000512 2048 640 864 33120 3.47414 45.8322 137.14 186.491 186.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 6.4e-05 512 450 192 188416 20.7129 6.72352 41.9727 209.16 278.788 278.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 6.4e-05 2048 175 1104 40960 126.94 28.2609 159.7 835.889 1151 1151.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 0.000512 4096 195 2112 24960 6.6256 247.145 209.682 463.496 463.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.000128 4096 360 2112 141952 28.416 1404.01 838.04 2270.51 2270.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000256 512 142 840 45056 4.68746 1.70778 29.1635 90.3588 126.098 126.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 6.4e-05 1024 200 2880 293888 21.0786 13.4984 1151.47 419.384 1605.56 1605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 6.4e-05 2048 370 2616 239616 54.6127 28.2672 1773.5 835.977 2692.52 2692.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.000512 2048 640 864 33152 3.47341 67.4877 136.846 207.852 207.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 6.4e-05 512 450 192 180224 21.3676 6.72349 27.1603 209.101 264.572 264.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 6.4e-05 2048 175 1104 32768 129.673 28.2924 85.2771 835.657 1079.11 1079.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 0.000512 4096 195 2112 24832 6.62582 165.628 209.537 381.835 381.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.000128 4096 360 2112 141824 28.4017 949.318 837.46 1815.23 1815.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000256 512 142 840 40960 4.55706 1.62192 18.1195 87.6988 112.179 112.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 6.4e-05 1024 200 2880 292864 21.0465 13.4858 772.066 417.892 1224.62 1224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 6.4e-05 2048 370 2616 237568 54.9422 28.2583 1185.95 835.628 2104.96 2105.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.000512 2048 640 864 33024 3.47104 45.4981 136.822 185.832 185.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 6.4e-05 512 450 175 194560 20.2298 6.72371 50.0992 209.131 286.412 286.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 6.4e-05 2048 175 1100 43008 126.075 28.2808 221.965 835.751 1212.3 1212.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 690 0.000512 4096 195 2125 24960 6.6145 202.805 209.658 419.121 419.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.000128 4096 360 2100 142240 28.438 1150.11 838.759 2017.36 2017.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 0.000256 512 142 825 45056 4.66749 1.70189 22.8354 91.2848 120.68 120.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 6.4e-05 1024 200 2900 293888 21.0792 13.5 938.031 419.308 1392.06 1392.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 6.4e-05 2048 370 2625 242176 54.4176 28.3741 1476.06 838.479 2397.5 2397.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 0.000512 2048 640 850 33440 3.47955 53.8839 139.137 196.545 196.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 6.4e-05 512 450 175 194560 20.4168 6.7481 40.8043 209.644 277.838 278.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 440 6.4e-05 2048 175 1100 43520 126.816 28.5209 128.975 837.812 1122.35 1122.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 690 0.000512 4096 195 2125 24960 6.64522 181.431 209.529 397.648 397.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.000128 4096 360 2100 142240 28.4356 1026.1 838.119 1892.7 1892.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000256 512 142 825 44800 4.71619 1.71021 20.4396 91.6651 118.712 118.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 6.4e-05 1024 200 2900 293760 21.1933 13.5353 843.457 418.975 1297.3 1297.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 6.4e-05 2048 370 2625 241920 54.7153 28.4079 1309.95 837.908 2231.15 2231.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 0.000512 2048 640 850 33440 3.49594 47.8454 136.946 188.332 188.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 6.4e-05 512 450 175 194560 20.3825 6.73424 39.7352 209.871 276.945 277.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 6.4e-05 2048 175 1100 40960 127.71 28.322 175.624 838.719 1170.6 1170.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 690 0.000512 4096 195 2125 24880 6.61392 116.662 209.504 332.825 332.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.000128 4096 360 2100 142160 28.429 660.715 838.678 1527.87 1527.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 0.000256 512 142 825 43520 4.68227 1.68973 13.1635 90.5057 110.232 110.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 6.4e-05 1024 200 2900 293760 21.1108 13.7654 545.497 419.432 999.941 1000.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 6.4e-05 2048 370 2625 241920 54.5233 28.3873 866.373 838.706 1788.15 1788.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 0.000512 2048 640 850 33360 3.48762 31.1419 139.701 174.376 174.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 6.4e-05 512 450 175 193536 20.1988 6.70858 43.5451 208.272 278.954 279.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 440 6.4e-05 2048 175 1100 39936 126.778 28.3452 118.814 832.347 1106.51 1106.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 0.000512 4096 195 2125 24960 6.6519 192.422 209.569 408.688 408.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.000128 4096 360 2100 142224 28.4406 1092.28 838.052 1958.83 1958.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000256 512 142 825 43008 4.70496 1.68355 20.991 90.3583 117.917 118.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 6.4e-05 1024 200 2900 293760 21.1082 13.5124 898.498 418.806 1352.06 1352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 6.4e-05 2048 370 2625 241920 54.4708 28.4211 1393.81 836.617 2313.49 2313.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.000512 2048 640 850 33408 3.47862 51.3675 136.723 191.615 191.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 6.4e-05 512 450 175 190464 20.0949 6.63347 37.6021 206.403 270.954 271.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 440 6.4e-05 2048 175 1100 36864 126.485 27.9371 169.11 824.821 1148.56 1148.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 690 0.000512 4096 195 2125 24864 6.63558 124.436 209.464 340.579 340.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.000128 4096 360 2100 142176 28.4261 704.103 838.653 1571.23 1571.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000256 512 142 825 43008 4.7016 1.6855 13.8981 90.1451 110.611 110.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 6.4e-05 1024 200 2900 293376 21.057 13.9059 580.856 418.668 1034.62 1034.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 6.4e-05 2048 370 2625 241152 54.445 28.3963 896.042 837.188 1816.23 1816.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 0.000512 2048 640 850 33312 3.47427 33.1092 136.543 173.172 173.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 6.4e-05 512 450 175 193536 20.4335 6.74202 49.6511 209.481 286.524 286.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 6.4e-05 2048 175 1100 43008 126.74 28.3339 137.757 837.187 1130.23 1130.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 0.000512 4096 195 2125 24920 6.61629 207.443 209.565 423.684 423.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.000128 4096 360 2100 142184 28.4283 1176.12 838.715 2043.31 2043.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000256 512 142 825 43008 4.73245 1.69552 22.8132 90.0978 119.529 119.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 6.4e-05 1024 200 2900 293888 21.1543 13.9653 957.63 419.259 1412.14 1412.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 6.4e-05 2048 370 2625 241920 54.6075 28.3443 1496.72 837.395 2417.24 2417.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.000512 2048 640 850 33432 3.4905 55.4088 137.812 196.754 196.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 6.4e-05 512 450 175 186368 20.5423 6.65648 42.0718 206.942 276.435 276.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 440 6.4e-05 2048 175 1100 35840 127.316 27.9802 73.8996 827.067 1056.48 1056.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 0.000512 4096 195 2125 24864 6.63987 131.263 209.387 347.334 347.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.000128 4096 360 2100 142128 28.418 744.851 837.87 1611.19 1611.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000256 512 142 825 39424 4.76157 1.66029 13.4465 88.7071 108.758 108.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 6.4e-05 1024 200 2900 292992 21.082 13.5085 606.27 418.381 1059.37 1059.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 6.4e-05 2048 370 2625 241920 54.4167 28.3626 942.478 836.771 1862.19 1862.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.000512 2048 640 850 33376 3.48896 35.607 136.393 175.532 175.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 6.4e-05 512 450 175 192512 20.3731 6.71744 34.3285 209.166 270.8 270.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 6.4e-05 2048 175 1100 40960 126.895 28.3314 136.738 835.921 1128.1 1128.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 0.000512 4096 195 2125 24896 6.61504 215.177 209.505 431.342 431.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.000128 4096 360 2100 142208 28.4365 1218.88 838.847 2086.21 2086.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000256 512 142 825 45056 4.68429 1.70237 24.6491 91.255 122.471 122.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 6.4e-05 1024 200 2900 293888 21.0819 13.4998 956.522 432.533 1423.77 1423.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 6.4e-05 2048 370 2625 241664 54.4938 28.3177 1542.45 846.547 2471.97 2472.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.000512 2048 640 850 33408 3.47584 58.0853 137.812 199.416 199.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 6.4e-05 512 450 175 188416 20.747 6.72358 39.921 209.018 276.624 276.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 6.4e-05 2048 175 1100 40960 126.861 28.2849 91.5367 835.32 1082.21 1082.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 0.000512 4096 195 2125 24832 6.61709 143.18 209.31 359.167 359.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.000128 4096 360 2100 142080 28.4168 809.892 837.726 1676.08 1676.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000256 512 142 825 45056 4.68582 1.70445 16.2121 90.4111 113.204 113.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 6.4e-05 1024 200 2900 293888 21.0752 13.4984 617.004 419.099 1070.81 1070.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 6.4e-05 2048 370 2625 239616 54.6294 28.269 1000.74 835.861 1919.67 1919.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.000512 2048 640 850 33280 3.47222 38.7277 137.11 179.353 179.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 6.4e-05 512 450 175 188928 20.4202 6.68243 35.6963 207.295 270.319 270.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 6.4e-05 2048 175 1100 36864 127.278 28.0991 129.344 828.421 1113.36 1113.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 0.000512 4096 195 2125 24912 6.61914 226.761 209.473 442.898 442.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.000128 4096 360 2100 142200 28.4418 1284.99 838.191 2151.67 2151.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000256 512 142 825 41472 4.72426 1.67322 24.5579 89.969 121.106 121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 6.4e-05 1024 200 2900 293760 21.1354 13.5296 1062.73 421.712 1519.24 1519.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 6.4e-05 2048 370 2625 241920 54.6054 28.357 1653.24 837.834 2574.2 2574.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.000512 2048 640 850 33408 3.4881 61.182 137.726 202.44 202.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 6.4e-05 512 450 175 184320 20.287 7.25376 40.0269 204.261 272.051 272.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 6.4e-05 2048 175 1100 27648 128.281 27.7707 70.7196 816.262 1043.25 1043.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 0.000512 4096 195 2125 24768 6.60637 162.488 209.084 378.239 378.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.000128 4096 360 2100 142128 28.4379 920.321 838.197 1787.01 1787.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000256 512 142 825 36864 4.77178 1.62394 15.8368 87.7186 110.144 110.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 6.4e-05 1024 200 2900 293760 21.0865 13.5107 761.614 419.004 1215.35 1215.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 6.4e-05 2048 370 2625 239616 54.5973 28.3853 1173.85 834.877 2091.87 2092.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.000512 2048 640 850 33264 3.47002 43.9353 138.102 185.548 185.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 6.4e-05 512 450 175 194560 20.3524 6.73792 35.7151 209.863 272.887 273.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 6.4e-05 2048 175 1100 40960 127.432 28.3228 140.103 838.769 1134.85 1135.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 0.000512 4096 195 2125 24880 6.6207 220.513 209.505 436.683 436.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.000128 4096 360 2100 142160 28.4265 1248.53 838.672 2115.68 2115.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000256 512 142 825 43520 4.68326 1.68736 24.7736 90.3234 121.647 121.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 6.4e-05 1024 200 2900 293760 21.0908 13.5152 1031.37 419.421 1485.54 1485.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 6.4e-05 2048 370 2625 241920 54.4953 28.3401 1606.04 838.878 2527.92 2528.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.000512 2048 640 850 33360 3.4775 59.6618 137.789 200.97 201.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 6.4e-05 512 450 175 184320 20.556 6.63456 24.205 206.461 258.079 258.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 6.4e-05 2048 175 1100 30720 128.398 27.9114 75.3057 825.088 1056.92 1057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 0.000512 4096 195 2125 24800 6.61997 155.594 209.482 371.74 371.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.000128 4096 360 2100 142080 28.4467 877.835 838.579 1744.91 1744.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000256 512 142 825 40960 4.81674 1.68627 16.7456 89.7976 113.235 113.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 6.4e-05 1024 200 2900 293120 21.0568 13.4994 721.782 419.484 1175.95 1176.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 6.4e-05 2048 370 2625 240640 54.6368 28.4664 1119.83 838.908 2042 2042.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.000512 2048 640 850 33280 3.4847 42.1272 136.493 182.147 182.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 6.4e-05 512 450 175 190464 20.0449 6.63152 43.2214 206.246 276.361 276.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 6.4e-05 2048 175 1100 36864 126.149 27.9532 154.877 824.24 1133.44 1133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 0.000512 4096 195 2125 24864 6.6103 269.199 209.307 485.16 485.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.000128 4096 360 2100 142176 28.432 1522.54 838.055 2389.07 2389.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000256 512 142 825 43008 4.69984 1.6857 30.1301 89.7211 126.42 126.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 6.4e-05 1024 200 2900 293376 21.0615 13.4934 1251.71 418.365 1704.77 1704.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 6.4e-05 2048 370 2625 241152 54.3828 28.3412 1940.94 838.192 2862.02 2862.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.000512 2048 640 850 33312 3.46803 72.3908 137.224 213.128 213.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 6.4e-05 512 450 175 184320 20.5615 6.63664 28.0919 206.506 262.015 262.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 6.4e-05 2048 175 1100 36864 126.355 27.9372 103.598 825.266 1083.37 1083.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 0.000512 4096 195 2125 24768 6.61603 181.084 209.505 397.248 397.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.000128 4096 360 2100 142080 28.4426 1024.77 838.84 1892.1 1892.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000256 512 142 825 36864 4.77552 1.62557 17.6122 87.7919 111.983 112.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 6.4e-05 1024 200 2900 293376 21.0788 13.5004 837.095 418.882 1290.69 1290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 6.4e-05 2048 370 2625 239616 54.3554 28.1805 1295.57 833.618 2211.89 2212.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.000512 2048 640 850 33216 3.47069 48.7168 137.094 189.325 189.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 6.4e-05 512 450 175 185600 20.5167 6.64986 42.0193 206.372 275.777 275.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 6.4e-05 2048 175 1100 38400 126.06 27.978 160.345 824.9 1139.5 1139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 0.000512 4096 195 2125 24900 6.62528 268.865 209.652 485.189 485.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.000128 4096 360 2100 142100 28.4315 1524.87 838.184 2391.53 2391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000256 512 142 825 41600 4.79216 1.68992 29.1453 89.766 125.573 125.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 6.4e-05 1024 200 2900 293600 21.1862 13.5366 1248.87 418.889 1702.61 1702.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 6.4e-05 2048 370 2625 241600 54.6938 28.352 1945.2 838.481 2866.89 2867.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.000512 2048 640 850 33300 3.47667 72.2517 138.352 214.124 214.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 6.4e-05 512 450 175 179200 21.0007 6.64934 27.6249 206.349 261.843 262.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 6.4e-05 2048 175 1100 38400 126.078 28.0266 109.758 824.628 1088.7 1088.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 0.000512 4096 195 2125 24800 6.62672 182.197 209.555 398.422 398.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.000128 4096 360 2100 142000 28.4292 1028.68 837.788 1894.94 1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000256 512 142 825 38400 4.9705 1.68707 18.4022 89.7928 115.035 115.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 6.4e-05 1024 200 2900 292800 21.1436 13.5231 835.407 419.394 1289.6 1289.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 6.4e-05 2048 370 2625 240000 54.5385 28.2926 1296.75 833.21 2212.96 2213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.000512 2048 640 850 33200 3.46931 48.6753 136.868 189.055 189.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 6.4e-05 512 450 175 186368 20.5299 6.65725 41.0435 206.949 275.398 275.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 6.4e-05 2048 175 1100 35840 127.307 27.988 145.981 827.038 1128.53 1128.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 0.000512 4096 195 2125 24864 6.61539 261.066 209.396 477.121 477.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.000128 4096 360 2100 142128 28.4286 1474.55 837.977 2341 2341.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000256 512 142 825 39424 4.76317 1.65354 26.8288 88.7068 122.137 122.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 6.4e-05 1024 200 2900 292992 21.0744 13.6212 1220.58 418.396 1673.81 1673.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 6.4e-05 2048 370 2625 241920 54.4378 28.4324 1892.38 836.843 2812.26 2812.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.000512 2048 640 850 33376 3.49206 70.522 138.488 212.547 212.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 6.4e-05 512 450 175 172032 20.8173 6.57389 25.0936 202.211 254.912 255.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 6.4e-05 2048 175 1100 28672 126.461 27.6134 78.1206 808.102 1040.5 1040.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 0.000512 4096 195 2125 24640 6.59363 170.236 208.796 385.671 385.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.000128 4096 360 2100 142016 28.4295 968.791 837.879 1835.14 1835.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000256 512 142 825 35840 4.63651 1.58077 16.1757 86.4043 108.978 109.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 6.4e-05 1024 200 2900 292096 21.0691 13.4984 796.27 418.531 1249.5 1249.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 6.4e-05 2048 370 2625 240128 54.6224 28.2776 1229.13 837.537 2149.72 2149.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.000512 2048 640 850 33152 3.46797 45.8739 136.213 185.6 185.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 6.4e-05 512 450 175 184320 20.6222 6.64576 39.3013 206.462 273.252 273.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 6.4e-05 2048 175 1100 38400 126.089 28.0188 152.23 825.079 1131.63 1131.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 0.000512 4096 195 2125 24840 6.60851 252.199 209.508 468.363 468.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.000128 4096 360 2100 142080 28.4214 1426.27 838.467 2293.2 2293.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000256 512 142 825 42240 4.75344 1.68758 27.7755 89.7826 124.186 124.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 6.4e-05 1024 200 2900 292800 21.1602 13.527 1180.08 419.047 1633.95 1634.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 6.4e-05 2048 370 2625 240000 54.6784 28.3034 1816.6 835.534 2735.28 2735.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.000512 2048 640 850 33360 3.48989 68.3008 137.281 209.114 209.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 6.4e-05 512 450 175 184320 20.5688 6.63258 26.2635 206.495 260.176 260.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 6.4e-05 2048 175 1100 30720 128.576 27.952 80.6633 825.222 1062.62 1062.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 0.000512 4096 195 2125 24720 6.61494 166.603 209.523 382.784 382.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.000128 4096 360 2100 141840 28.4221 945.824 837.65 1811.94 1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000256 512 142 825 38400 4.96768 1.69158 17.0241 89.7691 113.638 113.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 6.4e-05 1024 200 2900 291840 21.0811 13.5025 778.013 417.83 1230.55 1230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 6.4e-05 2048 370 2625 238080 54.9064 28.4692 1196.97 835.511 2116.02 2116.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.000512 2048 640 850 33120 3.47136 45.3549 136.972 185.84 185.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 6.4e-05 512 450 175 188416 20.7272 6.71939 38.5719 209.213 275.456 275.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 6.4e-05 2048 175 1100 40960 126.897 28.2734 155.521 836.104 1147.01 1147.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 0.000512 4096 195 2125 24832 6.61235 241.142 209.507 457.306 457.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.000128 4096 360 2100 142080 28.4249 1366.08 838.512 2233.06 2233.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000256 512 142 825 45056 4.69392 1.7063 28.5941 91.0405 126.224 126.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 6.4e-05 1024 200 2900 293888 21.0911 14.0964 1127.75 419.577 1582.65 1582.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 6.4e-05 2048 370 2625 239616 54.6004 28.3388 1729.3 836.251 2648.66 2648.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.000512 2048 640 850 33280 3.47341 64.9626 136.161 204.643 204.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 6.4e-05 512 450 175 180224 21.3712 6.72333 26.1924 209.275 263.78 263.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 6.4e-05 2048 175 1100 32768 129.634 28.2948 86.9735 836.35 1081.46 1081.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 0.000512 4096 195 2125 24576 6.57808 169.939 208.804 385.364 385.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.000128 4096 360 2100 141824 28.4244 973.949 837.745 1840.17 1840.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000256 512 142 825 40960 4.55757 1.62378 18.3748 87.755 112.49 112.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 6.4e-05 1024 200 2900 292864 21.0448 13.5261 791.629 418.25 1244.58 1244.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 6.4e-05 2048 370 2625 237568 54.9265 28.2905 1215.71 837.202 2136.3 2136.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.000512 2048 640 850 33024 3.46234 45.7499 137.906 187.16 187.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 6.4e-05 512 450 192 194560 20.2579 6.73005 44.8696 208.95 281.029 281.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 6.4e-05 2048 175 1120 47104 125.081 28.2567 209.68 835.03 1198.26 1198.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 690 0.000512 4096 195 2112 25056 6.62659 177.402 209.535 393.606 393.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.000128 4096 360 2112 142144 28.4139 1015.99 837.971 1882.42 1882.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 0.000256 512 142 832 43008 4.77466 1.70189 19.075 91.4109 117.154 117.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 6.4e-05 1024 200 2880 293888 21.0876 13.5731 816.029 418.967 1269.79 1269.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 6.4e-05 2048 370 2624 239616 54.8733 28.2891 1285.62 837.76 2206.7 2206.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 0.000512 2048 640 864 33344 3.47859 47.8781 139.746 191.145 191.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 6.4e-05 512 450 192 192512 20.4129 6.72781 41.5423 208.927 277.831 278.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 6.4e-05 2048 175 1120 45056 125.758 28.3103 189.736 834.947 1178.97 1179.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 690 0.000512 4096 195 2112 25024 6.62419 324.164 209.486 540.319 540.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1860 0.000128 4096 360 2112 142080 28.4038 1863.64 837.769 2729.86 2729.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 560 0.000256 512 142 832 43008 4.79194 1.70214 12.7189 93.9976 113.396 113.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 6.4e-05 1024 200 2880 293888 21.0988 13.826 526.881 419.023 980.968 981.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1220 6.4e-05 2048 370 2624 239616 54.9429 28.2958 845.36 837.861 1766.64 1766.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 2000 0.000512 2048 640 864 33280 3.47718 85.4153 140.547 229.483 229.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 6.4e-05 512 450 192 194560 20.4189 6.74365 44.4196 209.644 281.449 281.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 440 6.4e-05 2048 175 1120 48640 125.4 28.4136 145.95 837.864 1137.84 1138.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 690 0.000512 4096 195 2112 25040 6.63757 179.739 209.492 395.916 395.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.000128 4096 360 2112 142160 28.4319 1028.15 838.1 1894.73 1894.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000256 512 142 832 42240 4.86256 1.70963 19.3654 91.3204 117.439 117.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 6.4e-05 1024 200 2880 293760 21.1791 13.5278 835.462 418.976 1289.28 1289.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 6.4e-05 2048 370 2624 239360 55.0951 28.457 1296.44 837.91 2218.08 2218.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 0.000512 2048 640 864 33360 3.48979 49.0947 136.9 189.527 189.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 6.4e-05 512 450 192 194560 20.3907 6.73859 38.9391 209.614 275.904 276.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 6.4e-05 2048 175 1120 46080 125.718 28.3998 201.714 837.71 1193.76 1193.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 690 0.000512 4096 195 2112 24960 6.60502 116.035 209.224 331.909 331.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.000128 4096 360 2112 142080 28.4237 659.567 837.664 1525.7 1525.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 0.000256 512 142 832 40960 4.81504 1.68634 12.411 90.1206 109.213 109.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 6.4e-05 1024 200 2880 293760 21.1074 13.6827 539.467 418.919 993.309 993.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 6.4e-05 2048 370 2624 239360 54.9323 28.3709 833.959 838.392 1755.82 1755.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 0.000512 2048 640 864 33280 3.47626 31.2484 137.146 171.916 171.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 6.4e-05 512 450 192 193536 20.2091 6.69955 49.7738 208.281 285.184 285.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 440 6.4e-05 2048 175 1120 46080 124.996 28.1836 141.855 832.355 1127.61 1127.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 0.000512 4096 195 2112 25056 6.63802 194.749 209.622 411.056 411.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.000128 4096 360 2112 142128 28.4249 1111.6 837.977 1978.05 1978.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000256 512 142 832 41472 4.77805 1.68653 20.7562 89.9892 117.387 117.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 6.4e-05 1024 200 2880 293760 21.1028 13.5155 897.637 418.814 1351.22 1351.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 6.4e-05 2048 370 2624 238848 54.9359 28.3276 1404.34 849.436 2337.21 2337.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.000512 2048 640 864 33312 3.4784 53.3123 137.483 194.319 194.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 6.4e-05 512 450 192 190464 20.0649 6.63718 42.3705 206.42 275.72 275.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 440 6.4e-05 2048 175 1120 43008 124.643 27.8876 96.1 824.93 1073.77 1073.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 0.000512 4096 195 2112 24960 6.63142 124.521 209.543 340.739 340.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.000128 4096 360 2112 142080 28.4262 709.419 838.675 1576.56 1576.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000256 512 142 832 39936 4.8681 1.68944 13.2512 89.7688 109.756 109.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 6.4e-05 1024 200 2880 293376 21.049 13.4959 580.959 419.163 1034.8 1034.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 6.4e-05 2048 370 2624 238080 54.965 28.316 893.95 837.293 1814.68 1814.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 0.000512 2048 640 864 33216 3.47872 34.2404 136.247 174.008 174.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 6.4e-05 512 450 192 193536 20.4443 6.74538 46.7066 209.465 283.58 283.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 6.4e-05 2048 175 1120 46592 125.685 28.3305 142.183 837.176 1133.59 1133.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 0.000512 4096 195 2112 25032 6.62477 192.14 209.691 408.517 408.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.000128 4096 360 2112 142128 28.4389 1095.63 838.638 1962.76 1962.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000256 512 142 832 41216 4.83389 1.69574 20.3208 90.2758 117.316 117.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 6.4e-05 1024 200 2880 293888 21.1644 13.5183 893.329 419.216 1347.36 1347.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 6.4e-05 2048 370 2624 239232 55.0789 28.3403 1380.66 849.365 2313.61 2313.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.000512 2048 640 864 33320 3.47958 52.7462 137.76 194.03 194.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 6.4e-05 512 450 192 186368 20.5517 6.6592 39.1007 207.145 273.683 273.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 440 6.4e-05 2048 175 1120 43008 125.104 27.9777 84.6788 827.813 1065.8 1065.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 0.000512 4096 195 2112 24976 6.64986 123.379 209.735 339.809 339.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.000128 4096 360 2112 142016 28.4223 704.742 838.581 1571.79 1571.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000256 512 142 832 39424 4.76445 1.65434 12.6875 88.9428 108.237 108.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 6.4e-05 1024 200 2880 292992 21.0823 13.5193 568.149 418.783 1021.67 1021.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 6.4e-05 2048 370 2624 238336 55.001 28.418 878.742 837.414 1799.74 1799.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.000512 2048 640 864 33264 3.4873 33.8733 136.662 174.067 174.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 6.4e-05 512 450 192 193536 20.4483 6.74397 39.3949 209.536 276.345 276.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 440 6.4e-05 2048 175 1120 43008 126.708 28.3839 80.7038 837.418 1073.43 1073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 690 0.000512 4096 195 2112 24864 6.63981 101.764 209.387 317.832 317.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.000128 4096 360 2112 141960 28.4259 581.676 838.345 1448.49 1448.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000256 512 142 832 37632 4.87898 1.65501 10.1584 88.7819 105.658 105.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 6.4e-05 1024 200 2880 292992 21.1564 13.6287 465.641 418.767 919.326 919.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 6.4e-05 2048 370 2624 239232 55.0628 28.5237 723.651 837.398 1644.79 1644.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 0.000512 2048 640 864 33096 3.46877 28.118 137.163 168.794 168.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 6.4e-05 512 450 192 192512 20.3772 6.7255 33.3904 209.146 269.863 270.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 6.4e-05 2048 175 1120 45056 125.48 28.4887 139.285 835.845 1129.31 1129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 0.000512 4096 195 2112 25024 6.61715 195.316 209.712 411.689 411.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.000128 4096 360 2112 142080 28.4138 1118.77 838.496 1985.73 1985.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000256 512 142 832 43008 4.78547 1.70499 21.1463 91.0259 118.846 118.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 6.4e-05 1024 200 2880 293888 21.1054 13.4982 868.56 419.362 1322.65 1322.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 6.4e-05 2048 370 2624 239616 54.8706 28.4213 1388.37 838.765 2310.58 2310.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.000512 2048 640 864 33280 3.48026 53.2306 137.654 194.407 194.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 6.4e-05 512 450 192 188416 20.7584 6.72467 37.7038 209.211 274.622 274.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 6.4e-05 2048 175 1120 40960 126.899 28.3116 85.7219 836.09 1077.24 1077.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 0.000512 4096 195 2112 24960 6.62544 132.591 209.738 349.017 349.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.000128 4096 360 2112 141952 28.4164 755.907 838.248 1622.61 1622.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000256 512 142 832 40960 4.91104 1.70598 13.6457 90.3819 110.832 110.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 6.4e-05 1024 200 2880 293888 21.0839 13.4967 557.963 419.485 1012.16 1012.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 6.4e-05 2048 370 2624 237568 54.9163 28.25 914.446 836.076 1833.85 1833.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.000512 2048 640 864 33152 3.46819 36.1884 137.258 176.959 177.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 6.4e-05 512 450 192 184320 20.6198 6.63552 35.2821 206.513 269.272 269.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 440 6.4e-05 2048 175 1120 36864 126.341 28.0403 65.0082 825.296 1044.89 1045.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 0.000512 4096 195 2112 24768 6.61504 109.452 209.05 325.159 325.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.000128 4096 360 2112 141888 28.4119 626.327 838.266 1493.05 1493.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000256 512 142 832 36864 4.77334 1.62042 10.4636 87.7116 104.751 104.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 6.4e-05 1024 200 2880 293376 21.4584 13.5004 466.15 418.893 920.363 920.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 6.4e-05 2048 370 2624 236544 54.9154 28.162 756.631 833.521 1673.39 1673.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.000512 2048 640 864 33024 3.46659 30.1276 136.632 170.267 170.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 6.4e-05 512 450 192 188928 20.4186 6.68467 46.6391 207.454 281.416 281.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 6.4e-05 2048 175 1120 41472 125.74 28.2328 183.376 829.094 1166.66 1166.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 0.000512 4096 195 2112 24984 6.61299 276.533 209.561 492.751 492.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.000128 4096 360 2112 142128 28.4299 1573.96 838.896 2441.34 2441.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000256 512 142 832 39168 4.85162 1.67136 27.9107 89.2341 123.85 123.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 6.4e-05 1024 200 2880 293760 21.1407 13.5283 1289.27 419.249 1743.32 1743.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 6.4e-05 2048 370 2624 239616 55.022 28.3505 1993.93 838.555 2916.02 2916.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.000512 2048 640 864 33264 3.48102 75.6754 138.465 217.665 217.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 6.4e-05 512 450 192 184320 20.2512 6.5951 29.6977 204.392 261.148 261.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 6.4e-05 2048 175 1120 36864 125.237 27.6505 101.935 816.815 1071.85 1072.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 0.000512 4096 195 2112 24912 6.61142 174.797 209.738 391.191 391.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.000128 4096 360 2112 141984 28.42 1001.05 838.425 1867.94 1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000256 512 142 832 36864 4.77149 1.62304 17.4395 87.7535 111.769 111.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 6.4e-05 1024 200 2880 293760 21.0768 13.5165 812.437 419.298 1266.46 1266.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 6.4e-05 2048 370 2624 237312 54.9671 28.2746 1247.51 835.355 2166.27 2166.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.000512 2048 640 864 33120 3.47136 47.8012 137.083 188.398 188.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 6.4e-05 512 450 192 179712 20.6682 8.39475 52.4124 204.461 286.154 286.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 6.4e-05 2048 175 1120 27648 128.477 27.6988 64.6686 817.095 1038.16 1038.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 0.000512 4096 195 2112 24840 6.61709 143.504 209.564 359.746 359.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.000128 4096 360 2112 141912 28.4201 821.071 838.507 1688.05 1688.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000256 512 142 832 34560 5.13498 1.6791 13.7085 89.3281 110.039 110.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 6.4e-05 1024 200 2880 292032 21.1266 13.5079 671.091 417.886 1123.75 1123.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 6.4e-05 2048 370 2624 238464 55.008 28.4258 1035.95 835.641 1955.19 1955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.000512 2048 640 864 33048 3.47136 39.0418 136.305 178.861 178.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 6.4e-05 512 450 192 194560 20.3455 6.73923 45.158 209.845 282.311 282.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 6.4e-05 2048 175 1120 46080 125.491 28.3247 188.828 838.629 1181.49 1181.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 0.000512 4096 195 2112 24960 6.61299 258.396 209.451 474.505 474.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.000128 4096 360 2112 142080 28.4322 1475.13 838.597 2342.21 2342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000256 512 142 832 40960 4.816 1.6855 27.9531 90.1173 124.751 124.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 6.4e-05 1024 200 2880 293760 21.0846 13.514 1197.26 419.482 1651.48 1651.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 6.4e-05 2048 370 2624 239360 54.8808 28.3286 1860.72 840.408 2784.5 2784.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.000512 2048 640 864 33280 3.47357 70.825 136.491 210.836 210.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 6.4e-05 512 450 192 184320 20.5494 6.63398 29.1135 206.461 262.976 263.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 6.4e-05 2048 175 1120 40960 125.041 27.9772 114.549 825.087 1092.87 1093.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 0.000512 4096 195 2112 24800 6.60243 174.084 209.02 389.751 389.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.000128 4096 360 2112 141920 28.4172 996.59 838.315 1863.37 1863.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000256 512 142 832 40960 4.81523 1.68346 18.7915 89.7182 115.191 115.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 6.4e-05 1024 200 2880 293120 21.0622 13.6388 799.331 419.49 1253.65 1253.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 6.4e-05 2048 370 2624 238080 54.9836 28.3582 1242.32 838.894 2164.72 2164.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.000512 2048 640 864 33120 3.47366 47.4033 137.326 188.248 188.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 6.4e-05 512 450 192 184320 20.5893 6.64166 50.5153 206.34 284.309 284.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 6.4e-05 2048 175 1120 30720 128.572 27.9751 72.3168 824.615 1053.69 1053.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 0.000512 4096 195 2112 24720 6.59056 145.512 208.91 361.071 361.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.000128 4096 360 2112 141840 28.4023 835.719 837.458 1701.63 1701.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000256 512 142 832 38400 4.97251 1.68765 14.9578 89.7265 111.528 111.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 6.4e-05 1024 200 2880 291840 21.0694 13.4998 668.767 417.523 1120.99 1121.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 6.4e-05 2048 370 2624 238080 54.8981 28.5245 1042.36 834.896 1960.84 1960.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.000512 2048 640 864 33120 3.47069 39.9032 137.519 180.935 180.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 6.4e-05 512 450 192 190464 20.0454 6.62822 42.2387 206.25 275.382 275.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 6.4e-05 2048 175 1120 43008 124.579 28.0412 167.334 824.239 1144.41 1144.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 0.000512 4096 195 2112 24960 6.6128 244.319 209.365 460.339 460.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.000128 4096 360 2112 142080 28.4233 1390.99 837.979 2257.43 2257.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000256 512 142 832 39936 4.86435 1.68752 25.6441 89.7118 122.089 122.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 6.4e-05 1024 200 2880 293376 21.0416 13.4943 1138.51 418.363 1591.54 1591.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 6.4e-05 2048 370 2624 238080 54.9522 28.2873 1755.19 836.695 2675.28 2675.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.000512 2048 640 864 33216 3.46912 66.9137 136.158 206.585 206.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 6.4e-05 512 450 192 184320 20.568 6.63085 26.8212 206.457 260.696 260.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 6.4e-05 2048 175 1120 36864 126.352 28.0863 94.1366 825.092 1073.89 1074.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 0.000512 4096 195 2112 24768 6.60397 157.839 208.998 373.485 373.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.000128 4096 360 2112 141888 28.4156 902.447 838.063 1768.97 1769.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000256 512 142 832 36864 4.77373 1.62186 15.7901 87.6969 110.07 110.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 6.4e-05 1024 200 2880 293376 21.0697 13.5004 736.472 419.422 1190.6 1190.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 6.4e-05 2048 370 2624 236544 54.873 28.1563 1132.66 833.314 2049.17 2049.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.000512 2048 640 864 33024 3.46467 43.6117 136.604 183.725 183.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 6.4e-05 512 450 192 165888 20.5907 6.5577 21.3067 198.17 246.848 247.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 6.4e-05 2048 175 1120 18432 126.633 27.5952 43.7053 791.911 990.06 990.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 0.000512 4096 195 2112 24768 6.61843 137.987 209.401 354.052 354.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.000128 4096 360 2112 141696 28.4262 785.082 837.065 1650.62 1650.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000256 512 142 832 36864 4.77955 1.62406 13.6303 87.6942 107.913 108.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 6.4e-05 1024 200 2880 292608 21.0159 13.4879 641.098 417.656 1093.39 1093.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 6.4e-05 2048 370 2624 235008 54.6304 27.9911 976.607 828.972 1888.36 1888.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.000512 2048 640 864 32832 3.45498 37.7207 134.217 175.438 175.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 6.4e-05 512 450 192 185600 20.5183 6.64371 40.571 206.442 274.4 274.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 6.4e-05 2048 175 1120 38400 126.043 28.0556 147.893 825.015 1127.23 1127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 0.000512 4096 195 2112 25000 6.61709 241.455 209.795 457.912 457.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.000128 4096 360 2112 142100 28.4338 1376.16 838.878 2243.52 2243.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000256 512 142 832 41600 4.79382 1.68854 26.319 89.9037 122.889 123.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 6.4e-05 1024 200 2880 293600 21.1812 13.5311 1120.04 419.074 1573.96 1574.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 6.4e-05 2048 370 2624 238400 55.2457 28.3983 1727.13 838.104 2649.04 2649.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.000512 2048 640 864 33300 3.4857 66.0244 136.524 206.08 206.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 6.4e-05 512 450 192 179200 20.9998 6.64371 27.5649 206.489 261.909 262.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 6.4e-05 2048 175 1120 38400 126.045 27.9377 102.425 825.193 1081.81 1081.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 0.000512 4096 195 2112 24800 6.59946 167.506 209.238 383.386 383.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.000128 4096 360 2112 142000 28.4397 962.902 838.795 1830.18 1830.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000256 512 142 832 38400 4.97482 1.68749 17.2831 89.8251 113.945 114.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 6.4e-05 1024 200 2880 292800 21.1394 13.5195 773.327 419.104 1227.21 1227.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 6.4e-05 2048 370 2624 236800 55.0699 28.267 1195.24 834.411 2113.15 2113.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.000512 2048 640 864 33200 3.48774 46.2392 137.149 186.917 186.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 6.4e-05 512 450 192 172800 21.5743 6.65046 22.387 206.379 257.212 257.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 6.4e-05 2048 175 1120 38400 126.242 27.9532 87.0253 824.79 1066.22 1066.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 0.000512 4096 195 2112 24600 6.58134 137.916 208.527 353.067 353.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.000128 4096 360 2112 141900 28.4508 796.346 838.101 1662.94 1663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000256 512 142 832 38400 4.9903 1.69635 14.4465 89.8419 111.159 111.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 6.4e-05 1024 200 2880 292800 21.1544 13.5373 645.717 418.888 1099.43 1099.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 6.4e-05 2048 370 2624 235200 55.7295 28.4078 984.116 838.069 1906.48 1906.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.000512 2048 640 864 33000 3.47549 37.794 137.655 178.969 179.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 6.4e-05 512 450 192 186368 20.5391 6.65594 39.2744 206.941 273.632 273.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 6.4e-05 2048 175 1120 43008 125.04 27.9553 158.626 827.006 1138.84 1139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 690 0.000512 4096 195 2112 24976 6.62528 234.671 209.529 450.87 450.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.000128 4096 360 2112 142016 28.4119 1334.31 837.694 2200.46 2200.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000256 512 142 832 39424 4.76259 1.6528 24.1295 88.7003 119.426 119.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 6.4e-05 1024 200 2880 292992 21.0829 13.5083 1081.85 418.377 1534.95 1535.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 6.4e-05 2048 370 2624 238336 55.0106 28.3295 1688.41 836.704 2608.62 2608.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.000512 2048 640 864 33264 3.4775 64.4548 136.335 204.312 204.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 6.4e-05 512 450 192 172032 20.8219 6.58262 25.7118 202.384 255.727 255.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 6.4e-05 2048 175 1120 28672 126.413 27.6972 75.3131 808.789 1038.43 1038.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 0.000512 4096 195 2112 24864 6.62237 163.452 209.709 379.827 379.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.000128 4096 360 2112 141792 28.4295 934.323 837.812 1800.61 1800.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000256 512 142 832 35840 4.63898 1.5831 15.6224 86.3685 108.398 108.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 6.4e-05 1024 200 2880 292096 21.0785 13.5385 751.901 418.892 1205.54 1205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 6.4e-05 2048 370 2624 236544 55.5859 28.2986 1168.31 838.606 2091.42 2092.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.000512 2048 640 864 33152 3.48358 45.2539 137.471 186.253 186.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 6.4e-05 512 450 192 172032 20.8546 6.58205 21.5687 202.283 251.504 251.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 6.4e-05 2048 175 1120 21504 128.785 27.7074 49.502 808.407 1014.62 1014.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 0.000512 4096 195 2112 24528 6.55373 132.488 208.345 347.432 347.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.000128 4096 360 2112 141792 28.4217 766.259 837.767 1632.5 1632.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000256 512 142 832 32256 5.18499 1.65888 11.7877 88.8495 107.668 107.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 6.4e-05 1024 200 2880 292992 21.0742 13.515 624.264 418.675 1077.66 1077.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 6.4e-05 2048 370 2624 236544 55.234 28.313 956.707 837.217 1877.64 1877.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.000512 2048 640 864 32928 3.47072 36.4395 135.434 175.388 175.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 6.4e-05 512 450 192 184320 20.6241 6.65114 38.2396 206.262 271.993 272.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 6.4e-05 2048 175 1120 38400 126.077 27.9659 140.293 824.305 1118.86 1119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 0.000512 4096 195 2112 24960 6.61914 231.147 209.493 447.303 447.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.000128 4096 360 2112 142080 28.4292 1322.2 838.111 2188.79 2188.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000256 512 142 832 38400 4.96733 1.6896 23.4554 90.3461 120.644 120.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 6.4e-05 1024 200 2880 292800 21.1508 13.531 1056.92 419.106 1510.84 1510.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 6.4e-05 2048 370 2624 238080 55.0695 28.3487 1653.48 834.768 2571.83 2571.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.000512 2048 640 864 33240 3.47494 63.1177 138.161 204.796 204.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 6.4e-05 512 450 192 184320 20.5905 6.63347 27.6618 206.318 261.423 261.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 6.4e-05 2048 175 1120 30720 128.578 27.9708 82.1217 824.538 1063.42 1063.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 0.000512 4096 195 2112 24720 6.59661 163.647 208.824 379.112 379.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.000128 4096 360 2112 141840 28.4324 935.316 837.371 1801.17 1801.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000256 512 142 832 38400 4.96797 1.69155 16.8843 89.7236 113.448 113.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 6.4e-05 1024 200 2880 291840 21.0748 13.4949 758.649 417.48 1210.83 1210.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 6.4e-05 2048 370 2624 238080 54.9057 28.299 1178.28 834.808 2096.46 2096.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.000512 2048 640 864 33120 3.48346 45.0297 137.099 185.656 185.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 6.4e-05 512 450 192 161280 21.5734 6.57789 20.5135 201.269 250.155 250.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 6.4e-05 2048 175 1120 23040 127.783 27.6598 53.4249 804.347 1013.43 1013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 0.000512 4096 195 2112 24480 6.5536 134.372 208.214 349.183 349.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.000128 4096 360 2112 141840 28.4515 778.784 838.106 1645.38 1645.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000256 512 142 832 23040 5.14787 1.5329 8.80234 84.7918 100.463 100.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 6.4e-05 1024 200 2880 290880 21.1644 13.5127 626.272 417.687 1078.77 1078.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 6.4e-05 2048 370 2624 236160 55.2509 28.33 965.078 836.207 1885.02 1885.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.000512 2048 640 864 32760 3.45587 37.1548 135.9 176.555 176.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 6.4e-05 512 450 192 188416 20.7311 6.72733 39.2335 209.252 276.162 276.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 6.4e-05 2048 175 1120 40960 126.861 28.2628 151.013 835.292 1141.65 1141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 0.000512 4096 195 2112 24960 6.62803 231.233 209.529 447.433 447.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.000128 4096 360 2112 141952 28.416 1313.55 837.436 2179.45 2179.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000256 512 142 832 40960 4.90762 1.7057 24.773 90.3294 121.9 122.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 6.4e-05 1024 200 2880 293888 21.0843 13.6997 1076.12 419.082 1530.11 1530.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 6.4e-05 2048 370 2624 237568 54.908 28.2653 1654.39 835.389 2573.12 2573.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.000512 2048 640 864 33152 3.47126 63.0804 136.969 203.564 203.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 6.4e-05 512 450 192 180224 21.3736 6.72163 25.9074 209.3 263.52 263.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 6.4e-05 2048 175 1120 32768 129.671 28.2503 83.7764 836.456 1078.37 1078.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 0.000512 4096 195 2112 24832 6.61974 156.355 209.738 372.755 372.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.000128 4096 360 2112 141824 28.4063 888.345 838.265 1755.06 1755.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000256 512 142 832 32768 5.00419 1.62202 13.7103 87.7513 108.269 108.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 6.4e-05 1024 200 2880 292864 21.0545 13.4865 726.682 418.294 1179.65 1179.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 6.4e-05 2048 370 2624 237568 54.9366 28.4395 1121.7 836.438 2041.67 2041.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.000512 2048 640 864 33024 3.47949 43.0612 138.159 184.742 184.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 6.4e-05 512 450 192 172032 20.1512 6.55565 22.5131 198.393 247.833 248.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 6.4e-05 2048 175 1120 24576 124.881 27.5681 58.8393 792.813 1004.31 1004.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 0.000512 4096 195 2112 24576 6.59894 141.998 209.052 357.692 357.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.000128 4096 360 2112 141696 28.4265 814.947 838.258 1681.68 1681.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000256 512 142 832 36864 4.79914 1.6271 13.973 87.8389 108.418 108.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 6.4e-05 1024 200 2880 291840 21.012 13.4617 648.971 417.086 1100.67 1100.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 6.4e-05 2048 370 2624 233472 54.5685 27.9265 993.952 825.778 1902.39 1902.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.000512 2048 640 864 32640 3.43133 38.0908 135.754 177.32 177.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 6.4e-05 512 450 200 190464 20.5404 6.72301 46.2489 208.984 282.714 282.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 6.4e-05 2048 175 1120 28672 131.09 28.2501 130.341 835.172 1125.07 1125.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 690 0.000512 4096 195 2120 24992 6.61354 180.304 209.504 396.466 396.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.000128 4096 360 2120 142112 28.4324 1034.63 838.206 1901.31 1901.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 0.000256 512 142 840 38912 4.9993 1.70157 18.0886 91.0004 115.979 116.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 6.4e-05 1024 200 2880 293632 21.0719 13.4963 833.679 419.022 1287.4 1287.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 6.4e-05 2048 370 2640 237568 55.0873 28.3205 1302.1 838.008 2223.68 2223.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 0.000512 2048 640 880 33248 3.49184 49.6927 139.728 192.957 193.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 6.4e-05 512 450 200 188416 20.7555 6.72368 41.9438 209.167 278.817 278.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 6.4e-05 2048 175 1120 28672 131.443 28.2869 123.072 835.93 1118.95 1119.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 690 0.000512 4096 195 2120 24960 6.62128 332.538 209.668 548.873 548.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1860 0.000128 4096 360 2120 142080 28.4423 1931.26 838.896 2798.64 2798.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 560 0.000256 512 142 840 38912 5.01776 1.70598 12.0088 93.6758 112.588 112.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 6.4e-05 1024 200 2880 293376 21.0967 13.4994 537.087 419.526 991.346 991.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1220 6.4e-05 2048 370 2640 237568 55.147 28.3008 856.525 838.734 1778.88 1779.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 0.000512 2048 640 880 33216 3.49395 32.272 139.809 175.618 175.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 6.4e-05 512 450 200 192000 20.6193 6.74406 50.1078 209.671 287.381 287.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 440 6.4e-05 2048 175 1120 30720 130.893 28.375 104.658 837.931 1102.07 1102.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 0.000512 4096 195 2120 25000 6.64138 204.342 209.595 420.624 420.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.000128 4096 360 2120 142080 28.4303 1165.09 838.078 2031.64 2031.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000256 512 142 840 38400 5.08 1.70842 20.5021 90.8242 118.301 118.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 6.4e-05 1024 200 2880 293440 21.1465 13.524 934.135 419.033 1387.97 1388.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 6.4e-05 2048 370 2640 237440 55.33 28.4019 1461.51 838.159 2383.57 2383.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 0.000512 2048 640 880 33240 3.4857 56.6863 138.149 198.365 198.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 6.4e-05 512 450 200 189440 20.803 6.73587 43.7643 209.826 281.351 281.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 440 6.4e-05 2048 175 1120 30720 130.963 28.3442 149.503 838.542 1147.56 1147.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 690 0.000512 4096 195 2120 24960 6.62957 129.454 209.712 345.841 345.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.000128 4096 360 2120 142000 28.423 736.806 838.347 1603.62 1603.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000256 512 142 840 35840 5.10182 1.6863 12.5391 89.7353 109.241 109.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 6.4e-05 1024 200 2880 293120 21.091 13.5219 602.901 419.333 1056.98 1057.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 6.4e-05 2048 370 2640 236800 55.2436 28.3218 925.388 838.51 1847.63 1847.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 0.000512 2048 640 880 33200 3.48365 36.18 138.204 177.912 177.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 6.4e-05 512 450 200 184320 20.6387 6.64781 45.0807 206.416 279.011 279.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 6.4e-05 2048 175 1120 23040 131.272 27.9696 111.455 824.985 1095.9 1096.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 690 0.000512 4096 195 2120 24840 6.60963 105.65 209.289 321.593 321.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.000128 4096 360 2120 141960 28.4365 602.431 838.353 1469.27 1469.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 0.000256 512 142 840 34560 5.18851 1.68787 10.111 89.7602 106.937 107.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 6.4e-05 1024 200 2880 292800 21.1339 13.527 493.674 418.954 947.427 947.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 6.4e-05 2048 370 2640 236160 55.2603 28.3099 780.947 835.195 1699.88 1700.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 0.000512 2048 640 880 33120 3.47123 29.4889 137.409 170.415 170.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 6.4e-05 512 450 200 187392 20.717 6.7064 43.9448 208.475 280.064 280.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 440 6.4e-05 2048 175 1120 27648 130.784 28.1805 82.1321 833.137 1074.45 1074.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 0.000512 4096 195 2120 24960 6.63552 187.495 209.588 403.764 403.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.000128 4096 360 2120 142080 28.4355 1072.08 838.795 1939.36 1939.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000256 512 142 840 36864 5.03789 1.68557 18.012 90.1835 115.108 115.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 6.4e-05 1024 200 2880 293376 21.0844 13.5139 876.174 419.212 1330.12 1330.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 6.4e-05 2048 370 2640 237312 55.1424 28.4078 1346.09 837.347 2267.16 2267.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.000512 2048 640 880 33216 3.47424 51.927 138.019 193.465 193.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 6.4e-05 512 450 200 184320 20.5865 6.63514 37.9016 206.244 271.589 271.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 440 6.4e-05 2048 175 1120 24576 130.194 28.047 48.7317 824.235 1031.42 1031.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 0.000512 4096 195 2120 24864 6.63299 122.491 209.134 338.301 338.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.000128 4096 360 2120 141984 28.4078 700.405 837.74 1566.6 1566.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000256 512 142 840 36864 5.03213 1.68541 12.0956 89.7032 108.7 108.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 6.4e-05 1024 200 2880 292608 21.0461 13.4984 570.422 418.366 1023.46 1023.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 6.4e-05 2048 370 2640 236544 55.1547 28.3075 877.237 836.586 1797.45 1797.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.000512 2048 640 880 33120 3.4743 34.1372 137.582 175.237 175.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 6.4e-05 512 450 200 175104 21.002 6.59408 34.8957 204.219 266.932 267.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 440 6.4e-05 2048 175 1120 18432 130.749 27.6724 78.0144 816.115 1052.77 1052.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 690 0.000512 4096 195 2120 24768 6.60275 100.222 208.872 315.742 315.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.000128 4096 360 2120 141984 28.4488 572.173 837.988 1438.65 1438.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000256 512 142 840 32256 5.02624 1.62182 8.99315 87.7034 103.528 103.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 6.4e-05 1024 200 2880 292608 21.1145 13.5108 469.206 418.94 922.9 923.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 6.4e-05 2048 370 2640 235008 55.2755 28.3399 713.19 834.633 1631.6 1631.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 0.000512 2048 640 880 33120 3.47414 27.9158 137.88 169.313 169.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 6.4e-05 512 450 200 189952 20.7157 7.1639 66.2474 209.515 303.865 304.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 6.4e-05 2048 175 1120 28672 131.238 28.3321 123.067 837.316 1120.17 1120.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 0.000512 4096 195 2120 24976 6.62323 268.045 209.727 484.459 484.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.000128 4096 360 2120 142072 28.4419 1530.76 838.823 2398.07 2398.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000256 512 142 840 37632 5.03206 1.69229 26.5372 90.4556 123.912 124.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 6.4e-05 1024 200 2880 293440 21.1516 13.5194 1267.92 419.418 1722.15 1722.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 6.4e-05 2048 370 2640 236544 55.3733 28.3244 1925.87 837.388 2847.12 2847.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.000512 2048 640 880 33208 3.47622 74.9385 137.824 216.283 216.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 6.4e-05 512 450 200 186368 20.5413 6.65302 57.5042 206.975 291.894 292.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 6.4e-05 2048 175 1120 21504 131.393 27.9532 59.8554 827.141 1046.55 1046.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 0.000512 4096 195 2120 24864 6.60982 169.634 209.252 385.558 385.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.000128 4096 360 2120 142016 28.4385 965.675 838.108 1832.27 1832.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000256 512 142 840 35840 4.9624 1.65274 16.4419 88.6997 111.946 112.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 6.4e-05 1024 200 2880 292992 21.0794 13.5119 789.424 418.444 1242.59 1242.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 6.4e-05 2048 370 2640 236544 55.2552 28.4119 1207.6 836.742 2128.17 2128.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.000512 2048 640 880 33152 3.47898 47.0653 140.34 190.928 190.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 6.4e-05 512 450 200 182784 21.3086 6.74218 54.9595 209.579 292.813 292.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 440 6.4e-05 2048 175 1120 21504 133.375 28.4286 48.1644 837.559 1047.74 1047.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 0.000512 4096 195 2120 24864 6.64522 138.371 209.715 354.776 354.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.000128 4096 360 2120 141960 28.4324 786.737 838.788 1654 1654.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000256 512 142 840 32256 5.18797 1.65757 12.2752 88.9823 108.287 108.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 6.4e-05 1024 200 2880 292992 21.1638 13.527 643.258 418.91 1096.99 1097.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 6.4e-05 2048 370 2640 236544 55.3651 28.3482 980.621 837.536 1902.04 1902.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.000512 2048 640 880 33096 3.4816 38.2048 136.101 177.83 177.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 6.4e-05 512 450 200 188416 20.7214 6.71802 42.7301 208.974 279.358 279.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 6.4e-05 2048 175 1120 28672 130.916 28.2582 114.277 835.132 1108.8 1108.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 0.000512 4096 195 2120 24960 6.61914 249.31 209.476 465.449 465.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.000128 4096 360 2120 142080 28.4351 1424.05 838.083 2290.62 2290.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000256 512 142 840 38912 5.0151 1.70378 25.6772 76.3143 108.89 109.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 6.4e-05 1024 200 2880 293376 21.0677 13.513 1159.39 419.105 1613.21 1613.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 6.4e-05 2048 370 2640 237568 55.071 28.373 1790.25 838.03 2711.89 2712.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.000512 2048 640 880 33216 3.49184 69.1961 138.92 211.651 211.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 6.4e-05 512 450 200 188416 20.7299 6.7256 27.9708 209.167 264.812 264.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 6.4e-05 2048 175 1120 24576 131.775 28.323 63.9533 835.892 1060.15 1060.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 0.000512 4096 195 2120 24832 6.61094 159.803 209.281 375.739 375.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.000128 4096 360 2120 141952 28.4201 916.751 838.34 1783.56 1783.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000256 512 142 840 36864 5.14723 1.70643 15.7468 90.4343 113.218 113.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 6.4e-05 1024 200 2880 292864 21.0938 14.1861 709.632 419.693 1164.73 1164.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 6.4e-05 2048 370 2640 235520 55.2072 28.2624 1120.01 835.876 2039.51 2039.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.000512 2048 640 880 33152 3.48864 44.4664 138.754 186.758 186.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 6.4e-05 512 450 200 184320 20.5791 6.63616 47.772 206.344 281.553 281.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 6.4e-05 2048 175 1120 24576 130.361 27.9143 52.1017 824.623 1035.21 1035.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 0.000512 4096 195 2120 24768 6.61504 129.64 209.167 345.483 345.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.000128 4096 360 2120 141888 28.4115 742.218 837.878 1608.55 1608.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000256 512 142 840 30720 5.11894 1.62202 10.9992 87.7995 105.732 105.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 6.4e-05 1024 200 2880 291840 21.1327 13.4963 580.868 418.686 1034.32 1034.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 6.4e-05 2048 370 2640 233472 55.319 28.248 905.546 832.853 1822.13 1822.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.000512 2048 640 880 33024 3.47552 35.9173 135.694 175.129 175.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 6.4e-05 512 450 200 184320 20.8068 6.68058 43.2656 207.265 278.241 278.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 6.4e-05 2048 175 1120 27648 130.322 28.1215 112.891 828.302 1099.86 1100.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 0.000512 4096 195 2120 24912 6.61427 255.078 209.261 470.998 471.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.000128 4096 360 2120 142056 28.4489 1454.1 838.014 2320.61 2320.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000256 512 142 840 36864 4.98246 1.67347 25.2806 89.1816 121.3 121.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 6.4e-05 1024 200 2880 293184 21.1491 13.5289 1200.36 418.847 1654.02 1654.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 6.4e-05 2048 370 2640 237312 55.2757 28.3607 1840.93 837.675 2762.39 2762.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.000512 2048 640 880 33192 3.47814 71.2726 137.792 212.586 212.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 6.4e-05 512 450 200 175104 20.9618 6.59632 26.7595 204.205 258.743 258.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 6.4e-05 2048 175 1120 18432 130.551 27.6691 50.6461 816.065 1025.14 1025.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 0.000512 4096 195 2120 24768 6.5905 166.49 208.861 381.986 382.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.000128 4096 360 2120 141984 28.4303 949.396 837.939 1815.81 1815.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000256 512 142 840 32256 5.02083 1.62554 14.5885 87.6951 109.112 109.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 6.4e-05 1024 200 2880 292608 21.0933 13.5122 776.014 418.902 1229.65 1229.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 6.4e-05 2048 370 2640 235008 55.2897 28.3884 1181.86 834.573 2100.27 2100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.000512 2048 640 880 33120 3.47837 46.3012 138.527 188.349 188.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 6.4e-05 512 450 200 179712 20.6857 6.59702 47.1934 204.268 278.962 279.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 6.4e-05 2048 175 1120 13824 132.331 27.799 34.5796 816.32 1011.24 1011.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 0.000512 4096 195 2120 24624 6.57872 145.53 208.492 360.659 360.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.000128 4096 360 2120 141912 28.4295 837.671 838.007 1704.15 1704.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000256 512 142 840 34560 5.13363 1.67699 14.0966 89.2743 110.37 110.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 6.4e-05 1024 200 2880 292032 21.1353 13.5123 680.973 417.492 1133.24 1133.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 6.4e-05 2048 370 2640 235008 55.4375 28.3423 1042.06 834.834 1960.83 1960.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.000512 2048 640 880 33048 3.4775 40.8918 136.869 181.279 181.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 6.4e-05 512 450 200 165888 20.6067 8.1447 41.1005 198.306 268.378 268.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 440 6.4e-05 2048 175 1120 0 27.5967 0.005536 792.393 820.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 0.000512 4096 195 2120 24480 34.1524 128.308 1000.68 1163.26 343.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.000128 4096 360 2120 141696 28.4223 744.155 837.938 1610.56 1610.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000256 512 142 840 27648 5.29053 1.62611 10.3247 87.7617 105.187 105.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 6.4e-05 1024 200 2880 290304 21.083 13.4902 604.209 417.936 1056.84 1056.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 6.4e-05 2048 370 2640 230400 55.3307 27.997 912.089 829.555 1825.13 1825.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.000512 2048 640 880 32832 3.46448 36.2986 136.642 176.448 176.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 6.4e-05 512 450 200 189440 20.8055 6.74 41.8403 209.82 279.425 279.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 6.4e-05 2048 175 1120 30720 130.78 28.3687 118.561 838.511 1116.44 1116.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 0.000512 4096 195 2120 24960 6.62157 241.299 209.711 457.676 457.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.000128 4096 360 2120 142000 28.4078 1372.77 838.342 2239.57 2239.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000256 512 142 840 35840 5.0976 1.6855 23.0505 90.2789 120.291 120.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 6.4e-05 1024 200 2880 293120 21.0958 13.5959 1119.34 419.434 1573.6 1573.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 6.4e-05 2048 370 2640 236800 55.2604 28.3171 1717.61 838.604 2639.94 2640.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.000512 2048 640 880 33200 3.48755 66.7771 139.042 209.349 209.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 6.4e-05 512 450 200 184320 20.5555 6.63302 27.9219 206.464 261.792 261.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 6.4e-05 2048 175 1120 20480 131.047 27.9082 54.441 825.091 1038.7 1038.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 0.000512 4096 195 2120 24800 6.61389 162.918 209.36 378.936 378.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.000128 4096 360 2120 141920 28.4049 933.89 838.443 1800.78 1800.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000256 512 142 840 35840 5.10515 1.68435 15.9934 89.7894 112.75 112.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 6.4e-05 1024 200 2880 293120 21.0641 13.5015 759.849 419.488 1214.03 1214.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 6.4e-05 2048 370 2640 235520 55.4185 28.3583 1163.61 838.814 2086.36 2086.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.000512 2048 640 880 33120 3.48298 45.779 137.993 187.299 187.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 6.4e-05 512 450 200 184320 20.5875 6.64166 23.7774 206.53 257.76 257.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 6.4e-05 2048 175 1120 15360 133.121 28.004 35.8786 825.403 1022.62 1022.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 0.000512 4096 195 2120 24720 6.60902 136.357 209.325 352.335 352.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.000128 4096 360 2120 141840 28.4119 780.835 838.532 1647.82 1647.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000256 512 142 840 30720 5.40989 1.68928 11.5699 89.8469 108.695 108.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 6.4e-05 1024 200 2880 291840 21.0632 13.498 636.196 417.915 1088.8 1088.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 6.4e-05 2048 370 2640 234240 55.4577 28.416 969.569 835.688 1889.3 1889.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.000512 2048 640 880 32880 3.4671 37.89 135.539 176.938 176.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 6.4e-05 512 450 200 184320 20.6173 6.63802 43.5908 206.396 277.458 277.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 6.4e-05 2048 175 1120 20480 131.275 28.0166 45.1796 824.836 1029.52 1029.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 0.000512 4096 195 2120 24640 6.60922 137.755 209.132 353.558 353.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.000128 4096 360 2120 141760 28.4078 787.657 837.738 1653.85 1653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000256 512 142 840 30720 4.93642 1.5799 11.6523 86.4635 104.824 104.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 6.4e-05 1024 200 2880 289280 21.0163 13.4186 608.906 415.924 1059.39 1059.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 6.4e-05 2048 370 2640 230400 55.0075 27.8979 939.886 824.826 1847.78 1847.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.000512 2048 640 880 32960 3.49165 37.9868 135.914 177.434 177.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 6.4e-05 512 450 200 184320 20.5519 6.63142 38.3856 206.439 272.228 272.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 6.4e-05 2048 175 1120 24576 130.231 27.9161 89.2763 825.01 1072.65 1072.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 0.000512 4096 195 2120 24864 6.61709 226.438 209.329 442.429 442.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.000128 4096 360 2120 141984 28.4099 1302.67 838.525 2169.65 2169.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000256 512 142 840 36864 5.03862 1.68534 22.3901 90.2984 119.597 119.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 6.4e-05 1024 200 2880 292608 21.061 13.5598 1041.69 418.866 1495.31 1495.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 6.4e-05 2048 370 2640 236544 55.1453 28.3179 1622.07 837.534 2543.24 2543.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.000512 2048 640 880 33120 3.47341 62.7032 137.677 203.896 203.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 6.4e-05 512 450 200 184320 20.5805 6.62957 27.5792 206.481 261.485 261.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 6.4e-05 2048 175 1120 24576 130.358 27.902 64.3385 825.165 1047.97 1048.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 0.000512 4096 195 2120 24768 6.61709 160.973 209.303 376.935 376.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.000128 4096 360 2120 141888 28.406 920.576 838.417 1787.44 1787.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000256 512 142 840 30720 5.11814 1.6263 13.7813 87.7743 108.484 108.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 6.4e-05 1024 200 2880 291840 21.1252 13.5004 744.124 418.836 1197.72 1197.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 6.4e-05 2048 370 2640 233472 55.3271 28.2262 1140.03 834.008 2057.76 2057.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.000512 2048 640 880 33024 3.4767 44.8755 137.283 185.677 185.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 6.4e-05 512 450 200 165888 20.5772 6.55114 20.8373 198.303 246.487 246.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 440 6.4e-05 2048 175 1120 0 27.5004 0.005856 792.385 819.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 0.000512 4096 195 2120 24480 34.0564 130.666 1000.66 1165.51 345.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.000128 4096 360 2120 141696 28.4242 757.498 838.093 1624.06 1624.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000256 512 142 840 27648 5.28989 1.62531 10.4436 87.7686 105.312 105.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 6.4e-05 1024 200 2880 290304 21.0945 13.4861 613.754 417.939 1066.41 1066.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 6.4e-05 2048 370 2640 230400 55.3508 27.9908 927.211 829.604 1840.32 1840.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.000512 2048 640 880 32832 3.46317 36.792 136.638 176.938 176.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 6.4e-05 512 450 200 172032 20.1582 6.55606 20.5209 198.37 245.822 245.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 440 6.4e-05 2048 175 1120 0 27.573 0.004352 792.642 820.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 0.000512 4096 195 2120 24576 34.1809 123.452 1002 1159.76 339.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.000128 4096 360 2120 141696 28.4151 711.05 838.441 1577.95 1578.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000256 512 142 840 24576 5.48662 1.62816 8.94182 87.9015 104.139 104.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 6.4e-05 1024 200 2880 288768 21.1411 13.4624 574.252 417.033 1026.02 1026.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 6.4e-05 2048 370 2640 227328 55.4899 27.9675 857.884 825.687 1767.18 1767.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.000512 2048 640 880 32640 3.45498 34.6377 135.315 173.449 173.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 6.4e-05 512 450 200 185600 20.5285 6.656 39.8962 206.219 273.518 273.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 6.4e-05 2048 175 1120 25600 130.298 28.0371 96.2501 824.115 1078.92 1079.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 0.000512 4096 195 2120 24900 6.62138 234.709 209.308 450.682 450.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.000128 4096 360 2120 142000 28.4201 1337.46 837.71 2203.64 2203.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000256 512 142 840 35200 5.16435 1.69299 22.354 90.3292 119.72 119.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 6.4e-05 1024 200 2880 292800 21.1695 13.6499 1097.68 418.656 1551.29 1551.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 6.4e-05 2048 370 2640 236800 55.3572 28.3737 1686.16 855.291 2625.34 2625.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.000512 2048 640 880 33100 3.47062 65.5204 136.512 205.549 205.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 6.4e-05 512 450 200 179200 21.0179 6.64355 26.3735 206.347 260.606 260.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 6.4e-05 2048 175 1120 25600 130.352 28.0023 67.332 824.624 1050.53 1050.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 0.000512 4096 195 2120 24800 6.61878 159.617 209.373 375.655 375.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.000128 4096 360 2120 141800 28.4303 910.101 837.419 1776 1776.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000256 512 142 840 32000 5.34058 1.6896 14.2624 89.7036 111.185 111.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 6.4e-05 1024 200 2880 292800 21.1339 13.5239 745.508 418.81 1199.11 1199.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 6.4e-05 2048 370 2640 233600 55.5759 28.288 1131.23 833.751 2049.01 2049.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.000512 2048 640 880 33000 3.4657 44.5338 137.172 185.218 185.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 6.4e-05 512 450 200 172800 21.581 6.65126 22.5708 206.332 257.356 257.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 6.4e-05 2048 175 1120 19200 132.063 27.9634 44.9999 824.57 1029.81 1029.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 0.000512 4096 195 2120 24600 6.60064 139.829 208.753 355.229 355.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.000128 4096 360 2120 141600 28.418 810.195 836.562 1675.22 1675.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000256 512 142 840 28800 5.55418 1.69574 11.2814 89.7146 108.433 108.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 6.4e-05 1024 200 2880 292800 21.1785 13.5393 644.173 418.787 1097.81 1097.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 6.4e-05 2048 370 2640 235200 55.7418 28.4549 985.806 837.421 1907.59 1907.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.000512 2048 640 880 32700 3.45293 38.6509 136.115 178.261 178.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 6.4e-05 512 450 200 179200 20.9977 6.64694 21.9174 206.434 256.213 256.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 6.4e-05 2048 175 1120 25600 130.257 27.9709 55.6333 824.992 1039.07 1039.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 0.000512 4096 195 2120 24400 6.55923 125.748 208.26 340.612 340.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.000128 4096 360 2120 141600 28.4289 724.231 837.247 1589.96 1590.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000256 512 142 840 25600 5.71232 1.69117 9.50528 89.8254 106.916 107.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 6.4e-05 1024 200 2880 291200 21.0516 13.4799 589.93 416.85 1041.45 1041.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 6.4e-05 2048 370 2640 230400 55.0584 27.9839 887.019 824.977 1795.2 1795.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.000512 2048 640 880 32800 3.47027 35.4345 135.69 174.638 174.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 6.4e-05 512 450 192 190464 20.5166 6.72381 47.5483 208.986 283.991 284.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 6.4e-05 2048 175 1104 22528 132.389 28.264 110.919 835.175 1106.96 1107.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 690 0.000512 4096 195 2112 25056 6.62528 194.576 209.561 410.805 410.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.000128 4096 360 2112 142144 28.4311 1110.84 838.085 1977.4 1977.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 0.000256 512 142 864 43008 4.77798 1.70189 22.1607 90.6406 119.459 119.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 6.4e-05 1024 200 2880 293632 21.0555 13.5004 890.034 419.024 1343.75 1343.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 6.4e-05 2048 370 2640 239104 54.863 28.2931 1417.46 838.111 2338.89 2339.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 0.000512 2048 640 864 33344 3.47939 53.0952 138.856 195.472 195.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 6.4e-05 512 450 192 188416 20.756 6.71949 45.6257 209.152 282.472 282.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 6.4e-05 2048 175 1104 20480 133.537 28.32 94.9545 835.835 1092.86 1093.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 690 0.000512 4096 195 2112 25024 6.62288 125.523 209.715 341.903 341.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.000128 4096 360 2112 142080 28.4078 712.886 838.507 1579.85 1579.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 560 0.000256 512 142 864 43008 4.78758 1.70189 14.5756 90.7082 111.96 112.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 6.4e-05 1024 200 2880 293376 21.0835 13.4985 578.007 419.36 1032.09 1032.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 6.4e-05 2048 370 2640 238592 54.9993 28.2993 918.704 838.663 1840.83 1840.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 0.000512 2048 640 864 33280 3.47728 34.4228 139.444 177.39 177.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 6.4e-05 512 450 192 184320 20.5721 6.63347 44.6656 206.235 278.332 278.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 6.4e-05 2048 175 1104 18432 131.845 27.9654 82.7993 824.174 1067 1067.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 690 0.000512 4096 195 2112 24960 6.61914 384.314 209.353 600.328 600.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1860 0.000128 4096 360 2112 142080 28.4177 2213.95 837.909 3080.32 3080.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 560 0.000256 512 142 864 39936 4.87069 1.68346 11.4906 91.6792 109.906 110.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 6.4e-05 1024 200 2880 292608 21.0586 13.4907 477.559 418.395 930.631 930.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1220 6.4e-05 2048 370 2640 238080 54.9771 28.3095 771.631 836.707 1691.78 1691.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 2000 0.000512 2048 640 864 33216 3.4775 95.9509 138.772 238.243 238.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 6.4e-05 512 450 192 189440 20.8366 6.75376 45.0772 209.638 282.529 282.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 440 6.4e-05 2048 175 1104 23040 132.782 28.3606 71.9364 837.796 1071.09 1071.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 0.000512 4096 195 2112 25040 6.63398 186.992 209.488 403.16 403.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.000128 4096 360 2112 142160 28.4406 1066.53 838.081 1933.1 1933.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000256 512 142 864 43520 4.79066 1.71008 21.7326 90.3479 118.767 118.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 6.4e-05 1024 200 2880 293760 21.1698 13.6533 873.086 419.091 1327.13 1327.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 6.4e-05 2048 370 2640 239360 55.0571 28.374 1354.57 838.611 2276.78 2276.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 0.000512 2048 640 864 33360 3.48403 51.0938 138.116 192.74 192.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 6.4e-05 512 450 192 189440 20.8046 6.73795 39.0713 209.669 276.504 276.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 440 6.4e-05 2048 175 1104 20480 134.055 28.3525 88.3109 837.915 1088.85 1089.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 690 0.000512 4096 195 2112 24960 6.60906 122.321 209.272 338.244 338.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.000128 4096 360 2112 142080 28.4203 696.633 837.877 1562.98 1563.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000256 512 142 864 40960 4.81936 1.68563 13.6838 89.7228 110.094 110.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 6.4e-05 1024 200 2880 293760 21.0864 13.5137 570.464 419.029 1024.22 1024.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 6.4e-05 2048 370 2640 239360 54.9017 28.3358 885.372 838.013 1806.78 1806.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 0.000512 2048 640 864 33280 3.47587 33.7654 137.841 175.125 175.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 6.4e-05 512 450 192 184320 20.6645 6.64499 36.465 206.409 270.4 270.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 6.4e-05 2048 175 1104 15360 133.474 27.9654 64.765 824.894 1051.31 1051.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 690 0.000512 4096 195 2112 24960 6.61504 100.211 209.64 316.509 316.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.000128 4096 360 2112 142080 28.4469 567.34 838.703 1434.53 1434.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 0.000256 512 142 864 42240 4.77139 1.68624 11.8165 89.7357 108.187 108.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 6.4e-05 1024 200 2880 292800 21.1434 13.5974 466.647 418.949 920.467 920.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 6.4e-05 2048 370 2640 238080 55.0728 28.3448 717.869 835.33 1636.78 1636.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 0.000512 2048 640 864 33240 3.47219 27.7361 137.602 168.854 168.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 6.4e-05 512 450 192 187392 20.7065 6.71046 63.3176 208.277 299.23 299.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 440 6.4e-05 2048 175 1104 21504 132.244 28.1873 89.161 832.351 1082.16 1082.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 0.000512 4096 195 2112 25056 6.63709 258.531 209.628 474.839 474.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.000128 4096 360 2112 142128 28.4252 1473.49 837.972 2339.93 2339.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000256 512 142 864 41472 4.78291 1.68416 28.6056 89.6494 124.908 125.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 6.4e-05 1024 200 2880 293376 21.074 13.5131 1231.81 419.344 1685.88 1686.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 6.4e-05 2048 370 2640 238848 54.9131 28.3976 1887.3 836.571 2807.34 2807.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.000512 2048 640 864 33312 3.47341 71.3707 137.684 212.572 212.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 6.4e-05 512 450 192 184320 20.5451 6.63149 52.4209 206.421 286.237 286.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 440 6.4e-05 2048 175 1104 18432 131.639 27.8856 49.1076 824.935 1033.78 1033.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 690 0.000512 4096 195 2112 24960 6.6345 163.793 209.537 380.009 380.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.000128 4096 360 2112 142080 28.4276 930.671 838.681 1797.83 1797.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000256 512 142 864 39936 4.86621 1.68877 18.1596 89.7221 114.622 114.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 6.4e-05 1024 200 2880 292608 21.0474 13.4908 765.413 418.71 1218.79 1218.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 6.4e-05 2048 370 2640 238080 54.968 28.3142 1179.84 837.277 2100.56 2100.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.000512 2048 640 864 33216 3.47597 44.9884 137.642 186.15 186.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 6.4e-05 512 450 192 175104 20.9613 6.59251 49.5819 204.41 281.766 281.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 440 6.4e-05 2048 175 1104 9216 133.757 27.6706 24.648 816.901 1003.19 1003.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 690 0.000512 4096 195 2112 24912 6.63552 132.219 209.56 348.457 348.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.000128 4096 360 2112 141984 28.4142 750.02 838.511 1616.99 1617.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000256 512 142 864 36864 4.7728 1.62163 13.7303 87.7277 108.039 108.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 6.4e-05 1024 200 2880 292608 21.107 13.6028 620.488 419.337 1074.67 1074.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 6.4e-05 2048 370 2640 237312 54.9872 28.2727 949.786 836.071 1869.27 1869.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 0.000512 2048 640 864 33120 3.47136 35.8147 135.607 174.935 174.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 6.4e-05 512 450 192 184320 20.5883 6.63008 48.0166 206.312 281.76 281.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 440 6.4e-05 2048 175 1104 12288 134.14 27.947 69.3365 824.489 1056.13 1056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 690 0.000512 4096 195 2112 24768 6.59504 111.066 208.841 326.549 326.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.000128 4096 360 2112 141888 28.4131 634.046 837.453 1499.96 1500.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000256 512 142 864 36864 4.77866 1.62611 11.9496 87.6351 106.167 106.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 6.4e-05 1024 200 2880 291840 21.1308 13.5109 522.666 418.484 975.92 976.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 6.4e-05 2048 370 2640 236544 54.8505 28.1641 799.592 833.269 1716.03 1716.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 0.000512 2048 640 864 33024 3.47139 30.4702 136.266 170.251 170.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 6.4e-05 512 450 192 189952 20.7316 6.74906 42.6016 209.287 279.589 279.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 6.4e-05 2048 175 1104 21504 133.368 28.3423 83.4778 836.374 1081.78 1081.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 0.000512 4096 195 2112 25032 6.62323 240.252 209.51 456.432 456.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.000128 4096 360 2112 142128 28.4354 1365.74 837.906 2232.13 2232.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000256 512 142 864 41216 4.83491 1.69181 26.8134 89.8159 123.342 123.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 6.4e-05 1024 200 2880 293440 21.1518 13.527 1140.06 418.932 1593.81 1593.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 6.4e-05 2048 370 2640 238336 55.1563 28.3717 1739.67 836.467 2659.83 2659.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.000512 2048 640 864 33320 3.48326 66.1469 137.72 207.394 207.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 6.4e-05 512 450 192 186368 20.5369 6.65549 50.6129 207.116 285.139 285.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 6.4e-05 2048 175 1104 14336 133.913 27.978 36.4883 827.861 1026.45 1026.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 690 0.000512 4096 195 2112 24976 6.62323 152.644 209.712 369.041 369.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.000128 4096 360 2112 142016 28.4124 867.867 838.418 1734.74 1734.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000256 512 142 864 39424 4.76256 1.65331 16.9016 88.7184 112.224 112.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 6.4e-05 1024 200 2880 292992 21.0725 13.5108 715.9 419.123 1169.73 1169.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 6.4e-05 2048 370 2640 238336 54.9945 28.3321 1098.96 837.307 2019.75 2019.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.000512 2048 640 864 33264 3.48506 42.0519 138.873 184.452 184.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 6.4e-05 512 450 192 182784 21.2948 6.73789 47.631 209.535 285.419 285.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 440 6.4e-05 2048 175 1104 21504 133.382 28.3334 44.2417 837.392 1043.56 1043.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 0.000512 4096 195 2112 24864 6.63142 125.123 209.385 341.181 341.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.000128 4096 360 2112 141960 28.4126 714.663 838.451 1581.57 1581.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000256 512 142 864 37632 4.87632 1.65485 13.4787 88.7475 108.936 109.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 6.4e-05 1024 200 2880 292992 21.1514 13.5324 586.637 418.761 1040.21 1040.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 6.4e-05 2048 370 2640 236544 55.3595 28.3568 894.667 837.381 1815.92 1816.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.000512 2048 640 864 33096 3.46736 34.7464 137.235 175.491 175.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 6.4e-05 512 450 192 172032 20.8239 7.85206 42.4418 202.2 273.544 273.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 440 6.4e-05 2048 175 1104 0 27.6214 0.005696 807.995 835.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 690 0.000512 4096 195 2112 24864 34.2464 112.115 1017.52 1164.01 328.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.000128 4096 360 2112 141792 28.4172 644.387 837.06 1509.91 1509.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000256 512 142 864 35840 4.64262 1.57939 11.592 86.3022 104.304 104.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 6.4e-05 1024 200 2880 292096 21.0805 13.4963 527.959 418.505 981.168 981.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 6.4e-05 2048 370 2640 236544 55.1557 28.3012 806.874 836.883 1727.37 1727.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.000512 2048 640 864 33152 3.48096 31.4601 137.108 172.092 172.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 6.4e-05 512 450 192 188416 20.7096 6.72598 41.7815 208.976 278.417 278.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 6.4e-05 2048 175 1104 20480 133.2 28.2665 77.6535 835.128 1074.47 1074.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 0.000512 4096 195 2112 25024 6.62557 233.11 209.53 449.31 449.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.000128 4096 360 2112 142080 28.416 1325.96 837.787 2192.2 2192.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000256 512 142 864 43008 4.79075 1.70205 27.358 90.9804 125.018 125.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 6.4e-05 1024 200 2880 293376 21.0799 14.1437 1074.16 419.098 1528.61 1528.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 6.4e-05 2048 370 2640 238592 54.9836 28.2898 1678.39 839.703 2601.53 2601.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.000512 2048 640 864 33280 3.48234 64.1362 137.754 205.419 205.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 6.4e-05 512 450 192 188416 20.7421 6.72118 27.2728 209.007 263.958 264.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 6.4e-05 2048 175 1104 16384 134.583 28.2501 41.1468 835.263 1039.46 1039.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 0.000512 4096 195 2112 24960 6.62451 151.501 209.521 367.692 367.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.000128 4096 360 2112 141952 28.4037 863.525 837.41 1729.39 1729.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000256 512 142 864 40960 4.91165 1.70579 16.9812 90.3055 114.091 114.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 6.4e-05 1024 200 2880 292864 21.0996 13.501 678.416 419.066 1132.22 1132.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 6.4e-05 2048 370 2640 237568 54.8997 28.4018 1077.39 835.245 1996.1 1996.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.000512 2048 640 864 33152 3.47546 41.6301 136.491 181.641 181.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 6.4e-05 512 450 192 184320 20.5884 6.63123 42.5773 206.31 276.324 276.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 6.4e-05 2048 175 1104 12288 134.055 27.8797 27.3942 824.504 1014.05 1014.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 0.000512 4096 195 2112 24768 6.59786 126.653 208.849 342.163 342.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.000128 4096 360 2112 141888 28.416 726.159 837.77 1592.39 1592.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000256 512 142 864 36864 4.77347 1.62525 12.999 87.6391 107.229 107.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 6.4e-05 1024 200 2880 291840 21.1209 13.8804 551.472 418.489 1005.09 1005.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 6.4e-05 2048 370 2640 236544 54.8611 28.2153 891.616 832.71 1807.57 1807.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.000512 2048 640 864 33024 3.46522 34.9839 137.038 175.532 175.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 6.4e-05 512 450 192 180224 21.3802 6.71955 39.902 209.095 277.315 277.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 440 6.4e-05 2048 175 1104 16384 134.656 28.2917 31.726 835.645 1030.53 1030.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 0.000512 4096 195 2112 24832 6.64128 111.965 209.532 328.181 328.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.000128 4096 360 2112 141824 28.4203 639.852 837.432 1505.75 1505.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000256 512 142 864 32768 5.01091 1.62381 10.2781 87.6758 104.769 104.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 6.4e-05 1024 200 2880 290816 21.1247 13.4902 485.043 417.893 937.68 937.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 6.4e-05 2048 370 2640 237568 54.8995 28.2576 790.169 835.615 1709.1 1709.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.000512 2048 640 864 33024 3.47283 30.935 137.756 172.207 172.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 6.4e-05 512 450 192 184320 20.8079 6.67952 39.7921 207.648 275.15 275.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 6.4e-05 2048 175 1104 18432 132.922 28.0426 67.7696 828.244 1057.19 1057.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 0.000512 4096 195 2112 24984 6.61504 229.674 209.351 445.686 445.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.000128 4096 360 2112 142128 28.4282 1309.79 838.048 2176.32 2176.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000256 512 142 864 41472 4.7257 1.67261 26.3835 89.7064 122.671 122.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 6.4e-05 1024 200 2880 293184 21.1415 13.527 1063.28 418.989 1517.07 1517.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 6.4e-05 2048 370 2640 238464 55.1556 28.3614 1655.68 837.676 2577.04 2577.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.000512 2048 640 864 33264 3.47693 62.677 138.747 204.942 204.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 6.4e-05 512 450 192 175104 20.961 6.59075 26.5434 204.413 258.727 258.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 6.4e-05 2048 175 1104 9216 133.744 27.6623 25.9949 816.894 1004.51 1004.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 0.000512 4096 195 2112 24912 6.61299 159.449 209.57 375.675 375.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.000128 4096 360 2112 141984 28.4119 903.611 838.51 1770.58 1770.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000256 512 142 864 36864 4.77325 1.62394 16.2802 87.7262 110.588 110.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 6.4e-05 1024 200 2880 292608 21.094 13.5127 740.227 419.343 1194.3 1194.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 6.4e-05 2048 370 2640 237312 54.9872 28.2767 1142.9 835.429 2061.75 2061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.000512 2048 640 864 33120 3.46531 43.3709 138.348 185.227 185.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 6.4e-05 512 450 192 179712 20.6668 6.60275 23.4139 204.465 255.368 255.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 6.4e-05 2048 175 1104 13824 132.307 27.7094 32.8616 817.1 1010.19 1010.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 0.000512 4096 195 2112 24840 6.6145 134.465 209.572 350.694 350.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.000128 4096 360 2112 141912 28.4285 766.244 838.526 1633.25 1633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000256 512 142 864 41472 4.74701 1.67526 15.9044 89.2991 111.805 111.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 6.4e-05 1024 200 2880 292032 21.14 13.5434 626.462 417.883 1079.16 1079.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 6.4e-05 2048 370 2640 235008 55.4424 28.3344 956.4 835.644 1875.98 1876.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.000512 2048 640 864 33048 3.47459 36.8455 137.193 177.556 177.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 6.4e-05 512 450 192 165888 20.6291 6.5536 38.0662 198.101 263.567 263.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 440 6.4e-05 2048 175 1104 0 27.5227 0.005184 791.537 819.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 0.000512 4096 195 2112 24768 34.1425 134.304 1000.86 1169.43 350.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.000128 4096 360 2112 141696 28.4221 767.197 836.75 1632.42 1632.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000256 512 142 864 36864 4.78032 1.62602 14.162 87.651 108.405 108.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 6.4e-05 1024 200 2880 290304 21.1059 13.4866 621.564 417.486 1073.78 1073.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 6.4e-05 2048 370 2640 235008 54.6396 28.0016 960.781 828.659 1872.24 1872.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.000512 2048 640 864 32832 3.44678 37.1415 134.555 175.187 175.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 6.4e-05 512 450 192 189440 20.7724 6.74432 40.4855 209.869 278.088 278.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 6.4e-05 2048 175 1104 20480 133.611 28.3525 74.6225 838.736 1075.53 1075.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 0.000512 4096 195 2112 24960 6.60864 227.746 209.478 443.877 443.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.000128 4096 360 2112 142080 28.4356 1301.7 838.689 2168.88 2168.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000256 512 142 864 40960 4.81507 1.6855 25.4323 90.2691 122.382 122.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 6.4e-05 1024 200 2880 293760 21.0902 13.5132 1044.93 419.585 1499.25 1499.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 6.4e-05 2048 370 2640 239360 54.8954 28.4442 1643.28 838.897 2565.68 2565.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.000512 2048 640 864 33280 3.4759 62.1261 138.993 204.638 204.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 6.4e-05 512 450 192 184320 20.5493 6.62963 28.4133 206.487 262.291 262.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 6.4e-05 2048 175 1104 10240 134.62 27.8917 28.8469 825.206 1016.78 1016.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 0.000512 4096 195 2112 24800 6.59987 161.62 209.054 377.317 377.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.000128 4096 360 2112 141920 28.4192 924.38 838.271 1791.12 1791.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000256 512 142 864 40960 4.82138 1.6873 18.3503 89.6994 114.737 114.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 6.4e-05 1024 200 2880 293120 21.0579 13.503 752.313 419.545 1206.55 1206.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 6.4e-05 2048 370 2640 238080 54.9975 28.3053 1169.94 838.936 2092.33 2092.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.000512 2048 640 864 33120 3.46726 44.5308 137.728 185.767 185.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 6.4e-05 512 450 192 184320 20.5822 6.63926 24.0221 206.535 258 258.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 6.4e-05 2048 175 1104 15360 133.128 27.914 36.2228 825.409 1022.89 1023.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 0.000512 4096 195 2112 24720 6.59555 132.952 209.046 348.636 348.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.000128 4096 360 2112 141840 28.4303 760.015 838.257 1626.75 1626.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000256 512 142 864 38400 4.9801 1.69264 14.4845 89.7502 111.092 111.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 6.4e-05 1024 200 2880 291840 21.078 13.499 621.528 417.915 1074.15 1074.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 6.4e-05 2048 370 2640 238080 54.904 28.3046 961.412 835.698 1880.48 1880.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.000512 2048 640 864 33120 3.48467 36.665 138.006 178.196 178.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 6.4e-05 512 450 192 184320 20.5814 6.63837 22.5796 206.43 256.449 256.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 440 6.4e-05 2048 175 1104 0 27.8958 0.005504 824.893 852.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 0.000512 4096 195 2112 24640 34.4944 123.56 1033.78 1191.97 339.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.000128 4096 360 2112 141760 28.428 708.944 837.578 1574.99 1575.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000256 512 142 864 30720 4.93184 1.58202 11.3618 86.3765 104.434 104.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 6.4e-05 1024 200 2880 289280 21.0485 13.5443 575.764 415.98 1026.48 1026.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 6.4e-05 2048 370 2640 230400 55.0093 27.9081 871.005 825.021 1779.11 1779.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.000512 2048 640 864 32960 3.47184 34.6525 135.647 173.815 173.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 6.4e-05 512 450 200 190464 20.5326 6.73232 48.7395 208.928 285.155 285.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 6.4e-05 2048 175 1100 16384 134.651 28.3315 79.8309 835.009 1078.05 1078.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 690 0.000512 4096 195 2150 24800 6.62496 204.874 209.488 421.033 421.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.000128 4096 360 2100 142240 28.4426 1151.24 837.951 2017.68 2017.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 0.000256 512 142 850 44032 4.7311 1.70218 23.7127 91.0528 121.389 121.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 6.4e-05 1024 200 2900 293376 21.0367 13.4982 932.107 419.115 1385.89 1386.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 6.4e-05 2048 370 2650 237568 55.0473 28.351 1468.95 838.035 2390.57 2390.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 0.000512 2048 640 850 33440 3.47955 55.2968 138.217 197.037 197.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 6.4e-05 512 450 200 188416 20.7666 6.7247 46.6541 208.976 283.347 283.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 6.4e-05 2048 175 1100 16384 134.799 28.3133 75.1236 835.294 1073.75 1073.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 690 0.000512 4096 195 2150 24768 6.62506 131.423 209.523 347.616 347.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.000128 4096 360 2100 142208 28.4388 737.546 838.06 1604.09 1604.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 560 0.000256 512 142 850 43008 4.79184 1.7024 15.1344 90.3494 112.167 112.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 6.4e-05 1024 200 2900 293376 21.0773 13.5004 602.141 419.009 1055.86 1055.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 6.4e-05 2048 370 2650 237568 55.084 28.2935 954.417 837.879 1875.84 1875.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 0.000512 2048 640 850 33408 3.48602 35.2913 138.836 177.657 177.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 6.4e-05 512 450 200 184320 20.5702 6.63702 45.9067 206.249 279.588 279.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 6.4e-05 2048 175 1100 12288 134.06 27.8855 55.0366 824.25 1041.45 1041.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 690 0.000512 4096 195 2150 24672 6.61709 375.044 209.168 590.875 590.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1860 0.000128 4096 360 2100 142176 28.4406 2096.68 838.068 2963.23 2963.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 560 0.000256 512 142 850 43008 4.70858 1.6871 12.7604 91.9717 111.316 111.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 6.4e-05 1024 200 2900 292608 21.0608 14.4817 495.169 418.555 949.4 949.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1220 6.4e-05 2048 370 2650 236544 55.18 28.2929 793.679 836.751 1714.07 1714.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 2000 0.000512 2048 640 850 33312 3.47546 90.8442 139.418 233.782 233.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 6.4e-05 512 450 200 192000 20.6199 6.75171 44.9325 209.582 282.111 282.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 440 6.4e-05 2048 175 1100 17920 134.7 28.3578 52.8263 837.573 1053.67 1053.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 0.000512 4096 195 2150 24800 6.63962 189.965 209.498 406.146 406.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.000128 4096 360 2100 142240 28.4421 1067.26 837.865 1933.61 1933.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000256 512 142 850 44800 4.72483 1.71181 22.6036 91.5742 120.792 120.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 6.4e-05 1024 200 2900 293120 21.1705 13.9122 882.718 418.988 1336.92 1337.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 6.4e-05 2048 370 2650 237440 55.31 28.3779 1362.17 838.564 2284.59 2284.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 0.000512 2048 640 850 33440 3.49693 50.9956 137.333 191.871 191.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 6.4e-05 512 450 200 189440 20.8272 6.73795 38.6711 209.844 276.305 276.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 440 6.4e-05 2048 175 1100 15360 135.738 28.329 64.8864 838.628 1067.8 1067.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 690 0.000512 4096 195 2150 24720 6.62323 121.85 209.522 338.039 338.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.000128 4096 360 2100 142160 28.4396 684.205 838.581 1551.27 1551.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000256 512 142 850 43520 4.68317 1.68755 14.2758 89.7303 110.561 110.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 6.4e-05 1024 200 2900 293120 21.1009 13.5149 565.736 419.372 1019.86 1019.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 6.4e-05 2048 370 2650 236800 55.2542 28.3237 870.105 839.27 1793.12 1793.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 0.000512 2048 640 850 33360 3.48365 32.8668 137.077 173.471 173.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 6.4e-05 512 450 200 184320 20.6572 6.64634 36.0939 206.419 270.033 270.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 6.4e-05 2048 175 1100 7680 136.024 28.0708 31.8099 824.898 1021.02 1021.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 690 0.000512 4096 195 2150 24720 6.62118 101.579 209.713 317.957 318.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.000128 4096 360 2100 142080 28.4218 567.972 838.299 1434.74 1434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 0.000256 512 142 850 42240 4.7633 1.68755 11.7925 89.7512 108.175 108.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 6.4e-05 1024 200 2900 292800 21.135 13.5641 471.824 418.957 925.61 925.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 6.4e-05 2048 370 2650 236160 55.2413 28.508 724.902 835.896 1644.71 1644.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 0.000512 2048 640 850 33360 3.48774 27.5364 136.86 167.927 167.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 6.4e-05 512 450 200 184320 20.6035 6.63696 39.0076 206.465 272.932 273.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 6.4e-05 2048 175 1100 10240 134.758 28.0258 40.9223 825.095 1029.02 1029.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 690 0.000512 4096 195 2150 24640 6.61437 87.2334 209.519 303.412 303.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.000128 4096 360 2100 142080 28.4245 490.311 838.579 1357.36 1357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 0.000256 512 142 850 40960 4.82147 1.68141 10.0691 90.0751 106.831 106.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 6.4e-05 1024 200 2900 293120 21.0511 13.5188 405.724 419.484 859.908 860.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 6.4e-05 2048 370 2650 235520 55.4296 28.3122 645.633 838.817 1568.35 1568.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 0.000512 2048 640 850 33280 3.47853 23.5845 141.081 168.188 168.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 6.4e-05 512 450 200 190464 20.4403 6.7031 62.4071 208.291 298.061 298.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 440 6.4e-05 2048 175 1100 15360 134.401 28.2078 62.1361 832.399 1057.36 1057.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 0.000512 4096 195 2150 24768 6.63293 256.682 209.438 472.795 472.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.000128 4096 360 2100 142224 28.4387 1445.77 838.159 2312.41 2312.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000256 512 142 850 43008 4.71043 1.68592 29.3001 87.1736 123.051 123.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 6.4e-05 1024 200 2900 292992 21.0766 13.5127 1215.42 418.946 1669.09 1669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 6.4e-05 2048 370 2650 236544 55.1972 28.4344 1852.13 836.612 2772.54 2772.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.000512 2048 640 850 33408 3.47613 69.1584 136.88 209.558 209.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 6.4e-05 512 450 200 184320 20.548 6.63104 50.9864 206.197 284.585 284.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 440 6.4e-05 2048 175 1100 12288 133.919 27.9265 32.2363 824.047 1018.34 1018.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 0.000512 4096 195 2150 24672 6.63347 160.655 209.117 376.447 376.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.000128 4096 360 2100 142176 28.4415 902.078 837.865 1768.43 1768.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000256 512 142 850 43008 4.70685 1.68346 18.817 89.6864 115.08 115.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 6.4e-05 1024 200 2900 292608 21.0445 13.4922 748.306 418.269 1201.24 1201.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 6.4e-05 2048 370 2650 236544 55.1256 28.3009 1148.55 836.38 2068.52 2068.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.000512 2048 640 850 33312 3.48144 43.1104 137.779 184.414 184.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 6.4e-05 512 450 200 184320 20.2517 6.59357 51.342 204.224 282.63 282.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 440 6.4e-05 2048 175 1100 9216 133.721 27.7448 23.4713 816.139 1001.29 1001.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 0.000512 4096 195 2150 24624 6.63187 130.876 209.172 346.726 346.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.000128 4096 360 2100 142128 28.438 735.502 838.071 1602.06 1602.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000256 512 142 850 36864 4.7719 1.62288 13.3553 87.6922 107.623 107.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 6.4e-05 1024 200 2900 292608 21.1108 13.7356 610.98 418.947 1064.91 1065.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 6.4e-05 2048 370 2650 235008 55.2752 28.2984 929.107 834.66 1847.5 1847.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 0.000512 2048 640 850 33264 3.47347 34.9752 136.917 175.409 175.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 6.4e-05 512 450 200 184320 20.5769 6.63142 47.4088 206.314 281.154 281.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 440 6.4e-05 2048 175 1100 12288 134.144 27.9747 65.8349 824.478 1052.64 1052.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 690 0.000512 4096 195 2150 24576 6.61974 110.714 209.168 326.544 326.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.000128 4096 360 2100 142080 28.4344 625.712 838.042 1492.23 1492.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000256 512 142 850 36864 4.77683 1.62816 11.6023 87.7239 105.913 106.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 6.4e-05 1024 200 2900 291840 21.1336 13.5371 519.656 418.47 972.924 973.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 6.4e-05 2048 370 2650 233472 55.3081 28.1441 786.486 832.71 1702.8 1702.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 0.000512 2048 640 850 33216 3.47136 29.9952 136.757 170.266 170.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 6.4e-05 512 450 200 189952 20.7314 6.74058 40.583 209.3 277.578 277.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 6.4e-05 2048 175 1100 17920 134.567 28.4367 67.0426 836.473 1066.73 1066.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 0.000512 4096 195 2150 24752 6.61104 235.17 209.381 451.206 451.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.000128 4096 360 2100 142184 28.4314 1331.91 837.876 2198.27 2198.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000256 512 142 850 43008 4.73597 1.69184 27.1441 90.3829 124.141 124.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 6.4e-05 1024 200 2900 292992 21.1544 13.5212 1120.16 419.007 1573.97 1574.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 6.4e-05 2048 370 2650 236544 55.3901 28.3588 1702.88 836.725 2623.52 2623.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.000512 2048 640 850 33432 3.49222 63.986 136.964 204.485 204.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 6.4e-05 512 450 200 186368 20.5557 6.65514 49.4701 207.137 284.043 284.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 6.4e-05 2048 175 1100 14336 133.939 27.9946 35.6346 827.81 1025.59 1025.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 0.000512 4096 195 2150 24640 6.6048 150.417 209.284 366.367 366.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.000128 4096 360 2100 142128 28.4303 848.349 838.695 1715.52 1715.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000256 512 142 850 39424 4.76397 1.65274 16.5113 88.738 111.852 111.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 6.4e-05 1024 200 2900 292096 21.1056 13.5066 704.378 418.778 1157.9 1158.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 6.4e-05 2048 370 2650 236544 55.2253 28.306 1080.4 837.414 2001.5 2001.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.000512 2048 640 850 33376 3.48666 40.8187 138.109 182.459 182.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 6.4e-05 512 450 200 182784 21.3086 6.74032 46.6632 209.376 284.312 284.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 440 6.4e-05 2048 175 1100 10752 136.831 28.418 22.7158 836.781 1024.96 1025.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 0.000512 4096 195 2150 24528 6.60275 123.364 208.775 338.782 338.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.000128 4096 360 2100 141960 28.416 697.389 837.271 1563.12 1563.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000256 512 142 850 37632 4.88115 1.65888 13.0943 88.6529 108.469 108.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 6.4e-05 1024 200 2900 291648 21.1979 14.3237 573.99 418.45 1028.09 1028.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 6.4e-05 2048 370 2650 236544 55.3745 28.3694 882.506 836.758 1803.17 1803.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.000512 2048 640 850 33264 3.48026 33.2736 137.268 174.07 174.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 6.4e-05 512 450 200 172032 20.8138 6.58022 41.46 202.404 271.477 271.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 440 6.4e-05 2048 175 1100 0 27.7011 0.005216 808.79 836.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 690 0.000512 4096 195 2150 24416 34.2813 109.543 1017.48 1161.43 324.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.000128 4096 360 2100 142016 28.4297 626.992 838.696 1494.16 1494.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000256 512 142 850 35840 4.63603 1.57898 11.182 86.4417 104.021 104.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 6.4e-05 1024 200 2900 292096 21.074 13.5017 519.158 418.937 972.796 972.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 6.4e-05 2048 370 2650 236544 55.1497 28.2753 796.38 837.735 1717.7 1717.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.000512 2048 640 850 33152 3.47011 29.6919 137.198 170.402 170.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 6.4e-05 512 450 200 188416 20.7175 6.72336 40.518 208.982 277.16 277.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 6.4e-05 2048 175 1100 16384 134.543 28.3753 60.8412 834.942 1058.92 1059.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 0.000512 4096 195 2150 24768 6.62666 234.618 209.46 450.747 450.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.000128 4096 360 2100 142208 28.434 1320.02 837.85 2186.36 2186.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000256 512 142 850 43008 4.79491 1.70189 27.2002 91.0255 124.904 125.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 6.4e-05 1024 200 2900 293376 21.0737 13.5004 1082.7 419.566 1536.97 1537.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 6.4e-05 2048 370 2650 237568 55.087 28.3117 1681.52 837.841 2602.93 2603.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.000512 2048 640 850 33408 3.48163 63.2891 139.116 205.93 205.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 6.4e-05 512 450 200 188416 20.7284 6.72112 26.6867 209.213 263.572 263.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 6.4e-05 2048 175 1100 16384 134.541 28.2496 41.0569 836.095 1040.15 1040.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 0.000512 4096 195 2150 24704 6.62317 153.303 209.712 369.682 369.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.000128 4096 360 2100 142080 28.41 859.597 838.519 1726.57 1726.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000256 512 142 850 40960 4.91203 1.70598 16.9066 90.4353 114.145 114.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 6.4e-05 1024 200 2900 292864 21.1033 13.4984 693.68 419.488 1147.9 1148.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 6.4e-05 2048 370 2650 235520 55.1832 28.2625 1079.2 836.083 1998.89 1999.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.000512 2048 640 850 33280 3.47296 40.9645 139.015 183.495 183.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 6.4e-05 512 450 200 184320 20.5949 6.62938 42.5014 206.343 276.287 276.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 6.4e-05 2048 175 1100 12288 134.116 28.0075 27.5025 824.627 1014.46 1014.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 0.000512 4096 195 2150 24576 6.61939 128.789 209.354 344.826 344.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.000128 4096 360 2100 142080 28.4446 728.797 838.192 1595.48 1595.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000256 512 142 850 36864 4.77811 1.62816 13.1735 87.7349 107.505 107.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 6.4e-05 1024 200 2900 291840 21.1152 13.496 571.104 418.552 1024.4 1024.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 6.4e-05 2048 370 2650 233472 55.3157 28.2011 899.661 832.852 1816.2 1816.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.000512 2048 640 850 33216 3.47194 35.0964 136.78 175.392 175.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 6.4e-05 512 450 200 180224 21.4023 6.72189 40.0941 209.246 277.685 277.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 440 6.4e-05 2048 175 1100 16384 134.679 28.3096 31.5789 836.235 1031.02 1031.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 0.000512 4096 195 2150 24576 6.64909 114.85 209.658 331.203 331.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.000128 4096 360 2100 141824 28.4268 648.63 837.618 1514.72 1514.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000256 512 142 850 32768 5.0072 1.62218 10.4635 87.7242 104.996 105.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 6.4e-05 1024 200 2900 290816 21.0961 13.4832 496.788 418.183 949.677 949.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 6.4e-05 2048 370 2650 233472 55.5055 28.2726 793.983 836.216 1714.14 1714.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.000512 2048 640 850 33024 3.46464 30.9524 136.761 171.221 171.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 6.4e-05 512 450 200 188928 20.4143 6.68179 41.382 207.459 276.157 276.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 6.4e-05 2048 175 1100 13824 134.484 28.0875 53.892 829.084 1045.76 1045.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 0.000512 4096 195 2150 24768 6.62528 241.269 209.757 457.695 457.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.000128 4096 360 2100 142200 28.4483 1358.58 838.857 2225.93 2225.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000256 512 142 850 41472 4.72944 1.6743 27.0223 89.7669 123.375 123.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 6.4e-05 1024 200 2900 293184 21.1355 13.5221 1113.17 419.356 1567.32 1567.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 6.4e-05 2048 370 2650 237312 55.256 28.3525 1724.43 852.502 2660.7 2660.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.000512 2048 640 850 33408 3.48365 64.6439 139.229 207.399 207.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 6.4e-05 512 450 200 184320 20.2547 6.58909 29.2062 204.389 260.663 260.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 6.4e-05 2048 175 1100 9216 133.689 27.6875 26.7509 816.792 1005.14 1005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 0.000512 4096 195 2150 24624 6.6169 171.479 209.352 387.489 387.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.000128 4096 360 2100 142128 28.4446 964.16 838.742 1831.39 1831.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000256 512 142 850 36864 4.77123 1.62202 17.2882 87.7379 111.604 111.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 6.4e-05 1024 200 2900 292608 21.096 13.5218 791.311 419.284 1245.34 1245.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 6.4e-05 2048 370 2650 235008 55.3091 28.4272 1216.93 835.331 2136.16 2136.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.000512 2048 640 850 33264 3.47453 45.8711 136.608 185.999 186.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 6.4e-05 512 450 200 179712 20.6828 6.60278 23.8292 204.256 255.591 255.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 440 6.4e-05 2048 175 1100 0 27.7082 0.005888 816.19 843.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 0.000512 4096 195 2150 24624 34.3293 140.413 1025.74 1200.61 356.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.000128 4096 360 2100 141912 28.4226 793.053 837.247 1658.77 1658.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000256 512 142 850 41472 4.73907 1.67578 16.3931 89.1899 112.181 112.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 6.4e-05 1024 200 2900 292032 21.136 13.5112 654.215 417.472 1106.47 1106.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 6.4e-05 2048 370 2650 235008 55.4302 28.3201 1003.09 835.156 1922.16 1922.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.000512 2048 640 850 33264 3.49242 37.8398 137.141 178.516 178.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 6.4e-05 512 450 200 165888 20.6269 6.55286 37.5188 198.138 263.066 263.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 440 6.4e-05 2048 175 1100 0 27.5138 0.006144 791.719 819.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 0.000512 4096 195 2150 24480 34.1316 133.246 1000.89 1168.4 349.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.000128 4096 360 2100 141984 28.4523 752.318 838.069 1618.89 1618.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000256 512 142 850 36864 4.78339 1.62486 13.9143 87.7836 108.296 108.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 6.4e-05 1024 200 2900 290304 21.1204 13.4867 616.738 417.597 1069.07 1069.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 6.4e-05 2048 370 2650 230400 55.3353 28.1191 930.591 829.334 1843.55 1843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.000512 2048 640 850 33120 3.47136 35.8236 136.082 175.421 175.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 6.4e-05 512 450 200 161280 21.5996 6.58227 37.3759 201.468 267.241 267.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 440 6.4e-05 2048 175 1100 0 27.8292 0.004352 805.026 832.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 0.000512 4096 195 2150 24480 34.4554 121.704 1014.78 1171.07 338.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.000128 4096 360 2100 141840 28.4283 684.827 838.451 1551.75 1551.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000256 512 142 850 34560 4.50726 1.53549 12.4109 84.8243 103.464 103.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 6.4e-05 1024 200 2900 290880 21.1727 13.5195 566.987 418.126 1019.93 1020.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 6.4e-05 2048 370 2650 236160 55.2676 28.3622 875.747 836.545 1796.09 1796.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.000512 2048 640 850 33120 3.49619 32.8648 136.234 172.64 172.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 6.4e-05 512 450 200 189440 20.7738 6.74406 40.3716 209.645 277.755 277.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 6.4e-05 2048 175 1100 15360 135.432 28.3259 57.3324 837.82 1059.12 1059.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 0.000512 4096 195 2150 24720 6.61254 232.447 209.315 448.42 448.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.000128 4096 360 2100 142160 28.4242 1312.5 837.781 2178.76 2178.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000256 512 142 850 43520 4.68314 1.68755 27.4507 90.2247 124.232 124.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 6.4e-05 1024 200 2900 293120 21.0975 13.5153 1088.45 419.134 1542.33 1542.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 6.4e-05 2048 370 2650 236800 55.2332 28.4396 1672.61 837.971 2594.42 2594.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.000512 2048 640 850 33360 3.48266 62.8289 136.972 203.327 203.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 6.4e-05 512 450 200 184320 20.549 6.63146 27.2112 206.326 260.94 261.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 6.4e-05 2048 175 1100 10240 134.652 27.9548 28.2839 824.53 1015.64 1015.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 0.000512 4096 195 2150 24640 6.61869 161.146 209.371 377.18 377.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.000128 4096 360 2100 142080 28.4462 902.39 838.012 1768.89 1768.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000256 512 142 850 40960 4.81926 1.68566 17.914 89.7434 114.348 114.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 6.4e-05 1024 200 2900 293120 21.0492 13.6238 746.639 419.199 1200.64 1200.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 6.4e-05 2048 370 2650 235520 55.4068 28.418 1142.2 838.247 2064.43 2064.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.000512 2048 640 850 33280 3.48499 42.8769 137.005 183.41 183.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 6.4e-05 512 450 200 184320 20.5841 6.63494 23.5251 206.379 257.346 257.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 440 6.4e-05 2048 175 1100 0 27.9223 0.005376 824.683 852.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 0.000512 4096 195 2150 24480 34.5217 134.902 1033.64 1203.2 350.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.000128 4096 360 2100 141840 28.4229 772.09 837.157 1637.72 1637.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000256 512 142 850 38400 4.97222 1.68918 14.661 89.8078 111.315 111.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 6.4e-05 1024 200 2900 291840 21.0804 13.5002 631.04 417.647 1083.41 1083.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 6.4e-05 2048 370 2650 234240 55.445 28.3814 966.709 835.717 1886.41 1886.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.000512 2048 640 850 33120 3.46317 36.5163 136.841 176.863 176.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 6.4e-05 512 450 200 184320 20.6064 6.63552 21.9908 206.597 256.042 256.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 440 6.4e-05 2048 175 1100 0 27.9528 0.004352 825.541 853.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 0.000512 4096 195 2150 24320 34.534 124.545 1034.23 1193.43 339.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.000128 4096 360 2100 141760 28.4296 705.272 837.812 1571.55 1571.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000256 512 142 850 30720 4.93261 1.58102 11.3809 86.4243 104.5 104.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 6.4e-05 1024 200 2900 289280 21.0268 13.8075 577.422 416.317 1028.71 1028.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 6.4e-05 2048 370 2650 230400 55.0015 27.8958 878.281 826.2 1787.53 1787.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.000512 2048 640 850 32960 3.45712 33.5445 135.715 172.76 172.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 6.4e-05 512 450 200 179200 21.0139 6.64576 38.9811 206.6 273.462 273.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 440 6.4e-05 2048 175 1100 0 27.9572 0.0056 824.913 852.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 0.000512 4096 195 2150 24400 34.5764 119.064 1034.24 1188.01 335.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.000128 4096 360 2100 141600 28.4371 677.643 836.52 1542.65 1542.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000256 512 142 850 38400 4.9839 1.68992 13.5172 89.8191 110.192 110.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 6.4e-05 1024 200 2900 291200 21.0591 13.479 555.657 416.852 1007.18 1007.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 6.4e-05 2048 370 2650 230400 55.0731 28.0375 843.399 825.582 1752.25 1752.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.000512 2048 640 850 32800 3.45914 32.3886 134.344 170.234 170.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 6.4e-05 512 450 180 182272 21.2257 6.72531 41.0061 208.916 278.094 278.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 6.4e-05 2048 175 1140 36864 128.818 28.3898 171.679 834.914 1164.02 1164.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 690 0.000512 4096 195 2160 24736 6.62118 189.429 209.496 405.589 405.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.000128 4096 360 2100 142240 28.4436 1065.11 837.928 1931.52 1931.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 0.000256 512 142 840 40960 4.89411 1.70032 19.996 90.8655 117.639 117.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 6.4e-05 1024 200 2880 293376 21.0569 13.4963 869.797 418.896 1323.38 1323.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 6.4e-05 2048 370 2640 238080 55.0291 28.4286 1358.26 838.233 2280.11 2280.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 0.000512 2048 640 900 33120 3.48982 52.9818 139.747 196.261 196.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 6.4e-05 512 450 180 180224 21.397 6.71837 39.3664 208.974 276.678 276.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 6.4e-05 2048 175 1140 36864 129.127 28.2681 161.433 835.131 1154.18 1154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 690 0.000512 4096 195 2160 24704 6.62592 124.501 209.529 340.699 340.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.000128 4096 360 2100 142208 28.4487 696.392 838.072 1562.96 1563.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 0.000256 512 142 840 40960 4.90198 1.70365 13.3934 90.3631 110.549 110.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 6.4e-05 1024 200 2880 293376 21.0844 13.4943 569.26 419.489 1023.46 1023.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 6.4e-05 2048 370 2640 237568 55.1151 28.3984 897.711 837.864 1819.25 1819.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 0.000512 2048 640 900 33088 3.48813 35.0936 125.173 163.799 163.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 6.4e-05 512 450 180 178176 21.0459 6.63549 37.5936 206.403 271.903 272.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 6.4e-05 2048 175 1140 30720 128.855 27.9098 132.385 824.845 1114.22 1114.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 690 0.000512 4096 195 2160 24672 6.61709 328.821 209.68 545.162 545.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1860 0.000128 4096 360 2100 142176 28.4445 1859.63 838.678 2726.8 2726.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 560 0.000256 512 142 840 39936 4.87571 1.68403 11.1268 93.3085 111.179 111.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 6.4e-05 1024 200 2880 292608 21.0675 15.0247 464.687 432.177 933.087 933.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1220 6.4e-05 2048 370 2640 236544 55.1578 28.3812 738.083 850.957 1672.73 1672.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 2000 0.000512 2048 640 900 33024 3.47795 90.7039 139.786 234.012 234.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 6.4e-05 512 450 180 180224 21.3989 6.72563 38.5267 209.016 275.892 276.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 6.4e-05 2048 175 1140 32768 130.154 28.2926 139.039 835.298 1133 1133.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 690 0.000512 4096 195 2160 24576 6.60957 328.871 209.179 544.704 544.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1860 0.000128 4096 360 2100 142080 28.4149 1859.5 837.721 2725.68 2725.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 560 0.000256 512 142 840 40960 4.92032 1.70509 9.87843 93.5984 110.281 110.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 6.4e-05 1024 200 2880 292864 21.1269 13.5019 400.941 419.225 854.925 855.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1220 6.4e-05 2048 370 2640 235520 55.3464 28.2942 746.262 835.404 1665.47 1665.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 2000 0.000512 2048 640 900 33024 3.48774 90.726 140.909 235.181 235.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 6.4e-05 512 450 180 184320 21.2148 6.74394 59.9217 209.845 297.946 298.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 440 6.4e-05 2048 175 1140 38400 128.734 28.4071 160.271 838.63 1156.26 1156.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 690 0.000512 4096 195 2160 24720 6.63552 257.604 209.683 473.966 474.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.000128 4096 360 2100 142240 28.4366 1444.85 839.048 2312.38 2312.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000256 512 142 840 40960 4.92819 1.71002 27.3785 90.718 124.919 125.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 6.4e-05 1024 200 2880 293440 21.138 13.5254 1216.37 419.389 1670.56 1670.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 6.4e-05 2048 370 2640 238080 55.2216 28.3709 1854.81 838.724 2777.29 2777.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.000512 2048 640 900 33120 3.49648 72.9019 139.045 215.487 215.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 6.4e-05 512 450 180 184320 21.1928 6.73587 50.9228 209.697 288.765 288.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 440 6.4e-05 2048 175 1140 35840 129.146 28.3917 107.07 838.042 1102.86 1103.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 690 0.000512 4096 195 2160 24640 6.63859 161.603 209.299 377.584 377.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.000128 4096 360 2100 142160 28.4431 902.289 837.994 1768.77 1768.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000256 512 142 840 38400 4.95814 1.68557 16.7691 89.7018 113.301 113.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 6.4e-05 1024 200 2880 293120 21.0771 15.2268 749.045 419.094 1204.57 1204.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 6.4e-05 2048 370 2640 238080 55.074 28.326 1150.06 838.549 2072.17 2072.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 0.000512 2048 640 900 33040 3.47552 45.5968 137.843 186.96 187.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 6.4e-05 512 450 180 176640 21.2267 6.648 46.4637 206.434 280.992 281.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 440 6.4e-05 2048 175 1140 30720 128.826 27.9493 180.286 824.991 1162.27 1162.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 690 0.000512 4096 195 2160 24600 6.61261 131.61 209.435 347.7 347.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.000128 4096 360 2100 142080 28.4205 737.938 838.361 1604.77 1604.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000256 512 142 840 38400 4.9695 1.6896 13.7564 89.8862 110.484 110.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 6.4e-05 1024 200 2880 292800 21.1374 13.527 613.277 418.998 1067.07 1067.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 6.4e-05 2048 370 2640 236160 55.2521 28.3856 934.242 835.267 1853.31 1853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 0.000512 2048 640 900 33000 3.48336 36.9114 137.034 177.473 177.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 6.4e-05 512 450 180 174080 21.4092 6.63478 42.8454 206.288 277.396 277.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 6.4e-05 2048 175 1140 30720 128.483 27.8831 170.68 824.413 1151.67 1151.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 690 0.000512 4096 195 2160 24480 6.60038 110.787 208.838 326.268 326.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.000128 4096 360 2100 142080 28.4394 623.42 837.886 1489.79 1489.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 0.000256 512 142 840 35840 5.11011 1.68502 11.5612 89.7442 108.285 108.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 6.4e-05 1024 200 2880 293120 21.065 13.5004 519.666 419.141 973.499 973.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 6.4e-05 2048 370 2640 238080 54.96 28.33 835.571 838.127 1757.15 1757.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 0.000512 2048 640 900 32960 3.47546 31.3078 137.55 172.374 172.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 6.4e-05 512 450 180 181248 21.1925 6.7 51.7362 208.22 288.07 288.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 6.4e-05 2048 175 1140 33792 128.968 28.2051 129.203 832.142 1118.73 1118.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 0.000512 4096 195 2160 24720 6.62528 235.317 209.477 451.48 451.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.000128 4096 360 2100 142224 28.4425 1324.94 838.055 2191.48 2191.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000256 512 142 840 39936 4.8663 1.68643 24.5698 89.6633 120.973 121.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 6.4e-05 1024 200 2880 292992 21.0822 13.513 1118.1 418.709 1571.54 1571.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 6.4e-05 2048 370 2640 237312 55.1014 28.3443 1700.59 836.35 2620.54 2620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.000512 2048 640 900 33072 3.4769 66.6051 137.662 207.787 207.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 6.4e-05 512 450 180 178176 21.009 6.63757 43.0266 206.25 277.14 277.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 440 6.4e-05 2048 175 1140 30720 128.414 28.2772 74.9812 824.234 1056.12 1056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 690 0.000512 4096 195 2160 24672 6.64589 149.108 209.522 365.318 365.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.000128 4096 360 2100 142176 28.4458 833.437 838.045 1699.97 1700.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000256 512 142 840 39936 4.87357 1.68464 16.524 89.7111 112.981 113.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 6.4e-05 1024 200 2880 292608 21.0608 13.4962 698.475 418.356 1151.52 1151.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 6.4e-05 2048 370 2640 236544 55.123 28.2835 1060.56 836.575 1980.71 1980.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.000512 2048 640 900 33024 3.47754 41.9247 137.677 183.123 183.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 6.4e-05 512 450 180 175104 20.9675 7.9447 41.2958 204.375 274.796 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 440 6.4e-05 2048 175 1140 27648 128.285 27.6869 55.1185 816.742 1028.04 1028.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 690 0.000512 4096 195 2160 24624 6.64234 122.397 209.682 338.766 338.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.000128 4096 360 2100 142128 28.4616 685.89 838.683 1553.08 1553.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000256 512 142 840 36864 4.76925 1.62202 12.6406 87.7371 106.951 107.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 6.4e-05 1024 200 2880 292608 21.1029 13.5107 570.235 419.252 1024.23 1024.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 6.4e-05 2048 370 2640 235008 55.2904 28.4585 862.565 835.757 1782.23 1782.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.000512 2048 640 900 32976 3.47955 34.345 136.874 174.742 174.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 6.4e-05 512 450 180 172032 21.5289 6.62954 37.8878 206.31 272.577 272.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 440 6.4e-05 2048 175 1140 24576 130.35 27.9124 53.1324 824.761 1036.37 1036.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 690 0.000512 4096 195 2160 24576 6.64317 110.256 209.523 326.466 326.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.000128 4096 360 2100 142080 28.4369 619.651 838.048 1486.18 1486.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000256 512 142 840 36864 4.7759 1.62406 11.3099 87.7332 105.621 105.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 6.4e-05 1024 200 2880 291840 21.1206 13.5272 512.287 418.486 965.55 965.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 6.4e-05 2048 370 2640 233472 55.3152 28.1994 774.728 833.195 1691.6 1691.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 0.000512 2048 640 900 32832 3.47258 30.8768 136.388 170.778 170.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 6.4e-05 512 450 180 168960 21.7931 6.64541 37.3075 206.488 272.456 272.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 440 6.4e-05 2048 175 1140 30720 128.73 27.9635 158.772 825.215 1140.9 1141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 690 0.000512 4096 195 2160 24480 6.60634 95.0333 209.41 311.096 311.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.000128 4096 360 2100 141840 28.4197 535.843 837.634 1401.94 1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000256 512 142 840 38400 4.97174 1.69088 10.3505 89.7601 106.958 107.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 6.4e-05 1024 200 2880 291840 21.0735 13.5057 445.754 417.82 898.288 898.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 6.4e-05 2048 370 2640 234240 55.4502 28.3893 673.944 836.081 1594.02 1594.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 0.000512 2048 640 900 32880 3.4775 27.0973 136.909 167.527 167.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 6.4e-05 512 450 180 182784 21.2733 6.74416 38.0874 209.308 275.633 275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 6.4e-05 2048 175 1140 35840 129.288 28.3873 131.421 836.467 1125.78 1125.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 0.000512 4096 195 2160 24696 6.62134 226.791 209.43 442.893 442.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.000128 4096 360 2100 142184 28.4219 1270.89 837.866 2137.23 2137.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000256 512 142 840 39424 4.94214 1.69165 23.8458 89.8429 120.509 120.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 6.4e-05 1024 200 2880 292992 21.1486 13.5249 1057.91 418.896 1511.61 1511.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 6.4e-05 2048 370 2640 237440 55.2433 28.5103 1619.11 836.618 2539.65 2539.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.000512 2048 640 900 33096 3.49114 64.0945 136.706 204.339 204.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 6.4e-05 512 450 180 179200 21.0964 6.656 41.168 206.982 276.122 276.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 6.4e-05 2048 175 1140 28672 129.669 27.9613 68.3118 827.152 1053.31 1053.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 0.000512 4096 195 2160 24640 6.62141 144.987 209.465 361.144 361.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.000128 4096 360 2100 142128 28.4782 811.272 838.008 1677.81 1677.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000256 512 142 840 35840 4.96669 1.65142 14.0623 88.7059 109.583 109.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 6.4e-05 1024 200 2880 292096 21.0999 13.5162 669.067 418.608 1122.43 1122.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 6.4e-05 2048 370 2640 236544 55.2366 28.3013 1022.89 836.734 1943.33 1943.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.000512 2048 640 900 33040 3.48896 41.0788 137.771 182.384 182.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 6.4e-05 512 450 180 182784 21.3172 6.74301 40.3789 209.581 278.24 278.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 6.4e-05 2048 175 1140 32256 130.44 28.375 64.7714 837.964 1061.78 1061.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 0.000512 4096 195 2160 24528 6.61299 121.67 209.339 337.685 337.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.000128 4096 360 2100 141960 28.4344 682.409 838.141 1549.03 1549.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000256 512 142 840 37632 4.88157 1.65702 13.1029 88.6987 108.533 108.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 6.4e-05 1024 200 2880 291648 21.1938 14.0982 561.017 419.061 1015.5 1015.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 6.4e-05 2048 370 2640 236544 55.4084 28.3806 858.208 837.56 1779.72 1779.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.000512 2048 640 900 32928 3.48922 34.6965 137.794 176.021 176.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 6.4e-05 512 450 180 172032 20.8365 6.58227 35.4159 202.194 265.25 265.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 440 6.4e-05 2048 175 1140 14336 130.227 27.6828 27.2262 808.025 993.374 993.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 690 0.000512 4096 195 2160 24416 6.62163 106.017 208.822 321.504 321.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.000128 4096 360 2100 142016 28.4291 600.458 837.807 1466.74 1466.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000256 512 142 840 28672 5.03846 1.58106 8.76774 86.3995 101.966 102.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 6.4e-05 1024 200 2880 292096 21.0903 13.4996 493.496 418.488 946.702 946.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 6.4e-05 2048 370 2640 236544 55.1452 28.289 753.499 837.2 1674.29 1674.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.000512 2048 640 900 32928 3.48774 30.0825 137.139 170.75 170.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 6.4e-05 512 450 180 161280 22.1698 6.59866 34.114 204.845 267.946 268.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 440 6.4e-05 2048 175 1140 17920 131.212 27.7709 30.527 818.635 1008.36 1008.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 690 0.000512 4096 195 2160 24360 6.61523 94.9356 209.041 310.635 310.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.000128 4096 360 2100 141960 28.4341 534.747 838.675 1401.9 1401.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000256 512 142 840 26880 5.16179 1.5817 7.43638 86.4767 100.843 100.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 6.4e-05 1024 200 2880 291200 21.204 13.5263 435.707 418.402 888.97 889.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 6.4e-05 2048 370 2640 232960 55.3192 28.1395 656.683 831.214 1571.52 1571.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 0.000512 2048 640 900 32760 3.47366 26.4742 135.158 165.151 165.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 6.4e-05 512 450 180 180224 21.3526 6.72358 36.4781 209.172 273.949 274.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 6.4e-05 2048 175 1140 36864 128.71 28.3301 128.665 835.931 1121.85 1122.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 0.000512 4096 195 2160 24704 6.62118 215.708 209.726 432.101 432.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.000128 4096 360 2100 142208 28.4389 1209.21 838.865 2076.57 2076.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000256 512 142 840 40960 4.90522 1.70333 23.6478 90.9608 121.398 121.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 6.4e-05 1024 200 2880 293376 21.0816 13.4963 983.384 419.492 1437.59 1437.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 6.4e-05 2048 370 2640 237568 55.0704 28.4195 1532.22 838.828 2454.71 2454.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.000512 2048 640 900 33088 3.49184 61.0461 136.924 201.509 201.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 6.4e-05 512 450 180 180224 21.362 6.72563 24.9959 209.21 262.519 262.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 6.4e-05 2048 175 1140 32768 129.7 28.2842 78.4204 836.096 1072.72 1072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 0.000512 4096 195 2160 24576 6.61642 147.145 209.38 363.186 363.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.000128 4096 360 2100 142080 28.4078 828.908 838.506 1695.87 1695.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000256 512 142 840 40960 4.91414 1.70682 15.9172 90.4483 113.175 113.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 6.4e-05 1024 200 2880 292864 21.1014 13.5537 645.281 419.485 1099.55 1099.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 6.4e-05 2048 370 2640 235520 55.2067 28.246 1025.58 836.081 1945.29 1945.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.000512 2048 640 900 33024 3.49021 41.6727 136.758 181.963 182.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 6.4e-05 512 450 180 172032 21.5319 6.62861 20.1496 206.338 254.875 255.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 6.4e-05 2048 175 1140 24576 130.375 27.9201 50.6829 824.601 1033.79 1033.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 0.000512 4096 195 2160 24576 6.62118 122.565 209.552 338.783 338.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.000128 4096 360 2100 142080 28.4511 689.603 838.164 1556.26 1556.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000256 512 142 840 36864 4.77786 1.62618 12.2078 87.7438 106.543 106.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 6.4e-05 1024 200 2880 291840 21.1213 13.4968 532.1 418.539 985.393 985.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 6.4e-05 2048 370 2640 233472 55.316 28.4549 841.145 832.818 1757.9 1758.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.000512 2048 640 900 32832 3.47546 34.539 136.139 174.199 174.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 6.4e-05 512 450 180 180224 21.3881 6.72739 35.2265 209.135 272.697 272.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 6.4e-05 2048 175 1140 32768 129.707 28.3075 62.471 835.758 1056.46 1056.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 0.000512 4096 195 2160 24320 6.58022 113.453 208.525 328.62 328.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.000128 4096 360 2100 141824 28.4201 639.335 837.212 1505.02 1505.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000256 512 142 840 32768 5.01408 1.62384 10.1908 87.7065 104.732 104.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 6.4e-05 1024 200 2880 290816 21.1292 13.4882 475.056 418.005 927.811 927.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 6.4e-05 2048 370 2640 233472 55.4932 28.295 772.467 835.763 1692.19 1692.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.000512 2048 640 900 32768 3.46723 32.268 136.667 172.449 172.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 6.4e-05 512 450 180 163840 22.1986 6.63526 31.7907 206.362 267.207 267.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 440 6.4e-05 2048 175 1140 20480 131.284 27.9445 37.3181 824.683 1021.45 1021.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 0.000512 4096 195 2160 24320 6.61341 104.145 208.804 319.607 319.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.000128 4096 360 2100 141760 28.4166 582.037 836.884 1447.38 1447.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000256 512 142 840 30720 4.94134 1.58314 8.94019 86.3725 102.022 102.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 6.4e-05 1024 200 2880 289280 21.0276 13.527 435.378 415.847 885.912 886.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 6.4e-05 2048 370 2640 230400 55.0004 27.9451 696.691 824.674 1604.48 1604.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.000512 2048 640 900 32640 3.47341 29.2416 134.334 167.093 167.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 6.4e-05 512 450 192 184320 21.037 6.72979 41.8214 209.146 278.961 279.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 6.4e-05 2048 175 1152 47104 125.13 28.2788 212.129 835.823 1201.59 1201.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 690 0.000512 4096 195 2112 25056 6.62771 184.799 209.734 401.206 401.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.000128 4096 360 2112 142144 28.4262 1052.17 838.772 1919.42 1919.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 0.000256 512 142 832 41984 4.83059 1.70154 19.8544 90.7259 117.295 117.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 6.4e-05 1024 200 2880 293120 21.0555 13.4951 854.129 419.353 1308.17 1308.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 6.4e-05 2048 370 2624 239616 54.7785 28.392 1323.64 838.55 2245.53 2245.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 0.000512 2048 640 896 33152 3.4896 52.1022 137.849 193.486 193.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 6.4e-05 512 450 192 184320 21.0721 6.72154 39.0152 209.128 276.161 276.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 6.4e-05 2048 175 1152 45056 125.731 28.2542 191.975 835.75 1181.94 1182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 690 0.000512 4096 195 2112 25024 6.62717 119.162 209.691 335.525 335.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.000128 4096 360 2112 142080 28.4099 678.846 838.414 1545.72 1545.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 0.000256 512 142 832 40960 4.90886 1.70339 12.7746 90.6856 110.257 110.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 6.4e-05 1024 200 2880 292864 21.0963 13.5002 547.918 419.312 1001.96 1002.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 6.4e-05 2048 370 2624 239616 54.9371 28.3037 869.624 838.489 1791.52 1791.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 0.000512 2048 640 896 33088 3.47325 33.7797 139.387 176.686 176.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 6.4e-05 512 450 192 178176 21.0303 6.63347 36.5862 206.375 270.844 271.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 6.4e-05 2048 175 1152 43008 124.948 27.8894 179.277 824.751 1157.09 1157.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 690 0.000512 4096 195 2112 24960 6.61558 323.838 209.486 539.986 540.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1860 0.000128 4096 360 2112 142080 28.4242 1857.57 838.487 2724.53 2724.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 560 0.000256 512 142 832 39936 4.8736 1.68522 10.7226 92.898 110.361 110.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 6.4e-05 1024 200 2880 292608 21.0478 13.5019 454.085 418.723 907.493 907.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 6.4e-05 2048 370 2624 238080 55.0132 28.3759 717.644 837.188 1638.38 1638.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 0.000512 2048 640 896 33024 3.47667 27.996 139.592 171.105 171.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 6.4e-05 512 450 192 180224 21.3927 6.71968 37.6406 209.018 274.986 275.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 6.4e-05 2048 175 1152 40960 127.187 28.2596 169.615 835.311 1160.59 1160.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 690 0.000512 4096 195 2112 24960 6.62435 324.225 209.543 540.436 540.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1860 0.000128 4096 360 2112 141952 28.4209 1856.69 837.469 2722.62 2722.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 560 0.000256 512 142 832 40960 4.9153 1.70547 9.62291 93.708 110.129 110.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 6.4e-05 1024 200 2880 292864 21.0995 13.5026 390.753 419.191 844.678 844.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1220 6.4e-05 2048 370 2624 237568 54.9517 28.2704 629.914 835.373 1548.67 1548.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 2000 0.000512 2048 640 896 33024 3.4768 86.1679 137.849 227.538 227.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 6.4e-05 512 450 192 184320 21.2054 6.75622 59.2875 209.674 297.146 297.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 440 6.4e-05 2048 175 1152 48640 125.266 28.4478 197.264 837.955 1189.15 1189.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 690 0.000512 4096 195 2112 25040 6.63962 246.29 209.526 462.503 462.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.000128 4096 360 2112 142160 28.45 1400.66 838.295 2267.46 2267.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000256 512 142 832 42240 4.86051 1.70902 26.4244 90.5226 123.7 123.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 6.4e-05 1024 200 2880 293120 21.1626 13.527 1156.68 419.037 1610.54 1610.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 6.4e-05 2048 370 2624 239360 55.0123 28.3662 1779.28 838.038 2700.86 2700.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.000512 2048 640 896 33120 3.47622 69.8782 138.545 211.945 212.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 6.4e-05 512 450 192 184320 21.17 6.7409 50.7953 209.868 288.793 288.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 440 6.4e-05 2048 175 1152 46080 125.514 28.3163 130.127 838.723 1122.9 1123.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 690 0.000512 4096 195 2112 24960 6.62957 150.637 209.468 366.778 366.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.000128 4096 360 2112 142080 28.4223 854.031 838.663 1721.16 1721.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000256 512 142 832 40960 4.81638 1.688 16.6341 89.7456 113.068 113.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 6.4e-05 1024 200 2880 293120 21.0987 13.5171 707.65 419.43 1161.83 1161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 6.4e-05 2048 370 2624 239360 54.9117 28.3495 1083.72 839.251 2006.4 2006.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 0.000512 2048 640 896 33040 3.47357 42.9005 136.421 182.839 182.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 6.4e-05 512 450 192 176640 21.2334 6.64579 45.9419 206.269 280.312 280.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 440 6.4e-05 2048 175 1152 38400 126.055 27.9839 217.108 824.315 1195.68 1195.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 690 0.000512 4096 195 2112 24960 6.62074 124.584 209.492 340.74 340.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.000128 4096 360 2112 142080 28.4324 709.233 838.119 1575.83 1575.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000256 512 142 832 38400 4.96634 1.68928 13.0218 89.8686 109.731 109.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 6.4e-05 1024 200 2880 292800 21.145 13.5306 582.09 419.372 1036.27 1036.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 6.4e-05 2048 370 2624 238080 55.0535 28.3976 893.25 834.59 1811.45 1811.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 0.000512 2048 640 896 33000 3.4775 35.2246 137.624 176.369 176.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 6.4e-05 512 450 192 174080 21.4276 6.63174 42.0954 206.441 276.812 276.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 6.4e-05 2048 175 1152 40960 125.061 27.9245 219.232 825.013 1197.45 1197.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 690 0.000512 4096 195 2112 24800 6.59302 106.639 208.999 322.275 322.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.000128 4096 360 2112 141920 28.4125 607.256 838.081 1473.8 1473.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 0.000256 512 142 832 40960 4.81917 1.68454 12.0341 89.7158 108.437 108.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 6.4e-05 1024 200 2880 293120 21.0728 13.5025 501.313 419.436 955.454 955.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 6.4e-05 2048 370 2624 238080 54.977 28.3013 766.52 838.754 1688.71 1688.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 0.000512 2048 640 896 32960 3.51046 30.3673 135.75 169.671 169.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 6.4e-05 512 450 192 179200 21.0197 6.6432 51.4199 206.314 285.616 285.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 6.4e-05 2048 175 1152 38400 126.063 28.059 219.628 824.517 1198.48 1198.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 690 0.000512 4096 195 2112 24800 6.60493 97.777 209.064 313.491 313.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.000128 4096 360 2112 142000 28.4317 555.16 838.096 1421.73 1421.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 0.000256 512 142 832 38400 4.98157 1.68938 10.2685 89.777 106.903 107.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 6.4e-05 1024 200 2880 292800 21.1384 13.5228 457.135 418.749 910.673 910.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 6.4e-05 2048 370 2624 236800 55.03 28.2849 732.062 833.228 1648.77 1648.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 0.000512 2048 640 896 32800 3.47002 27.4008 135.057 165.973 166.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 6.4e-05 512 450 192 181248 21.2098 6.69933 51.6092 208.427 288.17 288.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 6.4e-05 2048 175 1152 46080 124.999 28.1674 171.458 833.092 1157.93 1158.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 0.000512 4096 195 2112 25056 6.61331 226.635 209.77 443.079 443.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.000128 4096 360 2112 142128 28.4263 1287.05 838.57 2154.09 2154.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000256 512 142 832 39936 4.86432 1.68883 23.2861 89.7132 119.739 119.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 6.4e-05 1024 200 2880 292992 21.0859 13.5628 1074.18 419.677 1528.64 1528.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 6.4e-05 2048 370 2624 238848 54.9179 28.376 1641.51 837.213 2562.19 2562.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.000512 2048 640 896 33120 3.47661 64.5632 137.42 205.505 205.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 6.4e-05 512 450 192 178176 21.0144 6.63142 42.7536 206.282 276.905 277.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 440 6.4e-05 2048 175 1152 43008 124.623 27.9581 101.112 824.368 1078.28 1078.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 690 0.000512 4096 195 2112 24960 6.62832 141.57 209.398 357.641 357.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.000128 4096 360 2112 142080 28.4303 804.344 838.103 1670.92 1670.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000256 512 142 832 39936 4.86947 1.6855 15.6892 89.7214 112.149 112.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 6.4e-05 1024 200 2880 292608 21.0552 13.5945 670.915 418.426 1124.12 1124.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 6.4e-05 2048 370 2624 238080 54.9786 28.3826 1022.02 836.715 1942.26 1942.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.000512 2048 640 896 33024 3.47338 40.2289 137.272 181.018 181.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 6.4e-05 512 450 192 175104 20.9719 6.59456 41.1535 204.411 273.35 273.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 440 6.4e-05 2048 175 1152 36864 125.188 27.6883 71.8403 816.908 1041.83 1042.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 690 0.000512 4096 195 2112 24912 6.63478 116.419 209.561 332.658 332.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.000128 4096 360 2112 141984 28.4178 664.021 838.511 1531 1531.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000256 512 142 832 36864 4.77581 1.62365 11.7407 87.753 106.08 106.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 6.4e-05 1024 200 2880 292608 21.102 13.5724 546.546 419.333 1000.69 1000.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 6.4e-05 2048 370 2624 237312 54.9746 28.3591 834.355 835.452 1753.3 1753.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.000512 2048 640 896 32976 3.47347 33.2144 136.479 173.208 173.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 6.4e-05 512 450 192 172032 21.5284 6.63011 37.9178 206.306 272.602 272.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 440 6.4e-05 2048 175 1152 36864 126.368 28.057 74.9804 824.461 1054.07 1054.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 690 0.000512 4096 195 2112 24768 6.6143 103.669 208.839 319.165 319.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.000128 4096 360 2112 141888 28.418 590.696 837.427 1456.59 1456.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000256 512 142 832 36864 4.77126 1.62432 10.4414 87.6588 104.683 104.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 6.4e-05 1024 200 2880 291840 21.1281 13.6346 483.281 418.477 936.648 936.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 6.4e-05 2048 370 2624 236544 54.8563 28.1566 739.967 833.083 1656.22 1656.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 0.000512 2048 640 896 32832 3.46483 29.6709 136.978 170.156 170.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 6.4e-05 512 450 192 168960 21.798 6.64285 37.917 206.371 272.945 273.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 440 6.4e-05 2048 175 1152 30720 128.729 28.1682 154.05 824.726 1135.89 1136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 690 0.000512 4096 195 2112 24720 6.58998 90.3257 208.882 305.839 305.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.000128 4096 360 2112 141840 28.4107 519.238 837.56 1385.26 1385.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000256 512 142 832 38400 4.96832 1.69158 9.91126 89.74 106.497 106.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 6.4e-05 1024 200 2880 291840 21.084 13.4963 426.987 417.59 879.288 879.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 6.4e-05 2048 370 2624 238080 54.9194 28.2938 655.176 835.453 1574 1574.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 0.000512 2048 640 896 32880 3.48221 26.1212 135.346 164.991 165.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 6.4e-05 512 450 192 182784 21.3006 6.74256 37.1882 209.46 274.911 275.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 6.4e-05 2048 175 1152 46592 125.671 28.5421 164.266 837.08 1155.77 1155.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 0.000512 4096 195 2112 25032 6.62122 214.313 209.689 430.666 430.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.000128 4096 360 2112 142128 28.4406 1217.37 838.628 2084.49 2084.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000256 512 142 832 41216 4.83539 1.6943 23.0937 89.891 119.697 119.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 6.4e-05 1024 200 2880 292992 21.1725 13.5293 999.975 419.211 1454.03 1454.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 6.4e-05 2048 370 2624 239232 55.0643 28.3434 1540.2 837.214 2460.99 2461.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.000512 2048 640 896 33096 3.48154 60.502 137.386 201.411 201.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 6.4e-05 512 450 192 179200 21.1051 6.65603 40.8865 206.934 275.795 275.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 6.4e-05 2048 175 1152 43008 125.163 28.0781 97.3851 827.149 1077.99 1078.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 690 0.000512 4096 195 2112 24976 6.6265 136.801 209.534 353.022 353.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.000128 4096 360 2112 142016 28.4168 776.317 837.704 1642.49 1642.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000256 512 142 832 39424 4.76336 1.65437 14.7623 88.7041 110.074 110.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 6.4e-05 1024 200 2880 292096 21.0923 13.8598 630.381 418.439 1083.91 1084.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 6.4e-05 2048 370 2624 238336 54.982 28.3187 973.606 836.572 1893.64 1893.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.000512 2048 640 896 33040 3.47962 38.6992 137.345 179.567 179.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 6.4e-05 512 450 192 182784 21.3472 6.74234 40.3367 209.413 278.071 278.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 6.4e-05 2048 175 1152 43008 126.718 28.3582 83.4983 836.901 1075.69 1075.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 0.000512 4096 195 2112 24864 6.60707 114.672 209.262 330.603 330.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.000128 4096 360 2112 141960 28.4205 655.854 837.841 1522.16 1522.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000256 512 142 832 37632 4.88269 1.65888 11.9654 88.7466 107.439 107.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 6.4e-05 1024 200 2880 291648 21.2007 13.5311 535.085 418.52 988.478 988.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 6.4e-05 2048 370 2624 239232 55.0832 28.4108 825.319 836.894 1745.88 1746.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.000512 2048 640 896 32928 3.47546 32.9871 125.794 162.3 162.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 6.4e-05 512 450 192 172032 20.8496 6.58253 35.6604 202.243 265.557 265.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 440 6.4e-05 2048 175 1152 28672 126.444 27.7012 50.3428 808.195 1012.9 1013.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 690 0.000512 4096 195 2112 24864 6.6431 100.974 209.569 317.231 317.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.000128 4096 360 2112 141792 28.4276 576.822 837.226 1442.52 1442.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000256 512 142 832 35840 4.63827 1.57827 10.1936 86.3369 102.93 103.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 6.4e-05 1024 200 2880 292096 21.0878 13.9448 471.304 418.58 925.051 925.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 6.4e-05 2048 370 2624 236544 55.1587 28.3368 718.684 837.027 1639.36 1639.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.000512 2048 640 896 32928 3.47933 28.9806 137.77 170.27 170.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 6.4e-05 512 450 192 161280 22.1686 6.60294 33.851 204.684 267.531 267.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 440 6.4e-05 2048 175 1152 35840 125.942 27.9085 56.2516 818.051 1028.37 1028.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 690 0.000512 4096 195 2112 24640 6.59379 89.9195 208.665 305.222 305.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.000128 4096 360 2112 141680 28.4488 518.37 836.939 1383.81 1383.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000256 512 142 832 35840 4.65837 1.5831 9.15174 86.3363 101.913 102.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 6.4e-05 1024 200 2880 291200 21.196 13.5884 417.075 418.072 870.065 870.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 6.4e-05 2048 370 2624 232960 55.3366 28.0965 627.816 830.525 1541.94 1542.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.000512 2048 640 896 32760 3.45952 26.0757 135.721 165.298 165.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 6.4e-05 512 450 192 184320 21.024 6.72768 37.6925 209.148 274.804 274.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 6.4e-05 2048 175 1152 45056 125.412 28.3179 156.896 835.85 1146.68 1146.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 0.000512 4096 195 2112 25024 6.62282 211.939 209.715 428.32 428.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.000128 4096 360 2112 142080 28.4058 1207.62 838.51 2074.58 2074.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000256 512 142 832 40960 4.90861 1.69987 23.018 85.8558 115.664 115.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 6.4e-05 1024 200 2880 292864 21.0891 13.5828 966.292 419.483 1420.58 1420.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 6.4e-05 2048 370 2624 239616 54.838 28.312 1517.32 839.703 2440.33 2440.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.000512 2048 640 896 33088 3.48022 60.2196 137.552 201.295 201.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 6.4e-05 512 450 192 180224 21.3594 6.72128 24.9904 209.013 262.296 262.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 6.4e-05 2048 175 1152 40960 126.906 28.2563 97.2492 835.313 1087.94 1088.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 0.000512 4096 195 2112 24960 6.62528 143.155 209.537 359.361 359.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.000128 4096 360 2112 141952 28.4221 814.606 837.454 1680.53 1680.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000256 512 142 832 40960 4.9136 1.70739 15.4219 90.333 112.559 112.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 6.4e-05 1024 200 2880 292864 21.098 13.6819 624.218 419.091 1078.22 1078.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 6.4e-05 2048 370 2624 237568 54.9042 28.2484 1003.93 835.815 1923.06 1923.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.000512 2048 640 896 33024 3.48115 40.8945 137.195 181.614 181.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 6.4e-05 512 450 192 172032 21.5169 6.62838 20.0232 206.315 254.7 254.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 6.4e-05 2048 175 1152 36864 126.362 27.8877 73.0928 824.661 1052.22 1052.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 0.000512 4096 195 2112 24768 6.59456 118.284 208.853 333.776 333.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.000128 4096 360 2112 141888 28.4205 676.768 837.463 1542.7 1542.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000256 512 142 832 36864 4.77539 1.6265 11.513 87.6623 105.761 105.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 6.4e-05 1024 200 2880 291840 21.1162 13.4949 512.671 418.49 965.907 966.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 6.4e-05 2048 370 2624 236544 54.9004 28.16 826.725 832.707 1742.65 1742.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.000512 2048 640 896 32832 3.46931 33.9517 135.53 172.995 173.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 6.4e-05 512 450 192 180224 21.3852 6.72304 35.6831 209.254 273.268 273.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 6.4e-05 2048 175 1152 32768 129.674 28.397 61.9692 836.3 1056.55 1056.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 0.000512 4096 195 2112 24832 6.62323 110.169 209.69 326.543 326.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.000128 4096 360 2112 141824 28.4235 623.577 838.082 1490.13 1490.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000256 512 142 832 32768 5.00864 1.62579 9.69478 87.7414 104.257 104.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 6.4e-05 1024 200 2880 290816 21.1213 13.4899 458.7 418.196 911.64 911.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 6.4e-05 2048 370 2624 237568 54.8936 28.2409 758.246 836.736 1678.27 1678.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.000512 2048 640 896 32768 3.46656 31.0764 135.253 169.84 169.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 6.4e-05 512 450 192 163840 22.2288 6.63264 32.2695 206.349 267.704 267.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 440 6.4e-05 2048 175 1152 40960 125.175 27.9245 70.5459 824.643 1048.5 1048.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 0.000512 4096 195 2112 24640 6.61318 101.09 208.8 316.549 316.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.000128 4096 360 2112 141760 28.4244 574.853 837.253 1440.58 1440.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000256 512 142 832 30720 4.93978 1.5831 8.65526 86.3773 101.729 101.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 6.4e-05 1024 200 2880 289280 21.0257 13.5229 420.693 415.815 871.185 871.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 6.4e-05 2048 370 2624 230400 55.034 27.904 678.842 824.632 1586.57 1586.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.000512 2048 640 896 32640 3.46298 27.9354 134.969 166.411 166.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 6.4e-05 512 450 192 147456 22.0404 6.55398 28.5768 198.388 255.782 255.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 440 6.4e-05 2048 175 1152 24576 124.891 27.5433 42.7037 792.81 988.163 988.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 690 0.000512 4096 195 2112 24576 6.61299 96.6809 209.058 312.396 312.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.000128 4096 360 2112 141696 28.4344 546.673 838.256 1413.41 1413.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000256 512 142 832 36864 4.79814 1.62518 9.69309 87.8324 104.13 104.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 6.4e-05 1024 200 2880 288768 21.141 13.4636 387.918 417.081 839.734 839.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 6.4e-05 2048 370 2624 233472 54.5494 27.9439 647.131 825.78 1555.56 1555.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.000512 2048 640 896 32640 3.46093 27.2003 135.265 165.969 166.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1070 6.4e-05 512 450 256 171008 22.3199 6.93386 58.7653 209.883 298.125 298.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 6.4e-05 512 450 256 169984 22.2211 6.72803 50.1623 208.972 288.306 288.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 6.4e-05 512 450 256 167936 22.3494 6.71955 43.9842 208.971 282.248 282.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 6.4e-05 512 450 256 165888 22.0644 6.63347 44.7829 206.277 279.984 280.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 6.4e-05 512 450 256 163840 22.6261 6.72218 43.2498 209.006 281.827 281.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 6.4e-05 512 450 256 163840 22.1755 6.63277 43.1804 206.439 278.647 278.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 6.4e-05 512 450 256 159744 22.4804 6.63165 41.4869 206.347 277.163 277.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 6.4e-05 512 450 256 157696 21.9954 6.58275 41.7498 202.214 272.76 272.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 6.4e-05 512 450 256 163840 22.6681 6.72144 43.1537 209.273 282.038 282.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 6.4e-05 512 450 180 172032 20.8404 6.58016 47.7785 202.36 277.784 277.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 6.4e-05 2048 175 1140 14336 130.476 27.6011 59.2716 808.678 1026.24 1026.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 690 0.000512 4096 195 2160 24416 6.59626 323.984 208.99 539.614 539.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1860 0.000128 4096 360 2100 142016 28.4303 1851.25 838.613 2718.34 2718.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 560 0.000256 512 142 840 28672 5.04384 1.58205 6.18192 89.3585 102.348 102.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1710 6.4e-05 1024 200 2880 292096 21.0681 13.5017 332.265 419.001 785.964 786.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 6.4e-05 2048 370 2640 236544 55.2305 28.3771 659.459 837.504 1580.74 1580.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 0.000512 2048 640 900 32928 3.50781 88.3956 139.941 231.887 231.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 6.4e-05 512 450 192 172032 20.858 6.58272 47.5137 202.232 277.408 277.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 6.4e-05 2048 175 1152 28672 126.715 27.6478 115.758 808.171 1078.51 1078.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 690 0.000512 4096 195 2112 24864 6.62291 321.133 209.555 537.356 537.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1860 0.000128 4096 360 2112 141792 28.43 1851.85 837.196 2717.52 2717.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 560 0.000256 512 142 832 35840 4.64515 1.57875 7.31392 89.1634 102.883 103.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1710 6.4e-05 1024 200 2880 292096 21.0921 13.4922 323.617 431.266 789.596 789.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 6.4e-05 2048 370 2624 236544 55.2861 28.6195 644.872 837.769 1566.72 1566.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 0.000512 2048 640 896 32928 3.49773 85.7375 139.158 228.439 228.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 6.4e-05 512 450 200 179200 20.8067 6.60752 49.6996 204.638 281.975 282.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 440 6.4e-05 2048 175 1100 0 27.7709 0.004096 817.735 845.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 690 0.000512 4096 195 2150 24360 34.3539 323.949 1026.21 1384.65 539.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1860 0.000128 4096 360 2100 141960 28.418 1887.34 837.895 2753.7 2753.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 560 0.000256 512 142 850 35840 4.65882 1.5848 7.65155 89.0883 103.17 103.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1710 6.4e-05 1024 200 2900 291200 21.199 13.5453 335.198 417.985 788.059 788.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 6.4e-05 2048 370 2650 232960 55.4387 28.0719 666.263 830.37 1580.31 1580.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 0.000512 2048 640 850 33040 3.46301 84.8794 137.902 226.291 226.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 6.4e-05 512 450 192 179200 20.7823 6.6007 51.1903 204.655 283.455 283.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 440 6.4e-05 2048 175 1104 0 27.7231 0.00432 817.803 845.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 690 0.000512 4096 195 2112 24640 34.2961 310.385 1026.44 1371.26 525.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1860 0.000128 4096 360 2112 141680 28.438 1895.84 849.646 2773.97 2774.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 560 0.000256 512 142 864 35840 4.66253 1.5831 7.50269 89.7713 103.705 103.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1710 6.4e-05 1024 200 2880 291200 21.2029 13.524 332.921 418.019 785.797 785.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 6.4e-05 2048 370 2640 232960 55.4087 28.1035 656.619 829.865 1570.16 1570.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 0.000512 2048 640 864 33040 3.47978 86.3621 138.659 228.547 228.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 6.4e-05 512 450 192 188416 20.7708 6.72154 50.0476 209.039 286.808 286.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 6.4e-05 2048 175 1120 40960 127.23 28.2598 184.778 835.415 1175.92 1176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 690 0.000512 4096 195 2112 24960 6.62896 322.796 209.565 539.033 539.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1860 0.000128 4096 360 2112 141952 28.4133 1860.92 837.564 2726.94 2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 560 0.000256 512 142 832 40960 4.91629 1.70598 10.3534 93.5193 110.679 110.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1710 6.4e-05 1024 200 2880 293888 21.0924 13.66 380.84 419.23 834.959 835.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 6.4e-05 2048 370 2624 237568 55.0727 28.252 732.041 835.376 1650.92 1651.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 0.000512 2048 640 864 33152 3.4928 85.5769 139.973 229.087 229.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 6.4e-05 512 450 192 184320 20.604 6.64246 54.4524 206.478 288.397 288.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 6.4e-05 2048 175 1120 30720 128.579 28.12 185.171 825.171 1167.26 1167.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 690 0.000512 4096 195 2112 24480 6.58925 452.353 208.824 667.812 667.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1860 0.000128 4096 360 2112 141600 28.4202 2634.72 837.384 3500.57 3500.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 560 0.000256 512 142 832 30720 5.42627 1.69155 10.5857 90.6744 108.562 108.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1710 6.4e-05 1024 200 2880 291840 21.0443 13.7252 572.301 417.94 1025.14 1025.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 6.4e-05 2048 370 2624 230400 55.011 27.964 1062.77 825.17 1971.08 1971.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 0.000512 2048 640 864 32640 3.45674 121.909 135.498 260.924 260.972
