// Seed: 2142057469
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    output logic id_10
);
  type_16(
      1, 1, 1
  ); type_17(
      1, id_9[1'b0], 1
  );
endmodule
