/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:6:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=generateHeader_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS inline
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:20:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=getPacketID_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS inline
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:28:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=receive4DDR_XLX_SEP_ PragmaOptions=off_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS inline off
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=receive4DDR_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:61:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=function_instantiate_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=receive4AIE_XLX_SEP_ PragmaOptions=variable=fromAIEstrm_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS FUNCTION_INSTANTIATE variable=fromAIEstrm
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:62:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=receive4AIE_XLX_SEP_ PragmaOptions=off_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS inline off
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:77:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=receive4AIE_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:97:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=send2AIE_XLX_SEP_ PragmaOptions=off_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS inline off
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:113:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=send2AIE_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:143:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=DDR2FIFO_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:151:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=DDR2FIFO_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:163:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=bind_storage_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Send_XLX_SEP_ PragmaOptions=variable=fifo type=fifo impl=bram_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS bind_storage variable=fifo type=fifo impl=bram
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:165:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Send_XLX_SEP_ PragmaOptions=off_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INLINE off
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:173:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=dataflow_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Send_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS dataflow
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:199:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FIFO2DDR_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:211:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=bind_storage_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Receive_XLX_SEP_ PragmaOptions=variable=fifo type=fifo impl=uram_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS bind_storage variable=fifo type=fifo impl=uram
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:212:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=inline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Receive_XLX_SEP_ PragmaOptions=off_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INLINE off
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:221:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=dataflow_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=Receive_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS dataflow
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:257:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=RoundRobin_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:262:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=RoundRobin_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:268:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=RoundRobin_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:276:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=RoundRobin_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:281:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=RoundRobin_XLX_SEP_ PragmaOptions=II = 1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE II = 1
        ^
directive:1:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=name=TopPL_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=TopPL
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:337:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem0 port = dataIn depth = 8192_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem0 port = dataIn depth = 8192
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:339:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem1 port = U depth = 8192_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem1 port = U depth = 8192
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:341:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem2 port = S depth = 8192_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem2 port = S depth = 8192
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:343:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem3 port = ConvArray depth = 8192_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem3 port = ConvArray depth = 8192
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:345:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = dataIn bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = dataIn bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:346:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = U bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = U bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:347:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = S bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = S bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:348:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = ITER bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = ITER bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:349:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = ConvArray bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = ConvArray bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:350:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=s_axilite port = return bundle = control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port = return bundle = control
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:352:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = sweep_tx0_0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = sweep_tx0_0
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:353:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = sweep_tx0_1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = sweep_tx0_1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:354:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = sweep_rx0_0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = sweep_rx0_0
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:355:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = sweep_rx0_1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = sweep_rx0_1
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:357:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = norm_tx0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = norm_tx0
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:358:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=axis port = norm_rx0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE axis port = norm_rx0
        ^
/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:360:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=dataflow_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=TopPL_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS dataflow
        ^
41 warnings generated.
