Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 21 17:05:47 2023
| Host         : DESKTOP-C15GLBI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_io_timing_summary_routed.rpt -pb top_io_timing_summary_routed.pb -rpx top_io_timing_summary_routed.rpx -warn_on_violation
| Design       : top_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (147)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: kboard/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kboard/uut/db_clk/O_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: vga/clk_div/clock_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (147)
--------------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.691        0.000                      0                    3        0.347        0.000                      0                    3        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.691        0.000                      0                    3        0.347        0.000                      0                    3        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 vga/clk_div/clock_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.676ns (20.456%)  route 2.629ns (79.544%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/clk_div/clock_pulse_reg/Q
                         net (fo=1, routed)           0.568     6.111    vga/clk_div/clock_pulse_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.207 r  vga/clk_div/clock_pulse_reg_0_BUFG_inst/O
                         net (fo=35, routed)          2.060     8.267    vga/clk_div/clock_pulse_reg_0_BUFG
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  vga/clk_div/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     8.391    vga/clk_div/clock_pulse_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    vga/clk_div/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 kboard/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kboard/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.580ns (37.061%)  route 0.985ns (62.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  kboard/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.985     6.527    kboard/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.651 r  kboard/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     6.651    kboard/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    kboard/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.743ns (52.394%)  route 0.675ns (47.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.675     6.180    vga/clk_div/counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.324     6.504 r  vga/clk_div/counter_i_1/O
                         net (fo=1, routed)           0.000     6.504    vga/clk_div/counter_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    vga/clk_div/counter_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                  8.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.228     1.802    vga/clk_div/counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  vga/clk_div/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga/clk_div/counter_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    vga/clk_div/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.228     1.802    vga/clk_div/counter
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.098     1.900 r  vga/clk_div/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga/clk_div/clock_pulse_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    vga/clk_div/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 kboard/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kboard/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.758%)  route 0.365ns (66.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  kboard/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.365     1.952    kboard/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  kboard/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.997    kboard/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    kboard/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    kboard/ScanCode_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    kboard/ScanCode_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    kboard/ScanCode_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/O_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 1.576ns (24.010%)  route 4.988ns (75.990%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     5.720 r  kboard/uut/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.844     6.564    kboard/uut/db_data/O_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  kboard/uut/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 1.924ns (30.349%)  route 4.417ns (69.651%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.497     4.945    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.150     5.095 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.920     6.015    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.326     6.341 r  kboard/uut/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.341    kboard/uut/db_clk/count[1]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  kboard/uut/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.924ns (30.384%)  route 4.409ns (69.616%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.497     4.945    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.150     5.095 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.913     6.008    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.326     6.334 r  kboard/uut/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.334    kboard/uut/db_clk/count[2]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  kboard/uut/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.604ns (25.347%)  route 4.724ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.748 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.580     6.328    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  kboard/uut/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.604ns (25.347%)  route 4.724ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.748 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.580     6.328    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  kboard/uut/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.604ns (25.347%)  route 4.724ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.748 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.580     6.328    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  kboard/uut/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.604ns (25.347%)  route 4.724ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.748 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.580     6.328    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  kboard/uut/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.604ns (25.347%)  route 4.724ns (74.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.144     5.596    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.748 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.580     6.328    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  kboard/uut/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/O_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 1.924ns (31.343%)  route 4.216ns (68.657%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.497     4.945    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.150     5.095 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.184     5.279    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.326     5.605 r  kboard/uut/db_clk/O_i_1/O
                         net (fo=1, routed)           0.535     6.140    kboard/uut/db_clk/O_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  kboard/uut/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 1.924ns (32.364%)  route 4.022ns (67.636%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.497     4.945    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.150     5.095 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.525     5.620    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.326     5.946 r  kboard/uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.946    kboard/uut/db_clk/count[0]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  kboard/uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.385%)  route 0.127ns (46.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[2]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/datacur_reg[2]/Q
                         net (fo=2, routed)           0.127     0.273    kboard/uut/p_1_in[2]
    SLICE_X2Y39          FDRE                                         r  kboard/uut/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.146ns (52.876%)  route 0.130ns (47.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[1]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/datacur_reg[1]/Q
                         net (fo=2, routed)           0.130     0.276    kboard/uut/p_1_in[1]
    SLICE_X3Y38          FDRE                                         r  kboard/uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.373%)  route 0.138ns (45.627%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kboard/uut/keycode_reg[5]/Q
                         net (fo=3, routed)           0.138     0.302    kboard/uut/D[5]
    SLICE_X2Y39          FDRE                                         r  kboard/uut/keycode_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/dmod480/sx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/dmod480/sx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  vga/dmod480/sx_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/dmod480/sx_reg[1]/Q
                         net (fo=8, routed)           0.093     0.257    vga/dmod480/sx[1]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  vga/dmod480/sx[5]_i_1/O
                         net (fo=1, routed)           0.000     0.302    vga/dmod480/p_0_in__0[5]
    SLICE_X3Y37          FDRE                                         r  vga/dmod480/sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.191ns (60.294%)  route 0.126ns (39.706%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  kboard/uut/cnt_reg[2]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/cnt_reg[2]/Q
                         net (fo=13, routed)          0.126     0.272    kboard/uut/cnt_reg[2]
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.045     0.317 r  kboard/uut/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    kboard/uut/datacur[3]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  kboard/uut/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.191ns (60.076%)  route 0.127ns (39.924%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  kboard/uut/cnt_reg[2]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/cnt_reg[2]/Q
                         net (fo=13, routed)          0.127     0.273    kboard/uut/cnt_reg[2]
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  kboard/uut/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    kboard/uut/datacur[5]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  kboard/uut/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.198%)  route 0.178ns (55.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.178     0.319    kboard/uut/D[0]
    SLICE_X3Y38          FDRE                                         r  kboard/uut/keycode_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.069%)  route 0.179ns (55.931%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.179     0.320    kboard/uut/D[4]
    SLICE_X3Y38          FDRE                                         r  kboard/uut/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.948%)  route 0.179ns (55.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[4]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/datacur_reg[4]/Q
                         net (fo=2, routed)           0.179     0.325    kboard/uut/p_1_in[4]
    SLICE_X3Y40          FDRE                                         r  kboard/uut/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.146ns (44.548%)  route 0.182ns (55.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[5]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/datacur_reg[5]/Q
                         net (fo=2, routed)           0.182     0.328    kboard/uut/p_1_in[5]
    SLICE_X2Y39          FDRE                                         r  kboard/uut/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.027ns  (logic 0.766ns (25.305%)  route 2.261ns (74.695%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.839     8.183    vga/display_r[3]
    SLICE_X0Y33          FDRE                                         r  vga/VGA_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.692ns  (logic 0.766ns (28.457%)  route 1.926ns (71.543%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.503     7.848    vga/display_r[3]
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.589ns  (logic 0.766ns (29.582%)  route 1.823ns (70.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.401     7.746    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 0.766ns (30.018%)  route 1.786ns (69.982%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.363     7.708    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.549ns  (logic 0.766ns (30.052%)  route 1.783ns (69.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.360     7.705    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.406ns  (logic 0.766ns (31.837%)  route 1.640ns (68.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kboard/ScanCode_reg[2]/Q
                         net (fo=2, routed)           0.789     6.463    kboard/ScanCode[2]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.124     6.587 r  kboard/VGA_Red[3]_i_5/O
                         net (fo=1, routed)           0.633     7.221    vga/dmod480/VGA_Red_reg[3]_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.345 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.218     7.562    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.231ns (38.895%)  route 0.363ns (61.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.084     2.070    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.231ns (35.630%)  route 0.417ns (64.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.138     2.124    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.231ns (35.550%)  route 0.419ns (64.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.139     2.126    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.231ns (35.390%)  route 0.422ns (64.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.142     2.129    vga/display_r[3]
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.231ns (32.686%)  route 0.476ns (67.314%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.196     2.183    vga/display_r[3]
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.231ns (27.865%)  route 0.598ns (72.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kboard/ScanCode_reg[6]/Q
                         net (fo=1, routed)           0.098     1.715    kboard/ScanCode[6]
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  kboard/VGA_Red[3]_i_6/O
                         net (fo=1, routed)           0.181     1.942    vga/dmod480/VGA_Red_reg[3]_1
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  vga/dmod480/VGA_Red[3]_i_1/O
                         net (fo=6, routed)           0.319     2.305    vga/display_r[3]
    SLICE_X0Y33          FDRE                                         r  vga/VGA_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[1]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[3]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[5]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.518%)  route 3.207ns (79.482%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.888     4.035    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.855%)  route 2.795ns (77.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[15]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[15]/Q
                         net (fo=1, routed)           0.855     1.311    kboard/uut/sel0[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.124     1.435 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.591     2.026    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.150 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.873     3.024    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.475     3.623    kboard/uut_n_8
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.478ns (40.254%)  route 0.709ns (59.746%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[7]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  kboard/uut/keycode_reg[7]/Q
                         net (fo=3, routed)           0.709     1.187    kboard/uut_n_0
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.852%)  route 0.688ns (60.148%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.688     1.144    kboard/uut_n_3
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516     4.857    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.173%)  route 0.199ns (60.827%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[3]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[3]/Q
                         net (fo=3, routed)           0.199     0.327    kboard/uut_n_4
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[3]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.016%)  route 0.187ns (56.984%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[1]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    kboard/uut_n_6
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[1]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.959%)  route 0.187ns (57.041%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.187     0.328    kboard/uut_n_7
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.606%)  route 0.188ns (53.394%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kboard/uut/keycode_reg[5]/Q
                         net (fo=3, routed)           0.188     0.352    kboard/uut_n_2
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[5]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.843%)  route 0.194ns (54.157%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[2]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kboard/uut/keycode_reg[2]/Q
                         net (fo=3, routed)           0.194     0.358    kboard/uut_n_5
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[2]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.507%)  route 0.245ns (63.493%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.245     0.386    kboard/uut_n_3
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[4]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.112%)  route 0.240ns (61.888%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[6]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  kboard/uut/keycode_reg[6]/Q
                         net (fo=3, routed)           0.240     0.388    kboard/uut_n_1
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.958%)  route 0.252ns (63.042%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[7]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  kboard/uut/keycode_reg[7]/Q
                         net (fo=3, routed)           0.252     0.400    kboard/uut_n_0
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.696%)  route 0.229ns (52.304%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[2]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kboard/uut/keycode_reg[2]/Q
                         net (fo=3, routed)           0.063     0.227    kboard/uut/D[2]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.166     0.438    kboard/uut_n_8
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  kboard/ScanCode_reg[6]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.255%)  route 0.384ns (64.745%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[2]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kboard/uut/keycode_reg[2]/Q
                         net (fo=3, routed)           0.063     0.227    kboard/uut/D[2]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.321     0.593    kboard/uut_n_8
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    kboard/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  kboard/ScanCode_reg[0]/C





