-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_sinus_gen_0_0/sim/design_1_sinus_gen_0_0.v" \
-endlib
-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../circuit_simulation_project.srcs/sources_1/bd/design_1/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

