Version 4
SHEET 1 1292 680
WIRE -1744 -496 -1792 -496
WIRE -1680 -496 -1696 -496
WIRE -1664 -496 -1680 -496
WIRE -1584 -496 -1616 -496
WIRE -1360 -464 -1440 -464
WIRE -1680 -448 -1680 -496
WIRE -1584 -448 -1680 -448
WIRE -1792 -432 -1792 -496
WIRE -1360 -400 -1360 -464
WIRE -1392 -368 -1440 -368
WIRE -1280 -368 -1328 -368
WIRE -1264 -368 -1280 -368
WIRE -1792 -336 -1792 -352
WIRE -1264 -336 -1264 -368
WIRE -1360 -272 -1360 -336
WIRE -1360 -272 -1440 -272
WIRE -1680 -256 -1792 -256
WIRE -1600 -256 -1632 -256
WIRE -1264 -240 -1264 -272
WIRE -1152 -224 -1152 -240
WIRE -1792 -208 -1792 -256
WIRE -1792 -112 -1792 -128
WIRE -1152 -112 -1152 -144
FLAG -1264 -240 0
FLAG -1152 -112 0
FLAG -1792 -112 0
FLAG -1792 -336 0
FLAG -1440 -368 A
FLAG -1584 -496 !S
FLAG -1280 -368 Y
FLAG -1152 -240 $G_VDD
FLAG -1600 -256 A
FLAG -1440 -272 S
FLAG -1440 -464 !S
FLAG -1584 -448 S
SYMBOL cap -1280 -336 R0
WINDOW 3 28 48 Left 0
SYMATTR Value 50fF
SYMATTR InstName C1
SYMBOL voltage -1792 -224 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 20 97 Left 0
WINDOW 0 18 8 Left 0
SYMATTR Value PWL(0 3.3 40n 3.3 41n 0 70n 0 71n 3.3)
SYMATTR InstName V2
SYMBOL voltage -1152 -240 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -12 57 Left 0
SYMATTR Value 3.3V
SYMATTR InstName VDD
SYMBOL voltage -1792 -448 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 23 99 Left 0
WINDOW 0 21 9 Left 0
SYMATTR Value PULSE(0 3.3 5n 1n 1n 10n 20n)
SYMATTR InstName V1
SYMBOL inverter -1728 -496 R0
SYMATTR InstName X1
SYMBOL inverter -1648 -496 R0
SYMATTR InstName X2
SYMBOL inverter -1664 -256 R0
SYMATTR InstName X9
SYMBOL tg -1376 -352 R0
SYMATTR InstName X3
TEXT -1424 -120 Left 0 !.tran 100n
TEXT -1424 -152 Left 0 !.lib mhp_ns5.md
TEXT -1616 -576 Left 0 ;CMOS Transmission-Gate Test-Bench
