Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  1 23:50:39 2023
| Host         : Dawg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mult_toplevel_timing_summary_routed.rpt -pb mult_toplevel_timing_summary_routed.pb -rpx mult_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : mult_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   39          
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_curr_state_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg_B/data_out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.935        0.000                      0                  125        0.189        0.000                      0                  125        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.935        0.000                      0                  125        0.189        0.000                      0                  125        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.592     8.925    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.830    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[18]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    ctrl/FSM_onehot_curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.592     8.925    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.830    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[19]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    ctrl/FSM_onehot_curr_state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.592     8.925    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.830    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    ctrl/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.592     8.925    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.830    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[8]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    ctrl/FSM_onehot_curr_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.592     8.925    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.830    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[9]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X4Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    ctrl/FSM_onehot_curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.477%)  route 2.901ns (76.523%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.571     8.905    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.499    14.828    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism              0.270    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.857    ctrl/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.477%)  route 2.901ns (76.523%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.571     8.905    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.499    14.828    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[3]/C
                         clock pessimism              0.270    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.857    ctrl/FSM_onehot_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.477%)  route 2.901ns (76.523%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.571     8.905    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.499    14.828    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
                         clock pessimism              0.270    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.857    ctrl/FSM_onehot_curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.890ns (23.731%)  route 2.860ns (76.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.531     8.864    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.829    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[10]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    ctrl/FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.890ns (23.731%)  route 2.860ns (76.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     5.114    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.632 f  button_sync[0]/q_reg/Q
                         net (fo=2, routed)           1.028     6.659    ctrl/FSM_onehot_curr_state_reg[0]_0
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.783 r  ctrl/FSM_onehot_curr_state[19]_i_3/O
                         net (fo=1, routed)           0.667     7.450    ctrl/FSM_onehot_curr_state[19]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  ctrl/FSM_onehot_curr_state[19]_i_2/O
                         net (fo=1, routed)           0.635     8.209    ctrl/FSM_onehot_curr_state[19]_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  ctrl/FSM_onehot_curr_state[19]_i_1/O
                         net (fo=20, routed)          0.531     8.864    ctrl/FSM_onehot_curr_state[19]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.829    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[11]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    ctrl/FSM_onehot_curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.454    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  ctrl/FSM_onehot_curr_state_reg[13]/Q
                         net (fo=3, routed)           0.119     1.714    ctrl/FSM_onehot_curr_state_reg_n_0_[13]
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.968    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[14]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.071     1.525    ctrl/FSM_onehot_curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.455    ctrl/Clk_IBUF_BUFG
    SLICE_X5Y84          FDSE                                         r  ctrl/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDSE (Prop_fdse_C_Q)         0.141     1.596 r  ctrl/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=2, routed)           0.109     1.705    ctrl/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  ctrl/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    ctrl/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.969    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.501     1.468    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.091     1.559    ctrl/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 reg_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.734%)  route 0.125ns (40.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.451    reg_A/Clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  reg_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  reg_A/data_out_reg[7]/Q
                         net (fo=11, routed)          0.125     1.718    reg_A/Q[7]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  reg_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.763    reg_A/p_1_in[6]
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     1.965    reg_A/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[6]/C
                         clock pessimism             -0.501     1.464    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.556    reg_A/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.455    ctrl/Clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  ctrl/FSM_onehot_curr_state_reg[6]/Q
                         net (fo=4, routed)           0.139     1.736    ctrl/FSM_onehot_curr_state_reg_n_0_[6]
    SLICE_X5Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.969    ctrl/Clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.071     1.526    ctrl/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.880%)  route 0.188ns (57.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.453    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  ctrl/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=5, routed)           0.188     1.782    ctrl/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.969    ctrl/Clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/C
                         clock pessimism             -0.500     1.469    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.070     1.539    ctrl/FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reg_A/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.850%)  route 0.195ns (51.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.451    reg_A/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  reg_A/data_out_reg[6]/Q
                         net (fo=12, routed)          0.195     1.787    reg_A/Q[6]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  reg_A/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    reg_A/p_1_in[5]
    SLICE_X2Y78          FDRE                                         r  reg_A/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     1.965    reg_A/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  reg_A/data_out_reg[5]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.121     1.586    reg_A/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.163%)  route 0.193ns (57.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.455    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  ctrl/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=3, routed)           0.193     1.790    ctrl/FSM_onehot_curr_state_reg_n_0_[9]
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.968    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[10]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.070     1.538    ctrl/FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.456    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  hexd/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.735    hexd/counter_reg_n_0_[14]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  hexd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    hexd/counter_reg[12]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.970    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[14]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.590    hexd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.453    hexd/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  hexd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  hexd/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.732    hexd/counter_reg_n_0_[2]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  hexd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    hexd/counter_reg[0]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  hexd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     1.967    hexd/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  hexd/counter_reg[2]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.587    hexd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.454    hexd/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  hexd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  hexd/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.733    hexd/counter_reg_n_0_[6]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  hexd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    hexd/counter_reg[4]_i_1_n_5
    SLICE_X2Y81          FDRE                                         r  hexd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.968    hexd/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  hexd/counter_reg[6]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.588    hexd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79    NewX/Data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77    button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77    button_sync[1]/q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y84    ctrl/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    NewX/Data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    NewX/Data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84    ctrl/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84    ctrl/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    NewX/Data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    NewX/Data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77    button_sync[1]/q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84    ctrl/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84    ctrl/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83    ctrl/FSM_onehot_curr_state_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.160ns  (logic 4.529ns (40.577%)  route 6.632ns (59.423%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=24, routed)          1.688     7.332    reg_A/p_0_in[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.456 r  reg_A/hex_seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.780     8.236    reg_A/hex_seg_OBUF[5]_inst_i_7_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.124     8.360 r  reg_A/hex_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.879     9.240    reg_B/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.124     9.364 r  reg_B/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.304     9.668    reg_B/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  reg_B/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.980    12.772    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    16.286 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.286    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 4.292ns (40.805%)  route 6.226ns (59.195%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.127    hexd/Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  hexd/counter_reg[16]/Q
                         net (fo=27, routed)          1.797     7.442    reg_B/p_0_in[1]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.566 r  reg_B/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.859     8.426    reg_A/hex_seg[4]
    SLICE_X5Y78          LUT4 (Prop_lut4_I1_O)        0.124     8.550 r  reg_A/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.569    12.119    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526    15.644 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.644    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.845ns (46.478%)  route 5.580ns (53.522%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.612     5.120    reg_A/Clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  reg_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  reg_A/data_out_reg[7]/Q
                         net (fo=11, routed)          1.184     6.760    reg_A/Q[7]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.152     6.912 r  reg_A/hex_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.962     7.874    reg_B/hex_seg_OBUF[6]_inst_i_1_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.326     8.200 r  reg_B/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.200    reg_B/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y81          MUXF7 (Prop_muxf7_I0_O)      0.212     8.412 r  reg_B/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.433    11.846    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.699    15.545 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.545    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.618ns (44.846%)  route 5.680ns (55.154%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.612     5.120    reg_A/Clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  reg_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  reg_A/data_out_reg[7]/Q
                         net (fo=11, routed)          1.184     6.760    reg_A/Q[7]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.884 r  reg_A/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.948     7.832    reg_B/hex_seg_OBUF[1]_inst_i_1_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.956 r  reg_B/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.956    reg_B/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.168 r  reg_B/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.548    11.716    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.702    15.418 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.418    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.159ns (40.901%)  route 6.010ns (59.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.127    hexd/Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  hexd/counter_reg[16]/Q
                         net (fo=27, routed)          1.823     7.468    hexd/p_0_in[1]
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  hexd/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.186    11.779    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.517    15.296 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.296    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 4.610ns (46.012%)  route 5.409ns (53.988%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.121    reg_A/Clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  reg_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  reg_A/data_out_reg[2]/Q
                         net (fo=13, routed)          1.049     6.626    reg_A/Q[2]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.750 r  reg_A/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.812     7.562    reg_B/hex_seg_OBUF[2]_inst_i_1_1
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  reg_B/hex_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.686    reg_B/hex_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X6Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     7.900 r  reg_B/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.548    11.448    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.692    15.140 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.140    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.284ns (43.673%)  route 5.525ns (56.327%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=24, routed)          1.527     7.171    reg_A/p_0_in[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.295 r  reg_A/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.802     8.097    reg_A/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  reg_A/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.196    11.417    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    14.935 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.935    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 4.388ns (45.605%)  route 5.234ns (54.395%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.127    hexd/Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  hexd/counter_reg[16]/Q
                         net (fo=27, routed)          1.194     6.838    hexd/p_0_in[1]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.152     6.990 r  hexd/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.041    11.031    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.718    14.750 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.750    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 4.276ns (44.509%)  route 5.331ns (55.491%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=24, routed)          1.526     7.170    reg_A/p_0_in[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  reg_A/hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.800     8.094    reg_B/hex_seg[0]_0
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.218 r  reg_B/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.005    11.223    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510    14.732 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.732    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.851ns  (logic 4.168ns (47.098%)  route 4.682ns (52.902%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=24, routed)          1.316     6.960    hexd/p_0_in[0]
    SLICE_X6Y81          LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  hexd/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.366    10.450    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.526    13.976 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.976    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/SHIFTXAB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.453    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  ctrl/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=5, routed)           0.065     1.660    ctrl/FSM_onehot_curr_state_reg_n_0_[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.045     1.705 r  ctrl/SHIFTXAB_reg_i_1/O
                         net (fo=1, routed)           0.116     1.821    ctrl/SHIFTXAB_reg_i_1_n_0
    SLICE_X5Y82          LDCE                                         r  ctrl/SHIFTXAB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/ADD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.186ns (28.428%)  route 0.468ns (71.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.453    ctrl/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  ctrl/FSM_onehot_curr_state_reg[3]/Q
                         net (fo=5, routed)           0.243     1.837    ctrl/FSM_onehot_curr_state_reg_n_0_[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  ctrl/ADD_reg_i_1/O
                         net (fo=1, routed)           0.226     2.108    ctrl/ADD_reg_i_1_n_0
    SLICE_X5Y83          LDCE                                         r  ctrl/ADD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/SUB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.209ns (29.354%)  route 0.503ns (70.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.452    reg_B/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  reg_B/data_out_reg[0]/Q
                         net (fo=11, routed)          0.274     1.890    reg_B/Bval_OBUF[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.935 r  reg_B/SUB_reg_i_1/O
                         net (fo=1, routed)           0.229     2.164    ctrl/data_out_reg[1]
    SLICE_X5Y81          LDCE                                         r  ctrl/SUB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.389ns (81.010%)  route 0.326ns (18.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.454    reg_B/Clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  reg_B/data_out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  reg_B/data_out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.921    lopt_4
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.169 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.169    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.359ns (79.172%)  route 0.358ns (20.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.452    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_B/data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.358     1.951    lopt_2
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.169 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.169    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.367ns (79.417%)  route 0.354ns (20.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.452    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_B/data_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.354     1.948    lopt_3
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.173 r  Bval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.173    Bval[3]
    D15                                                               r  Bval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.371ns (79.225%)  route 0.360ns (20.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.451    reg_A/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  reg_A/data_out_reg[4]/Q
                         net (fo=14, routed)          0.360     1.952    Aval_OBUF[4]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.183 r  Aval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.183    Aval[4]
    C18                                                               r  Aval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.388ns (79.698%)  route 0.353ns (20.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.454    reg_B/Clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  reg_B/data_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  reg_B/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.353     1.949    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.195 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.195    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_B/data_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.414ns (80.808%)  route 0.336ns (19.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.452    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  reg_B/data_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.336     1.916    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.286     3.203 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.203    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.389ns (78.539%)  route 0.379ns (21.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.451    reg_A/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  reg_A/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  reg_A/data_out_reg[5]/Q
                         net (fo=12, routed)          0.379     1.995    Aval_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.220 r  Aval_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.220    Aval[5]
    D18                                                               r  Aval[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw[3]
                            (input port)
  Destination:            NewX/Data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 2.238ns (28.677%)  route 5.567ns (71.323%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Sw[3] (IN)
                         net (fo=0)                   0.000     0.000    Sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.506     4.997    ctrl/Sw_IBUF[3]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.152     5.149 r  ctrl/data_out[4]_i_4/O
                         net (fo=2, routed)           0.953     6.102    ctrl/Sw[3]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.348     6.450 r  ctrl/Data_out_i_5/O
                         net (fo=1, routed)           0.451     6.901    ctrl/Data_out_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  ctrl/Data_out_i_2/O
                         net (fo=1, routed)           0.656     7.681    ctrl/Data_out_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  ctrl/Data_out_i_1/O
                         net (fo=1, routed)           0.000     7.805    NewX/Data_out_reg_0
    SLICE_X0Y79          FDRE                                         r  NewX/Data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.498     4.827    NewX/Clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  NewX/Data_out_reg/C

Slack:                    inf
  Source:                 Sw[3]
                            (input port)
  Destination:            reg_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 2.238ns (29.488%)  route 5.352ns (70.512%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Sw[3] (IN)
                         net (fo=0)                   0.000     0.000    Sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.506     4.997    ctrl/Sw_IBUF[3]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.152     5.149 f  ctrl/data_out[4]_i_4/O
                         net (fo=2, routed)           0.962     6.111    reg_A/data_out_reg[4]_2
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.348     6.459 r  reg_A/data_out[4]_i_2/O
                         net (fo=3, routed)           0.448     6.907    reg_A/data_out[4]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.031 r  reg_A/data_out[7]_i_5/O
                         net (fo=2, routed)           0.435     7.466    ctrl/data_out_reg[7]_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I4_O)        0.124     7.590 r  ctrl/data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     7.590    reg_A/D[1]
    SLICE_X0Y78          FDRE                                         r  reg_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_A/Clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  reg_A/data_out_reg[7]/C

Slack:                    inf
  Source:                 Sw[3]
                            (input port)
  Destination:            reg_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.452ns  (logic 2.238ns (30.034%)  route 5.214ns (69.966%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Sw[3] (IN)
                         net (fo=0)                   0.000     0.000    Sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.506     4.997    ctrl/Sw_IBUF[3]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.152     5.149 f  ctrl/data_out[4]_i_4/O
                         net (fo=2, routed)           0.962     6.111    reg_A/data_out_reg[4]_2
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.348     6.459 r  reg_A/data_out[4]_i_2/O
                         net (fo=3, routed)           0.448     6.907    reg_A/data_out[4]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.031 r  reg_A/data_out[7]_i_5/O
                         net (fo=2, routed)           0.297     7.328    reg_A/data_out_reg[4]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.124     7.452 r  reg_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     7.452    reg_A/p_1_in[6]
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_A/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[6]/C

Slack:                    inf
  Source:                 Sw[3]
                            (input port)
  Destination:            reg_A/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 2.238ns (30.606%)  route 5.075ns (69.394%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Sw[3] (IN)
                         net (fo=0)                   0.000     0.000    Sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.506     4.997    ctrl/Sw_IBUF[3]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.152     5.149 f  ctrl/data_out[4]_i_4/O
                         net (fo=2, routed)           0.962     6.111    reg_A/data_out_reg[4]_2
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.348     6.459 r  reg_A/data_out[4]_i_2/O
                         net (fo=3, routed)           0.444     6.903    reg_A/data_out[4]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.027 r  reg_A/data_out[5]_i_2/O
                         net (fo=1, routed)           0.162     7.189    reg_A/data_out[5]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124     7.313 r  reg_A/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.313    reg_A/p_1_in[5]
    SLICE_X2Y78          FDRE                                         r  reg_A/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_A/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  reg_A/data_out_reg[5]/C

Slack:                    inf
  Source:                 Sw[3]
                            (input port)
  Destination:            reg_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.145ns  (logic 2.114ns (29.590%)  route 5.031ns (70.410%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Sw[3] (IN)
                         net (fo=0)                   0.000     0.000    Sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.506     4.997    ctrl/Sw_IBUF[3]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.152     5.149 f  ctrl/data_out[4]_i_4/O
                         net (fo=2, routed)           0.962     6.111    reg_A/data_out_reg[4]_2
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.348     6.459 r  reg_A/data_out[4]_i_2/O
                         net (fo=3, routed)           0.562     7.021    reg_A/data_out[4]_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.124     7.145 r  reg_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.145    reg_A/p_1_in[4]
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_A/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_A/data_out_reg[4]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.690ns  (logic 1.837ns (27.465%)  route 4.852ns (72.535%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.914     5.380    reg_A/Sw_IBUF[0]
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  reg_A/data_out[2]_i_2/O
                         net (fo=4, routed)           0.675     6.179    reg_A/data_out_reg[0]_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.303 r  reg_A/data_out[3]_i_2/O
                         net (fo=1, routed)           0.263     6.566    reg_A/data_out[3]_i_2_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.690 r  reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.690    reg_A/p_1_in[3]
    SLICE_X3Y79          FDRE                                         r  reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  reg_A/data_out_reg[3]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_B/data_out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.615ns (25.885%)  route 4.625ns (74.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.962     5.427    button_sync[1]/Sw_IBUF[0]
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.150     5.577 r  button_sync[1]/data_out[0]_i_1__0/O
                         net (fo=2, routed)           0.664     6.241    reg_B/data_out_reg[0]_1
    SLICE_X6Y81          FDRE                                         r  reg_B/data_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_B/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  reg_B/data_out_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_A/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.214ns  (logic 1.713ns (27.573%)  route 4.500ns (72.427%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.914     5.380    reg_A/Sw_IBUF[0]
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     5.504 r  reg_A/data_out[2]_i_2/O
                         net (fo=4, routed)           0.586     6.090    reg_A/data_out_reg[0]_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.214 r  reg_A/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.214    reg_A/p_1_in[2]
    SLICE_X3Y79          FDRE                                         r  reg_A/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  reg_A/data_out_reg[2]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_B/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.051ns  (logic 1.615ns (26.694%)  route 4.436ns (73.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.962     5.427    button_sync[1]/Sw_IBUF[0]
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.150     5.577 r  button_sync[1]/data_out[0]_i_1__0/O
                         net (fo=2, routed)           0.474     6.051    reg_B/data_out_reg[0]_1
    SLICE_X6Y81          FDRE                                         r  reg_B/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.497     4.826    reg_B/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  reg_B/data_out_reg[0]/C

Slack:                    inf
  Source:                 Sw[4]
                            (input port)
  Destination:            reg_B/data_out_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.981ns  (logic 1.589ns (26.563%)  route 4.392ns (73.437%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Sw[4] (IN)
                         net (fo=0)                   0.000     0.000    Sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[4]_inst/O
                         net (fo=6, routed)           3.558     5.023    button_sync[1]/Sw_IBUF[4]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.124     5.147 r  button_sync[1]/data_out[4]_i_1__0/O
                         net (fo=2, routed)           0.834     5.981    reg_B/data_out_reg[4]_1
    SLICE_X3Y81          FDRE                                         r  reg_B/data_out_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.499     4.828    reg_B/Clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  reg_B/data_out_reg[4]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/ADD_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_A/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.203ns (43.076%)  route 0.268ns (56.924%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          LDCE                         0.000     0.000 r  ctrl/ADD_reg/G
    SLICE_X5Y83          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/ADD_reg/Q
                         net (fo=22, routed)          0.268     0.426    reg_A/adden
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.045     0.471 r  reg_A/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.471    reg_A/p_1_in[0]
    SLICE_X4Y78          FDRE                                         r  reg_A/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.963    reg_A/Clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  reg_A/data_out_reg[0]/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.203ns (40.885%)  route 0.294ns (59.115%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.116     0.497    reg_B/data_out_reg[7]_0
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.964    reg_B/Clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[1]/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.203ns (40.885%)  route 0.294ns (59.115%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.116     0.497    reg_B/data_out_reg[7]_0
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.964    reg_B/Clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[5]/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.203ns (40.885%)  route 0.294ns (59.115%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.116     0.497    reg_B/data_out_reg[7]_0
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.964    reg_B/Clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  reg_B/data_out_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 ctrl/ADD_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_A/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.203ns (36.341%)  route 0.356ns (63.660%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          LDCE                         0.000     0.000 r  ctrl/ADD_reg/G
    SLICE_X5Y83          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/ADD_reg/Q
                         net (fo=22, routed)          0.356     0.514    ctrl/adden
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.045     0.559 r  ctrl/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.559    reg_A/D[0]
    SLICE_X4Y79          FDRE                                         r  reg_A/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.964    reg_A/Clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  reg_A/data_out_reg[1]/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.203ns (33.946%)  route 0.395ns (66.054%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.218     0.598    reg_B/data_out_reg[7]_0
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.966    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.203ns (33.946%)  route 0.395ns (66.054%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.218     0.598    reg_B/data_out_reg[7]_0
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.966    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.203ns (33.946%)  route 0.395ns (66.054%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.218     0.598    reg_B/data_out_reg[7]_0
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.966    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.203ns (33.946%)  route 0.395ns (66.054%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.218     0.598    reg_B/data_out_reg[7]_0
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.966    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[6]/C

Slack:                    inf
  Source:                 ctrl/SHIFTXAB_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_B/data_out_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.203ns (33.946%)  route 0.395ns (66.054%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ctrl/SHIFTXAB_reg/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ctrl/SHIFTXAB_reg/Q
                         net (fo=2, routed)           0.177     0.335    ctrl/shiften
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  ctrl/data_out[7]_i_1__0/O
                         net (fo=16, routed)          0.218     0.598    reg_B/data_out_reg[7]_0
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     1.966    reg_B/Clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  reg_B/data_out_reg[6]_lopt_replica/C





