m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/dev_tools/FPGA/Modelsim/20.1
vspi_master
Z0 !s110 1633105335
!i10b 1
!s100 0nNLk5nmF5F1_<>3`ejHV0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Izb_;h:>O<:I^S69EH`jOU2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/dev/FPGA/DREC-fpga/homework/3_interfaces/simulation/modelsim
w1633105316
8D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master.v
FD:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master.v
!i122 17
L0 5 114
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1633105335.000000
!s107 D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vspi_master_tb
Z8 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R0
!i10b 1
!s100 zjS2>`G9h`j>_M[`:KZ4W0
R1
IV2RAXgzjRYNBi<6XGEZz@3
R2
S1
R3
w1633092492
8D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master_tb.sv
FD:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master_tb.sv
!i122 18
L0 3 56
R4
r1
!s85 0
31
R5
!s107 D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_master_tb.sv|
!i113 1
Z9 o-work work -sv
R7
vspi_slave
R0
!i10b 1
!s100 2WIdHNz9KhV=?N;8HFeAZ0
R1
I[<MU_in[;:[NA0QG9`8<U3
R2
R3
w1633104817
8D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_slave.v
FD:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_slave.v
!i122 20
L0 1 62
R4
r1
!s85 0
31
R5
!s107 D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_slave.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_slave.v|
!i113 1
R6
R7
vspi_transmission_tb
R8
R0
!i10b 1
!s100 ^=h9LQjNJoK:k5Jm@e9h73
R1
I_G9QVj6F<YjDi`4jk3UI53
R2
S1
R3
w1633105042
8D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_transmission_tb.sv
FD:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_transmission_tb.sv
!i122 21
L0 3 63
R4
r1
!s85 0
31
R5
!s107 D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_transmission_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/dev/FPGA/DREC-fpga/homework/3_interfaces/spi_transmission_tb.sv|
!i113 1
R9
R7
vtop
R0
!i10b 1
!s100 Z[om_6YNz:CoC7[N1P2RM1
R1
I93GY=Qah[WmHjl6S]PHj]0
R2
R3
w1633037759
8D:/dev/FPGA/DREC-fpga/homework/3_interfaces/top.v
FD:/dev/FPGA/DREC-fpga/homework/3_interfaces/top.v
!i122 19
L0 1 19
R4
r1
!s85 0
31
R5
!s107 D:/dev/FPGA/DREC-fpga/homework/3_interfaces/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/dev/FPGA/DREC-fpga/homework/3_interfaces/top.v|
!i113 1
R6
R7
