
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003008  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20000000  00403008  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000478  20000438  00403440  00010438  2**2
                  ALLOC
  3 .stack        00003000  200008b0  004038b8  00010438  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010462  2**0
                  CONTENTS, READONLY
  6 .debug_info   000093ee  00000000  00000000  000104bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001555  00000000  00000000  000198ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005530  00000000  00000000  0001ae00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000958  00000000  00000000  00020330  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000898  00000000  00000000  00020c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00013250  00000000  00000000  00021520  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009aac  00000000  00000000  00034770  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00058145  00000000  00000000  0003e21c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000285c  00000000  00000000  00096364  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200038b0 	.word	0x200038b0
  400004:	0040202d 	.word	0x0040202d
  400008:	004020f5 	.word	0x004020f5
  40000c:	004020f5 	.word	0x004020f5
  400010:	004020f5 	.word	0x004020f5
  400014:	004020f5 	.word	0x004020f5
  400018:	004020f5 	.word	0x004020f5
	...
  40002c:	004020f5 	.word	0x004020f5
  400030:	004020f5 	.word	0x004020f5
  400034:	00000000 	.word	0x00000000
  400038:	004020f5 	.word	0x004020f5
  40003c:	004020f5 	.word	0x004020f5
  400040:	004020f5 	.word	0x004020f5
  400044:	004020f5 	.word	0x004020f5
  400048:	004020f5 	.word	0x004020f5
  40004c:	004020f5 	.word	0x004020f5
  400050:	004020f5 	.word	0x004020f5
  400054:	004020f5 	.word	0x004020f5
  400058:	004020f5 	.word	0x004020f5
  40005c:	004020f5 	.word	0x004020f5
  400060:	004020f5 	.word	0x004020f5
  400064:	004020f5 	.word	0x004020f5
  400068:	00000000 	.word	0x00000000
  40006c:	00401d05 	.word	0x00401d05
  400070:	00401d1d 	.word	0x00401d1d
  400074:	00401d35 	.word	0x00401d35
  400078:	004020f5 	.word	0x004020f5
  40007c:	004020f5 	.word	0x004020f5
	...
  400088:	004020f5 	.word	0x004020f5
  40008c:	004020f5 	.word	0x004020f5
  400090:	004020f5 	.word	0x004020f5
  400094:	004020f5 	.word	0x004020f5
  400098:	004020f5 	.word	0x004020f5
  40009c:	004020f5 	.word	0x004020f5
  4000a0:	004020f5 	.word	0x004020f5
  4000a4:	004020f5 	.word	0x004020f5
  4000a8:	004020f5 	.word	0x004020f5
  4000ac:	004020f5 	.word	0x004020f5
  4000b0:	004020f5 	.word	0x004020f5
  4000b4:	004024a1 	.word	0x004024a1
  4000b8:	004020f5 	.word	0x004020f5
  4000bc:	004020f5 	.word	0x004020f5
  4000c0:	004020f5 	.word	0x004020f5
  4000c4:	004020f5 	.word	0x004020f5
  4000c8:	004020f5 	.word	0x004020f5

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000438 	.word	0x20000438
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403008 	.word	0x00403008

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00403008 	.word	0x00403008
  40011c:	2000043c 	.word	0x2000043c
  400120:	00403008 	.word	0x00403008
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4002c0:	b580      	push	{r7, lr}
  4002c2:	b082      	sub	sp, #8
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	2b07      	cmp	r3, #7
  4002cc:	d830      	bhi.n	400330 <osc_enable+0x70>
  4002ce:	a201      	add	r2, pc, #4	; (adr r2, 4002d4 <osc_enable+0x14>)
  4002d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002d4:	00400331 	.word	0x00400331
  4002d8:	004002f5 	.word	0x004002f5
  4002dc:	004002fd 	.word	0x004002fd
  4002e0:	00400305 	.word	0x00400305
  4002e4:	0040030d 	.word	0x0040030d
  4002e8:	00400315 	.word	0x00400315
  4002ec:	0040031d 	.word	0x0040031d
  4002f0:	00400327 	.word	0x00400327
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4002f4:	2000      	movs	r0, #0
  4002f6:	4b10      	ldr	r3, [pc, #64]	; (400338 <osc_enable+0x78>)
  4002f8:	4798      	blx	r3
		break;
  4002fa:	e019      	b.n	400330 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4002fc:	2001      	movs	r0, #1
  4002fe:	4b0e      	ldr	r3, [pc, #56]	; (400338 <osc_enable+0x78>)
  400300:	4798      	blx	r3
		break;
  400302:	e015      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400304:	2000      	movs	r0, #0
  400306:	4b0d      	ldr	r3, [pc, #52]	; (40033c <osc_enable+0x7c>)
  400308:	4798      	blx	r3
		break;
  40030a:	e011      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40030c:	2010      	movs	r0, #16
  40030e:	4b0b      	ldr	r3, [pc, #44]	; (40033c <osc_enable+0x7c>)
  400310:	4798      	blx	r3
		break;
  400312:	e00d      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400314:	2020      	movs	r0, #32
  400316:	4b09      	ldr	r3, [pc, #36]	; (40033c <osc_enable+0x7c>)
  400318:	4798      	blx	r3
		break;
  40031a:	e009      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40031c:	2000      	movs	r0, #0
  40031e:	213e      	movs	r1, #62	; 0x3e
  400320:	4b07      	ldr	r3, [pc, #28]	; (400340 <osc_enable+0x80>)
  400322:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400324:	e004      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400326:	2001      	movs	r0, #1
  400328:	213e      	movs	r1, #62	; 0x3e
  40032a:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_enable+0x80>)
  40032c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40032e:	bf00      	nop
	}
}
  400330:	3708      	adds	r7, #8
  400332:	46bd      	mov	sp, r7
  400334:	bd80      	pop	{r7, pc}
  400336:	bf00      	nop
  400338:	00401dd1 	.word	0x00401dd1
  40033c:	00401e3d 	.word	0x00401e3d
  400340:	00401ead 	.word	0x00401ead

00400344 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400344:	b580      	push	{r7, lr}
  400346:	b082      	sub	sp, #8
  400348:	af00      	add	r7, sp, #0
  40034a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	2b07      	cmp	r3, #7
  400350:	d826      	bhi.n	4003a0 <osc_is_ready+0x5c>
  400352:	a201      	add	r2, pc, #4	; (adr r2, 400358 <osc_is_ready+0x14>)
  400354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400358:	00400379 	.word	0x00400379
  40035c:	0040037d 	.word	0x0040037d
  400360:	0040037d 	.word	0x0040037d
  400364:	0040038f 	.word	0x0040038f
  400368:	0040038f 	.word	0x0040038f
  40036c:	0040038f 	.word	0x0040038f
  400370:	0040038f 	.word	0x0040038f
  400374:	0040038f 	.word	0x0040038f
	case OSC_SLCK_32K_RC:
		return 1;
  400378:	2301      	movs	r3, #1
  40037a:	e012      	b.n	4003a2 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40037c:	4b0b      	ldr	r3, [pc, #44]	; (4003ac <osc_is_ready+0x68>)
  40037e:	4798      	blx	r3
  400380:	4603      	mov	r3, r0
  400382:	2b00      	cmp	r3, #0
  400384:	bf14      	ite	ne
  400386:	2301      	movne	r3, #1
  400388:	2300      	moveq	r3, #0
  40038a:	b2db      	uxtb	r3, r3
  40038c:	e009      	b.n	4003a2 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40038e:	4b08      	ldr	r3, [pc, #32]	; (4003b0 <osc_is_ready+0x6c>)
  400390:	4798      	blx	r3
  400392:	4603      	mov	r3, r0
  400394:	2b00      	cmp	r3, #0
  400396:	bf14      	ite	ne
  400398:	2301      	movne	r3, #1
  40039a:	2300      	moveq	r3, #0
  40039c:	b2db      	uxtb	r3, r3
  40039e:	e000      	b.n	4003a2 <osc_is_ready+0x5e>
	}

	return 0;
  4003a0:	2300      	movs	r3, #0
}
  4003a2:	4618      	mov	r0, r3
  4003a4:	3708      	adds	r7, #8
  4003a6:	46bd      	mov	sp, r7
  4003a8:	bd80      	pop	{r7, pc}
  4003aa:	bf00      	nop
  4003ac:	00401e09 	.word	0x00401e09
  4003b0:	00401f25 	.word	0x00401f25

004003b4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003b4:	b480      	push	{r7}
  4003b6:	b083      	sub	sp, #12
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003bc:	687b      	ldr	r3, [r7, #4]
  4003be:	2b07      	cmp	r3, #7
  4003c0:	d825      	bhi.n	40040e <osc_get_rate+0x5a>
  4003c2:	a201      	add	r2, pc, #4	; (adr r2, 4003c8 <osc_get_rate+0x14>)
  4003c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003c8:	004003e9 	.word	0x004003e9
  4003cc:	004003ef 	.word	0x004003ef
  4003d0:	004003f5 	.word	0x004003f5
  4003d4:	004003fb 	.word	0x004003fb
  4003d8:	004003ff 	.word	0x004003ff
  4003dc:	00400403 	.word	0x00400403
  4003e0:	00400407 	.word	0x00400407
  4003e4:	0040040b 	.word	0x0040040b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4003e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4003ec:	e010      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4003ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f2:	e00d      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4003f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f8:	e00a      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4003fa:	4b08      	ldr	r3, [pc, #32]	; (40041c <osc_get_rate+0x68>)
  4003fc:	e008      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4003fe:	4b08      	ldr	r3, [pc, #32]	; (400420 <osc_get_rate+0x6c>)
  400400:	e006      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400402:	4b08      	ldr	r3, [pc, #32]	; (400424 <osc_get_rate+0x70>)
  400404:	e004      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400406:	4b07      	ldr	r3, [pc, #28]	; (400424 <osc_get_rate+0x70>)
  400408:	e002      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40040a:	4b06      	ldr	r3, [pc, #24]	; (400424 <osc_get_rate+0x70>)
  40040c:	e000      	b.n	400410 <osc_get_rate+0x5c>
	}

	return 0;
  40040e:	2300      	movs	r3, #0
}
  400410:	4618      	mov	r0, r3
  400412:	370c      	adds	r7, #12
  400414:	46bd      	mov	sp, r7
  400416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40041a:	4770      	bx	lr
  40041c:	003d0900 	.word	0x003d0900
  400420:	007a1200 	.word	0x007a1200
  400424:	00b71b00 	.word	0x00b71b00

00400428 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400428:	b580      	push	{r7, lr}
  40042a:	b082      	sub	sp, #8
  40042c:	af00      	add	r7, sp, #0
  40042e:	4603      	mov	r3, r0
  400430:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400432:	bf00      	nop
  400434:	79fb      	ldrb	r3, [r7, #7]
  400436:	4618      	mov	r0, r3
  400438:	4b05      	ldr	r3, [pc, #20]	; (400450 <osc_wait_ready+0x28>)
  40043a:	4798      	blx	r3
  40043c:	4603      	mov	r3, r0
  40043e:	f083 0301 	eor.w	r3, r3, #1
  400442:	b2db      	uxtb	r3, r3
  400444:	2b00      	cmp	r3, #0
  400446:	d1f5      	bne.n	400434 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400448:	3708      	adds	r7, #8
  40044a:	46bd      	mov	sp, r7
  40044c:	bd80      	pop	{r7, pc}
  40044e:	bf00      	nop
  400450:	00400345 	.word	0x00400345

00400454 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400454:	b580      	push	{r7, lr}
  400456:	b086      	sub	sp, #24
  400458:	af00      	add	r7, sp, #0
  40045a:	60f8      	str	r0, [r7, #12]
  40045c:	607a      	str	r2, [r7, #4]
  40045e:	603b      	str	r3, [r7, #0]
  400460:	460b      	mov	r3, r1
  400462:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400464:	7afb      	ldrb	r3, [r7, #11]
  400466:	4618      	mov	r0, r3
  400468:	4b0d      	ldr	r3, [pc, #52]	; (4004a0 <pll_config_init+0x4c>)
  40046a:	4798      	blx	r3
  40046c:	4602      	mov	r2, r0
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	fbb2 f3f3 	udiv	r3, r2, r3
  400474:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400476:	697b      	ldr	r3, [r7, #20]
  400478:	683a      	ldr	r2, [r7, #0]
  40047a:	fb02 f303 	mul.w	r3, r2, r3
  40047e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400480:	683b      	ldr	r3, [r7, #0]
  400482:	3b01      	subs	r3, #1
  400484:	041a      	lsls	r2, r3, #16
  400486:	4b07      	ldr	r3, [pc, #28]	; (4004a4 <pll_config_init+0x50>)
  400488:	4013      	ands	r3, r2
  40048a:	687a      	ldr	r2, [r7, #4]
  40048c:	b2d2      	uxtb	r2, r2
  40048e:	4313      	orrs	r3, r2
  400490:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400494:	68fb      	ldr	r3, [r7, #12]
  400496:	601a      	str	r2, [r3, #0]
}
  400498:	3718      	adds	r7, #24
  40049a:	46bd      	mov	sp, r7
  40049c:	bd80      	pop	{r7, pc}
  40049e:	bf00      	nop
  4004a0:	004003b5 	.word	0x004003b5
  4004a4:	07ff0000 	.word	0x07ff0000

004004a8 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	b082      	sub	sp, #8
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	6078      	str	r0, [r7, #4]
  4004b0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d108      	bne.n	4004ca <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4004b8:	4b08      	ldr	r3, [pc, #32]	; (4004dc <pll_enable+0x34>)
  4004ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4004bc:	4a08      	ldr	r2, [pc, #32]	; (4004e0 <pll_enable+0x38>)
  4004be:	687b      	ldr	r3, [r7, #4]
  4004c0:	681b      	ldr	r3, [r3, #0]
  4004c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4004c6:	6293      	str	r3, [r2, #40]	; 0x28
  4004c8:	e005      	b.n	4004d6 <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pll_enable+0x3c>)
  4004cc:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4004ce:	4a04      	ldr	r2, [pc, #16]	; (4004e0 <pll_enable+0x38>)
  4004d0:	687b      	ldr	r3, [r7, #4]
  4004d2:	681b      	ldr	r3, [r3, #0]
  4004d4:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  4004d6:	3708      	adds	r7, #8
  4004d8:	46bd      	mov	sp, r7
  4004da:	bd80      	pop	{r7, pc}
  4004dc:	00401f41 	.word	0x00401f41
  4004e0:	400e0400 	.word	0x400e0400
  4004e4:	00401f75 	.word	0x00401f75

004004e8 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4004e8:	b580      	push	{r7, lr}
  4004ea:	b082      	sub	sp, #8
  4004ec:	af00      	add	r7, sp, #0
  4004ee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004f0:	687b      	ldr	r3, [r7, #4]
  4004f2:	2b00      	cmp	r3, #0
  4004f4:	d103      	bne.n	4004fe <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4004f6:	4b05      	ldr	r3, [pc, #20]	; (40050c <pll_is_locked+0x24>)
  4004f8:	4798      	blx	r3
  4004fa:	4603      	mov	r3, r0
  4004fc:	e002      	b.n	400504 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4004fe:	4b04      	ldr	r3, [pc, #16]	; (400510 <pll_is_locked+0x28>)
  400500:	4798      	blx	r3
  400502:	4603      	mov	r3, r0
	}
}
  400504:	4618      	mov	r0, r3
  400506:	3708      	adds	r7, #8
  400508:	46bd      	mov	sp, r7
  40050a:	bd80      	pop	{r7, pc}
  40050c:	00401f59 	.word	0x00401f59
  400510:	00401f8d 	.word	0x00401f8d

00400514 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400514:	b580      	push	{r7, lr}
  400516:	b082      	sub	sp, #8
  400518:	af00      	add	r7, sp, #0
  40051a:	4603      	mov	r3, r0
  40051c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40051e:	79fb      	ldrb	r3, [r7, #7]
  400520:	3b03      	subs	r3, #3
  400522:	2b04      	cmp	r3, #4
  400524:	d808      	bhi.n	400538 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400526:	79fb      	ldrb	r3, [r7, #7]
  400528:	4618      	mov	r0, r3
  40052a:	4b05      	ldr	r3, [pc, #20]	; (400540 <pll_enable_source+0x2c>)
  40052c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40052e:	79fb      	ldrb	r3, [r7, #7]
  400530:	4618      	mov	r0, r3
  400532:	4b04      	ldr	r3, [pc, #16]	; (400544 <pll_enable_source+0x30>)
  400534:	4798      	blx	r3
		break;
  400536:	e000      	b.n	40053a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400538:	bf00      	nop
	}
}
  40053a:	3708      	adds	r7, #8
  40053c:	46bd      	mov	sp, r7
  40053e:	bd80      	pop	{r7, pc}
  400540:	004002c1 	.word	0x004002c1
  400544:	00400429 	.word	0x00400429

00400548 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400548:	b580      	push	{r7, lr}
  40054a:	b082      	sub	sp, #8
  40054c:	af00      	add	r7, sp, #0
  40054e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400550:	bf00      	nop
  400552:	6878      	ldr	r0, [r7, #4]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <pll_wait_for_lock+0x20>)
  400556:	4798      	blx	r3
  400558:	4603      	mov	r3, r0
  40055a:	2b00      	cmp	r3, #0
  40055c:	d0f9      	beq.n	400552 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40055e:	2300      	movs	r3, #0
}
  400560:	4618      	mov	r0, r3
  400562:	3708      	adds	r7, #8
  400564:	46bd      	mov	sp, r7
  400566:	bd80      	pop	{r7, pc}
  400568:	004004e9 	.word	0x004004e9

0040056c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400570:	2006      	movs	r0, #6
  400572:	4b04      	ldr	r3, [pc, #16]	; (400584 <sysclk_get_main_hz+0x18>)
  400574:	4798      	blx	r3
  400576:	4602      	mov	r2, r0
  400578:	4613      	mov	r3, r2
  40057a:	009b      	lsls	r3, r3, #2
  40057c:	4413      	add	r3, r2
  40057e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400580:	4618      	mov	r0, r3
  400582:	bd80      	pop	{r7, pc}
  400584:	004003b5 	.word	0x004003b5

00400588 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400588:	b580      	push	{r7, lr}
  40058a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <sysclk_get_cpu_hz+0x10>)
  40058e:	4798      	blx	r3
  400590:	4603      	mov	r3, r0
  400592:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400594:	4618      	mov	r0, r3
  400596:	bd80      	pop	{r7, pc}
  400598:	0040056d 	.word	0x0040056d

0040059c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40059c:	b590      	push	{r4, r7, lr}
  40059e:	b083      	sub	sp, #12
  4005a0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4005a2:	4811      	ldr	r0, [pc, #68]	; (4005e8 <sysclk_init+0x4c>)
  4005a4:	4b11      	ldr	r3, [pc, #68]	; (4005ec <sysclk_init+0x50>)
  4005a6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4005a8:	2006      	movs	r0, #6
  4005aa:	4b11      	ldr	r3, [pc, #68]	; (4005f0 <sysclk_init+0x54>)
  4005ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4005ae:	1d3b      	adds	r3, r7, #4
  4005b0:	4618      	mov	r0, r3
  4005b2:	2106      	movs	r1, #6
  4005b4:	2201      	movs	r2, #1
  4005b6:	2314      	movs	r3, #20
  4005b8:	4c0e      	ldr	r4, [pc, #56]	; (4005f4 <sysclk_init+0x58>)
  4005ba:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4005bc:	1d3b      	adds	r3, r7, #4
  4005be:	4618      	mov	r0, r3
  4005c0:	2100      	movs	r1, #0
  4005c2:	4b0d      	ldr	r3, [pc, #52]	; (4005f8 <sysclk_init+0x5c>)
  4005c4:	4798      	blx	r3
		pll_wait_for_lock(0);
  4005c6:	2000      	movs	r0, #0
  4005c8:	4b0c      	ldr	r3, [pc, #48]	; (4005fc <sysclk_init+0x60>)
  4005ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4005cc:	2010      	movs	r0, #16
  4005ce:	4b0c      	ldr	r3, [pc, #48]	; (400600 <sysclk_init+0x64>)
  4005d0:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4005d2:	4b0c      	ldr	r3, [pc, #48]	; (400604 <sysclk_init+0x68>)
  4005d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4005d6:	4b0c      	ldr	r3, [pc, #48]	; (400608 <sysclk_init+0x6c>)
  4005d8:	4798      	blx	r3
  4005da:	4603      	mov	r3, r0
  4005dc:	4618      	mov	r0, r3
  4005de:	4b03      	ldr	r3, [pc, #12]	; (4005ec <sysclk_init+0x50>)
  4005e0:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4005e2:	370c      	adds	r7, #12
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd90      	pop	{r4, r7, pc}
  4005e8:	07270e00 	.word	0x07270e00
  4005ec:	00402299 	.word	0x00402299
  4005f0:	00400515 	.word	0x00400515
  4005f4:	00400455 	.word	0x00400455
  4005f8:	004004a9 	.word	0x004004a9
  4005fc:	00400549 	.word	0x00400549
  400600:	00401d4d 	.word	0x00401d4d
  400604:	004020fd 	.word	0x004020fd
  400608:	00400589 	.word	0x00400589

0040060c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b082      	sub	sp, #8
  400610:	af00      	add	r7, sp, #0
  400612:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400614:	6878      	ldr	r0, [r7, #4]
  400616:	4b02      	ldr	r3, [pc, #8]	; (400620 <sysclk_enable_peripheral_clock+0x14>)
  400618:	4798      	blx	r3
}
  40061a:	3708      	adds	r7, #8
  40061c:	46bd      	mov	sp, r7
  40061e:	bd80      	pop	{r7, pc}
  400620:	00401fa9 	.word	0x00401fa9

00400624 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400624:	b580      	push	{r7, lr}
  400626:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400628:	200b      	movs	r0, #11
  40062a:	4b04      	ldr	r3, [pc, #16]	; (40063c <ioport_init+0x18>)
  40062c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40062e:	200c      	movs	r0, #12
  400630:	4b02      	ldr	r3, [pc, #8]	; (40063c <ioport_init+0x18>)
  400632:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400634:	200d      	movs	r0, #13
  400636:	4b01      	ldr	r3, [pc, #4]	; (40063c <ioport_init+0x18>)
  400638:	4798      	blx	r3
	arch_ioport_init();
}
  40063a:	bd80      	pop	{r7, pc}
  40063c:	0040060d 	.word	0x0040060d

00400640 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400640:	b580      	push	{r7, lr}
  400642:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400644:	4b2a      	ldr	r3, [pc, #168]	; (4006f0 <board_init+0xb0>)
  400646:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40064a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40064c:	4b29      	ldr	r3, [pc, #164]	; (4006f4 <board_init+0xb4>)
  40064e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400650:	2013      	movs	r0, #19
  400652:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400656:	4b28      	ldr	r3, [pc, #160]	; (4006f8 <board_init+0xb8>)
  400658:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40065a:	2014      	movs	r0, #20
  40065c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400660:	4b25      	ldr	r3, [pc, #148]	; (4006f8 <board_init+0xb8>)
  400662:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400664:	2023      	movs	r0, #35	; 0x23
  400666:	4925      	ldr	r1, [pc, #148]	; (4006fc <board_init+0xbc>)
  400668:	4b23      	ldr	r3, [pc, #140]	; (4006f8 <board_init+0xb8>)
  40066a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40066c:	204c      	movs	r0, #76	; 0x4c
  40066e:	4924      	ldr	r1, [pc, #144]	; (400700 <board_init+0xc0>)
  400670:	4b21      	ldr	r3, [pc, #132]	; (4006f8 <board_init+0xb8>)
  400672:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400674:	4823      	ldr	r0, [pc, #140]	; (400704 <board_init+0xc4>)
  400676:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40067a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40067e:	4b22      	ldr	r3, [pc, #136]	; (400708 <board_init+0xc8>)
  400680:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400682:	2040      	movs	r0, #64	; 0x40
  400684:	4921      	ldr	r1, [pc, #132]	; (40070c <board_init+0xcc>)
  400686:	4b1c      	ldr	r3, [pc, #112]	; (4006f8 <board_init+0xb8>)
  400688:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40068a:	2041      	movs	r0, #65	; 0x41
  40068c:	491f      	ldr	r1, [pc, #124]	; (40070c <board_init+0xcc>)
  40068e:	4b1a      	ldr	r3, [pc, #104]	; (4006f8 <board_init+0xb8>)
  400690:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400692:	2042      	movs	r0, #66	; 0x42
  400694:	491d      	ldr	r1, [pc, #116]	; (40070c <board_init+0xcc>)
  400696:	4b18      	ldr	r3, [pc, #96]	; (4006f8 <board_init+0xb8>)
  400698:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40069a:	2043      	movs	r0, #67	; 0x43
  40069c:	491b      	ldr	r1, [pc, #108]	; (40070c <board_init+0xcc>)
  40069e:	4b16      	ldr	r3, [pc, #88]	; (4006f8 <board_init+0xb8>)
  4006a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4006a2:	2044      	movs	r0, #68	; 0x44
  4006a4:	4919      	ldr	r1, [pc, #100]	; (40070c <board_init+0xcc>)
  4006a6:	4b14      	ldr	r3, [pc, #80]	; (4006f8 <board_init+0xb8>)
  4006a8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4006aa:	2045      	movs	r0, #69	; 0x45
  4006ac:	4917      	ldr	r1, [pc, #92]	; (40070c <board_init+0xcc>)
  4006ae:	4b12      	ldr	r3, [pc, #72]	; (4006f8 <board_init+0xb8>)
  4006b0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4006b2:	2046      	movs	r0, #70	; 0x46
  4006b4:	4915      	ldr	r1, [pc, #84]	; (40070c <board_init+0xcc>)
  4006b6:	4b10      	ldr	r3, [pc, #64]	; (4006f8 <board_init+0xb8>)
  4006b8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4006ba:	2047      	movs	r0, #71	; 0x47
  4006bc:	4913      	ldr	r1, [pc, #76]	; (40070c <board_init+0xcc>)
  4006be:	4b0e      	ldr	r3, [pc, #56]	; (4006f8 <board_init+0xb8>)
  4006c0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4006c2:	204b      	movs	r0, #75	; 0x4b
  4006c4:	4911      	ldr	r1, [pc, #68]	; (40070c <board_init+0xcc>)
  4006c6:	4b0c      	ldr	r3, [pc, #48]	; (4006f8 <board_init+0xb8>)
  4006c8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4006ca:	2048      	movs	r0, #72	; 0x48
  4006cc:	490f      	ldr	r1, [pc, #60]	; (40070c <board_init+0xcc>)
  4006ce:	4b0a      	ldr	r3, [pc, #40]	; (4006f8 <board_init+0xb8>)
  4006d0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4006d2:	204f      	movs	r0, #79	; 0x4f
  4006d4:	490d      	ldr	r1, [pc, #52]	; (40070c <board_init+0xcc>)
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <board_init+0xb8>)
  4006d8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4006da:	2053      	movs	r0, #83	; 0x53
  4006dc:	490b      	ldr	r1, [pc, #44]	; (40070c <board_init+0xcc>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <board_init+0xb8>)
  4006e0:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4006e2:	204d      	movs	r0, #77	; 0x4d
  4006e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4006e8:	4b03      	ldr	r3, [pc, #12]	; (4006f8 <board_init+0xb8>)
  4006ea:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4006ec:	bd80      	pop	{r7, pc}
  4006ee:	bf00      	nop
  4006f0:	400e1450 	.word	0x400e1450
  4006f4:	00400625 	.word	0x00400625
  4006f8:	004018c5 	.word	0x004018c5
  4006fc:	28000079 	.word	0x28000079
  400700:	28000059 	.word	0x28000059
  400704:	400e0e00 	.word	0x400e0e00
  400708:	00401a7d 	.word	0x00401a7d
  40070c:	08000001 	.word	0x08000001

00400710 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400710:	b480      	push	{r7}
  400712:	b08b      	sub	sp, #44	; 0x2c
  400714:	af00      	add	r7, sp, #0
  400716:	6078      	str	r0, [r7, #4]
  400718:	460b      	mov	r3, r1
  40071a:	70fb      	strb	r3, [r7, #3]
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	627b      	str	r3, [r7, #36]	; 0x24
  400720:	78fb      	ldrb	r3, [r7, #3]
  400722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400728:	61fb      	str	r3, [r7, #28]
  40072a:	69fb      	ldr	r3, [r7, #28]
  40072c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40072e:	69bb      	ldr	r3, [r7, #24]
  400730:	095b      	lsrs	r3, r3, #5
  400732:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400734:	697b      	ldr	r3, [r7, #20]
  400736:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40073a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40073e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400740:	613b      	str	r3, [r7, #16]

	if (level) {
  400742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400746:	2b00      	cmp	r3, #0
  400748:	d009      	beq.n	40075e <ioport_set_pin_level+0x4e>
  40074a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40074c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	f003 031f 	and.w	r3, r3, #31
  400754:	2201      	movs	r2, #1
  400756:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400758:	693b      	ldr	r3, [r7, #16]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e008      	b.n	400770 <ioport_set_pin_level+0x60>
  40075e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400760:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400762:	68bb      	ldr	r3, [r7, #8]
  400764:	f003 031f 	and.w	r3, r3, #31
  400768:	2201      	movs	r2, #1
  40076a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40076c:	693b      	ldr	r3, [r7, #16]
  40076e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400770:	372c      	adds	r7, #44	; 0x2c
  400772:	46bd      	mov	sp, r7
  400774:	f85d 7b04 	ldr.w	r7, [sp], #4
  400778:	4770      	bx	lr
  40077a:	bf00      	nop

0040077c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40077c:	b580      	push	{r7, lr}
  40077e:	b084      	sub	sp, #16
  400780:	af00      	add	r7, sp, #0
  400782:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400784:	687b      	ldr	r3, [r7, #4]
  400786:	f1c3 0311 	rsb	r3, r3, #17
  40078a:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	2b10      	cmp	r3, #16
  400790:	bf28      	it	cs
  400792:	2310      	movcs	r3, #16
  400794:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400796:	687b      	ldr	r3, [r7, #4]
  400798:	2b00      	cmp	r3, #0
  40079a:	d001      	beq.n	4007a0 <aat31xx_set_backlight+0x24>
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	e000      	b.n	4007a2 <aat31xx_set_backlight+0x26>
  4007a0:	2301      	movs	r3, #1
  4007a2:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007a4:	2300      	movs	r3, #0
  4007a6:	60fb      	str	r3, [r7, #12]
  4007a8:	e01a      	b.n	4007e0 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	2100      	movs	r1, #0
  4007ae:	4b14      	ldr	r3, [pc, #80]	; (400800 <aat31xx_set_backlight+0x84>)
  4007b0:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4007b2:	2318      	movs	r3, #24
  4007b4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007b6:	bf00      	nop
  4007b8:	68bb      	ldr	r3, [r7, #8]
  4007ba:	1e5a      	subs	r2, r3, #1
  4007bc:	60ba      	str	r2, [r7, #8]
  4007be:	2b00      	cmp	r3, #0
  4007c0:	d1fa      	bne.n	4007b8 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4007c2:	204d      	movs	r0, #77	; 0x4d
  4007c4:	2101      	movs	r1, #1
  4007c6:	4b0e      	ldr	r3, [pc, #56]	; (400800 <aat31xx_set_backlight+0x84>)
  4007c8:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4007ca:	2318      	movs	r3, #24
  4007cc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007ce:	bf00      	nop
  4007d0:	68bb      	ldr	r3, [r7, #8]
  4007d2:	1e5a      	subs	r2, r3, #1
  4007d4:	60ba      	str	r2, [r7, #8]
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d1fa      	bne.n	4007d0 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	3301      	adds	r3, #1
  4007de:	60fb      	str	r3, [r7, #12]
  4007e0:	68fa      	ldr	r2, [r7, #12]
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	429a      	cmp	r2, r3
  4007e6:	d3e0      	bcc.n	4007aa <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4007e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4007ec:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4007ee:	bf00      	nop
  4007f0:	68bb      	ldr	r3, [r7, #8]
  4007f2:	1e5a      	subs	r2, r3, #1
  4007f4:	60ba      	str	r2, [r7, #8]
  4007f6:	2b00      	cmp	r3, #0
  4007f8:	d1fa      	bne.n	4007f0 <aat31xx_set_backlight+0x74>
	}
}
  4007fa:	3710      	adds	r7, #16
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	00400711 	.word	0x00400711

00400804 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400804:	b580      	push	{r7, lr}
  400806:	b082      	sub	sp, #8
  400808:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40080a:	204d      	movs	r0, #77	; 0x4d
  40080c:	2100      	movs	r1, #0
  40080e:	4b07      	ldr	r3, [pc, #28]	; (40082c <aat31xx_disable_backlight+0x28>)
  400810:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  400812:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400816:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400818:	bf00      	nop
  40081a:	687b      	ldr	r3, [r7, #4]
  40081c:	1e5a      	subs	r2, r3, #1
  40081e:	607a      	str	r2, [r7, #4]
  400820:	2b00      	cmp	r3, #0
  400822:	d1fa      	bne.n	40081a <aat31xx_disable_backlight+0x16>
	}
}
  400824:	3708      	adds	r7, #8
  400826:	46bd      	mov	sp, r7
  400828:	bd80      	pop	{r7, pc}
  40082a:	bf00      	nop
  40082c:	00400711 	.word	0x00400711

00400830 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	4603      	mov	r3, r0
  400838:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40083a:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  40083e:	79fb      	ldrb	r3, [r7, #7]
  400840:	7013      	strb	r3, [r2, #0]
}
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	4603      	mov	r3, r0
  400854:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400856:	4a04      	ldr	r2, [pc, #16]	; (400868 <LCD_WD+0x1c>)
  400858:	79fb      	ldrb	r3, [r7, #7]
  40085a:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  40085c:	370c      	adds	r7, #12
  40085e:	46bd      	mov	sp, r7
  400860:	f85d 7b04 	ldr.w	r7, [sp], #4
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	61000002 	.word	0x61000002

0040086c <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  40086c:	b480      	push	{r7}
  40086e:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400870:	4b03      	ldr	r3, [pc, #12]	; (400880 <LCD_RD+0x14>)
  400872:	781b      	ldrb	r3, [r3, #0]
  400874:	b2db      	uxtb	r3, r3
}
  400876:	4618      	mov	r0, r3
  400878:	46bd      	mov	sp, r7
  40087a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087e:	4770      	bx	lr
  400880:	61000002 	.word	0x61000002

00400884 <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  400884:	b580      	push	{r7, lr}
  400886:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400888:	4b0c      	ldr	r3, [pc, #48]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  40088a:	781b      	ldrb	r3, [r3, #0]
  40088c:	2b01      	cmp	r3, #1
  40088e:	d106      	bne.n	40089e <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400890:	2000      	movs	r0, #0
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  400894:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  400896:	2022      	movs	r0, #34	; 0x22
  400898:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  40089a:	4798      	blx	r3
  40089c:	e00c      	b.n	4008b8 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40089e:	4b07      	ldr	r3, [pc, #28]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  4008a0:	781b      	ldrb	r3, [r3, #0]
  4008a2:	2b02      	cmp	r3, #2
  4008a4:	d108      	bne.n	4008b8 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  4008a6:	202c      	movs	r0, #44	; 0x2c
  4008a8:	4b05      	ldr	r3, [pc, #20]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008aa:	4798      	blx	r3
		LCD_IR(0);
  4008ac:	2000      	movs	r0, #0
  4008ae:	4b04      	ldr	r3, [pc, #16]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b0:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  4008b2:	203c      	movs	r0, #60	; 0x3c
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b6:	4798      	blx	r3
	}
}
  4008b8:	bd80      	pop	{r7, pc}
  4008ba:	bf00      	nop
  4008bc:	20000454 	.word	0x20000454
  4008c0:	00400831 	.word	0x00400831

004008c4 <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  4008c4:	b580      	push	{r7, lr}
  4008c6:	b082      	sub	sp, #8
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  4008cc:	687b      	ldr	r3, [r7, #4]
  4008ce:	0c1b      	lsrs	r3, r3, #16
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b07      	ldr	r3, [pc, #28]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008d6:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4008d8:	687b      	ldr	r3, [r7, #4]
  4008da:	0a1b      	lsrs	r3, r3, #8
  4008dc:	b2db      	uxtb	r3, r3
  4008de:	4618      	mov	r0, r3
  4008e0:	4b04      	ldr	r3, [pc, #16]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008e2:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4008e4:	687b      	ldr	r3, [r7, #4]
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	4618      	mov	r0, r3
  4008ea:	4b02      	ldr	r3, [pc, #8]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008ec:	4798      	blx	r3
}
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	0040084d 	.word	0x0040084d

004008f8 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b084      	sub	sp, #16
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	6078      	str	r0, [r7, #4]
  400900:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400902:	2300      	movs	r3, #0
  400904:	60fb      	str	r3, [r7, #12]
  400906:	e049      	b.n	40099c <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400908:	68fb      	ldr	r3, [r7, #12]
  40090a:	009b      	lsls	r3, r3, #2
  40090c:	687a      	ldr	r2, [r7, #4]
  40090e:	4413      	add	r3, r2
  400910:	681b      	ldr	r3, [r3, #0]
  400912:	4618      	mov	r0, r3
  400914:	4b2e      	ldr	r3, [pc, #184]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400916:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400918:	68fb      	ldr	r3, [r7, #12]
  40091a:	3301      	adds	r3, #1
  40091c:	009b      	lsls	r3, r3, #2
  40091e:	687a      	ldr	r2, [r7, #4]
  400920:	4413      	add	r3, r2
  400922:	681b      	ldr	r3, [r3, #0]
  400924:	4618      	mov	r0, r3
  400926:	4b2a      	ldr	r3, [pc, #168]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400928:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40092a:	68fb      	ldr	r3, [r7, #12]
  40092c:	3302      	adds	r3, #2
  40092e:	009b      	lsls	r3, r3, #2
  400930:	687a      	ldr	r2, [r7, #4]
  400932:	4413      	add	r3, r2
  400934:	681b      	ldr	r3, [r3, #0]
  400936:	4618      	mov	r0, r3
  400938:	4b25      	ldr	r3, [pc, #148]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40093a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40093c:	68fb      	ldr	r3, [r7, #12]
  40093e:	3303      	adds	r3, #3
  400940:	009b      	lsls	r3, r3, #2
  400942:	687a      	ldr	r2, [r7, #4]
  400944:	4413      	add	r3, r2
  400946:	681b      	ldr	r3, [r3, #0]
  400948:	4618      	mov	r0, r3
  40094a:	4b21      	ldr	r3, [pc, #132]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40094c:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	3304      	adds	r3, #4
  400952:	009b      	lsls	r3, r3, #2
  400954:	687a      	ldr	r2, [r7, #4]
  400956:	4413      	add	r3, r2
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4618      	mov	r0, r3
  40095c:	4b1c      	ldr	r3, [pc, #112]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40095e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400960:	68fb      	ldr	r3, [r7, #12]
  400962:	3305      	adds	r3, #5
  400964:	009b      	lsls	r3, r3, #2
  400966:	687a      	ldr	r2, [r7, #4]
  400968:	4413      	add	r3, r2
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	4618      	mov	r0, r3
  40096e:	4b18      	ldr	r3, [pc, #96]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400970:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400972:	68fb      	ldr	r3, [r7, #12]
  400974:	3306      	adds	r3, #6
  400976:	009b      	lsls	r3, r3, #2
  400978:	687a      	ldr	r2, [r7, #4]
  40097a:	4413      	add	r3, r2
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	4618      	mov	r0, r3
  400980:	4b13      	ldr	r3, [pc, #76]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400982:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	3307      	adds	r3, #7
  400988:	009b      	lsls	r3, r3, #2
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	4413      	add	r3, r2
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	4618      	mov	r0, r3
  400992:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400994:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	3308      	adds	r3, #8
  40099a:	60fb      	str	r3, [r7, #12]
  40099c:	683b      	ldr	r3, [r7, #0]
  40099e:	f023 0207 	bic.w	r2, r3, #7
  4009a2:	68fb      	ldr	r3, [r7, #12]
  4009a4:	429a      	cmp	r2, r3
  4009a6:	d8af      	bhi.n	400908 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009a8:	e00a      	b.n	4009c0 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009aa:	68fb      	ldr	r3, [r7, #12]
  4009ac:	009b      	lsls	r3, r3, #2
  4009ae:	687a      	ldr	r2, [r7, #4]
  4009b0:	4413      	add	r3, r2
  4009b2:	681b      	ldr	r3, [r3, #0]
  4009b4:	4618      	mov	r0, r3
  4009b6:	4b06      	ldr	r3, [pc, #24]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  4009b8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009ba:	68fb      	ldr	r3, [r7, #12]
  4009bc:	3301      	adds	r3, #1
  4009be:	60fb      	str	r3, [r7, #12]
  4009c0:	68fa      	ldr	r2, [r7, #12]
  4009c2:	683b      	ldr	r3, [r7, #0]
  4009c4:	429a      	cmp	r2, r3
  4009c6:	d3f0      	bcc.n	4009aa <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  4009c8:	3710      	adds	r7, #16
  4009ca:	46bd      	mov	sp, r7
  4009cc:	bd80      	pop	{r7, pc}
  4009ce:	bf00      	nop
  4009d0:	004008c5 	.word	0x004008c5

004009d4 <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	af00      	add	r7, sp, #0
  4009da:	4603      	mov	r3, r0
  4009dc:	460a      	mov	r2, r1
  4009de:	71fb      	strb	r3, [r7, #7]
  4009e0:	4613      	mov	r3, r2
  4009e2:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  4009e4:	2000      	movs	r0, #0
  4009e6:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009e8:	4798      	blx	r3
	LCD_IR(uc_reg);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b08      	ldr	r3, [pc, #32]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009f0:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  4009f2:	88bb      	ldrh	r3, [r7, #4]
  4009f4:	0a1b      	lsrs	r3, r3, #8
  4009f6:	b29b      	uxth	r3, r3
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	4618      	mov	r0, r3
  4009fc:	4b05      	ldr	r3, [pc, #20]	; (400a14 <ili93xx_write_register_word+0x40>)
  4009fe:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400a00:	88bb      	ldrh	r3, [r7, #4]
  400a02:	b2db      	uxtb	r3, r3
  400a04:	4618      	mov	r0, r3
  400a06:	4b03      	ldr	r3, [pc, #12]	; (400a14 <ili93xx_write_register_word+0x40>)
  400a08:	4798      	blx	r3
}
  400a0a:	3708      	adds	r7, #8
  400a0c:	46bd      	mov	sp, r7
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	00400831 	.word	0x00400831
  400a14:	0040084d 	.word	0x0040084d

00400a18 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	b084      	sub	sp, #16
  400a1c:	af00      	add	r7, sp, #0
  400a1e:	4603      	mov	r3, r0
  400a20:	6039      	str	r1, [r7, #0]
  400a22:	71fb      	strb	r3, [r7, #7]
  400a24:	4613      	mov	r3, r2
  400a26:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a28:	2000      	movs	r0, #0
  400a2a:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <ili93xx_write_register+0x48>)
  400a2c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a2e:	79fb      	ldrb	r3, [r7, #7]
  400a30:	4618      	mov	r0, r3
  400a32:	4b0b      	ldr	r3, [pc, #44]	; (400a60 <ili93xx_write_register+0x48>)
  400a34:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a36:	2300      	movs	r3, #0
  400a38:	73fb      	strb	r3, [r7, #15]
  400a3a:	e009      	b.n	400a50 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400a3c:	7bfb      	ldrb	r3, [r7, #15]
  400a3e:	683a      	ldr	r2, [r7, #0]
  400a40:	4413      	add	r3, r2
  400a42:	781b      	ldrb	r3, [r3, #0]
  400a44:	4618      	mov	r0, r3
  400a46:	4b07      	ldr	r3, [pc, #28]	; (400a64 <ili93xx_write_register+0x4c>)
  400a48:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a4a:	7bfb      	ldrb	r3, [r7, #15]
  400a4c:	3301      	adds	r3, #1
  400a4e:	73fb      	strb	r3, [r7, #15]
  400a50:	7bfa      	ldrb	r2, [r7, #15]
  400a52:	79bb      	ldrb	r3, [r7, #6]
  400a54:	429a      	cmp	r2, r3
  400a56:	d3f1      	bcc.n	400a3c <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400a58:	3710      	adds	r7, #16
  400a5a:	46bd      	mov	sp, r7
  400a5c:	bd80      	pop	{r7, pc}
  400a5e:	bf00      	nop
  400a60:	00400831 	.word	0x00400831
  400a64:	0040084d 	.word	0x0040084d

00400a68 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a68:	b590      	push	{r4, r7, lr}
  400a6a:	b085      	sub	sp, #20
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	4603      	mov	r3, r0
  400a70:	6039      	str	r1, [r7, #0]
  400a72:	71fb      	strb	r3, [r7, #7]
  400a74:	4613      	mov	r3, r2
  400a76:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <ili93xx_read_register+0x48>)
  400a7c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a7e:	79fb      	ldrb	r3, [r7, #7]
  400a80:	4618      	mov	r0, r3
  400a82:	4b0b      	ldr	r3, [pc, #44]	; (400ab0 <ili93xx_read_register+0x48>)
  400a84:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a86:	2300      	movs	r3, #0
  400a88:	73fb      	strb	r3, [r7, #15]
  400a8a:	e009      	b.n	400aa0 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400a8c:	7bfb      	ldrb	r3, [r7, #15]
  400a8e:	683a      	ldr	r2, [r7, #0]
  400a90:	18d4      	adds	r4, r2, r3
  400a92:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <ili93xx_read_register+0x4c>)
  400a94:	4798      	blx	r3
  400a96:	4603      	mov	r3, r0
  400a98:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a9a:	7bfb      	ldrb	r3, [r7, #15]
  400a9c:	3301      	adds	r3, #1
  400a9e:	73fb      	strb	r3, [r7, #15]
  400aa0:	7bfa      	ldrb	r2, [r7, #15]
  400aa2:	79bb      	ldrb	r3, [r7, #6]
  400aa4:	429a      	cmp	r2, r3
  400aa6:	d3f1      	bcc.n	400a8c <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400aa8:	3714      	adds	r7, #20
  400aaa:	46bd      	mov	sp, r7
  400aac:	bd90      	pop	{r4, r7, pc}
  400aae:	bf00      	nop
  400ab0:	00400831 	.word	0x00400831
  400ab4:	0040086d 	.word	0x0040086d

00400ab8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400ab8:	b480      	push	{r7}
  400aba:	b085      	sub	sp, #20
  400abc:	af00      	add	r7, sp, #0
  400abe:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ac0:	2300      	movs	r3, #0
  400ac2:	60fb      	str	r3, [r7, #12]
  400ac4:	e00c      	b.n	400ae0 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400ac6:	2300      	movs	r3, #0
  400ac8:	60fb      	str	r3, [r7, #12]
  400aca:	e002      	b.n	400ad2 <ili93xx_delay+0x1a>
  400acc:	68fb      	ldr	r3, [r7, #12]
  400ace:	3301      	adds	r3, #1
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	4a07      	ldr	r2, [pc, #28]	; (400af4 <ili93xx_delay+0x3c>)
  400ad6:	4293      	cmp	r3, r2
  400ad8:	d9f8      	bls.n	400acc <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ada:	68fb      	ldr	r3, [r7, #12]
  400adc:	3301      	adds	r3, #1
  400ade:	60fb      	str	r3, [r7, #12]
  400ae0:	68fa      	ldr	r2, [r7, #12]
  400ae2:	687b      	ldr	r3, [r7, #4]
  400ae4:	429a      	cmp	r2, r3
  400ae6:	d3ee      	bcc.n	400ac6 <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400ae8:	3714      	adds	r7, #20
  400aea:	46bd      	mov	sp, r7
  400aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop
  400af4:	0001869f 	.word	0x0001869f

00400af8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400af8:	b480      	push	{r7}
  400afa:	b087      	sub	sp, #28
  400afc:	af00      	add	r7, sp, #0
  400afe:	60f8      	str	r0, [r7, #12]
  400b00:	60b9      	str	r1, [r7, #8]
  400b02:	607a      	str	r2, [r7, #4]
  400b04:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400b06:	68fb      	ldr	r3, [r7, #12]
  400b08:	681a      	ldr	r2, [r3, #0]
  400b0a:	4b27      	ldr	r3, [pc, #156]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b0c:	681b      	ldr	r3, [r3, #0]
  400b0e:	429a      	cmp	r2, r3
  400b10:	d304      	bcc.n	400b1c <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400b12:	4b25      	ldr	r3, [pc, #148]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b14:	681b      	ldr	r3, [r3, #0]
  400b16:	1e5a      	subs	r2, r3, #1
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400b1c:	687b      	ldr	r3, [r7, #4]
  400b1e:	681a      	ldr	r2, [r3, #0]
  400b20:	4b21      	ldr	r3, [pc, #132]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	429a      	cmp	r2, r3
  400b26:	d304      	bcc.n	400b32 <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400b28:	4b1f      	ldr	r3, [pc, #124]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	1e5a      	subs	r2, r3, #1
  400b2e:	687b      	ldr	r3, [r7, #4]
  400b30:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400b32:	68bb      	ldr	r3, [r7, #8]
  400b34:	681a      	ldr	r2, [r3, #0]
  400b36:	4b1d      	ldr	r3, [pc, #116]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b38:	681b      	ldr	r3, [r3, #0]
  400b3a:	429a      	cmp	r2, r3
  400b3c:	d304      	bcc.n	400b48 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400b3e:	4b1b      	ldr	r3, [pc, #108]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b40:	681b      	ldr	r3, [r3, #0]
  400b42:	1e5a      	subs	r2, r3, #1
  400b44:	68bb      	ldr	r3, [r7, #8]
  400b46:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400b48:	683b      	ldr	r3, [r7, #0]
  400b4a:	681a      	ldr	r2, [r3, #0]
  400b4c:	4b17      	ldr	r3, [pc, #92]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b4e:	681b      	ldr	r3, [r3, #0]
  400b50:	429a      	cmp	r2, r3
  400b52:	d304      	bcc.n	400b5e <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400b54:	4b15      	ldr	r3, [pc, #84]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b56:	681b      	ldr	r3, [r3, #0]
  400b58:	1e5a      	subs	r2, r3, #1
  400b5a:	683b      	ldr	r3, [r7, #0]
  400b5c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	681a      	ldr	r2, [r3, #0]
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	681b      	ldr	r3, [r3, #0]
  400b66:	429a      	cmp	r2, r3
  400b68:	d909      	bls.n	400b7e <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400b70:	687b      	ldr	r3, [r7, #4]
  400b72:	681a      	ldr	r2, [r3, #0]
  400b74:	68fb      	ldr	r3, [r7, #12]
  400b76:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	697a      	ldr	r2, [r7, #20]
  400b7c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400b7e:	68bb      	ldr	r3, [r7, #8]
  400b80:	681a      	ldr	r2, [r3, #0]
  400b82:	683b      	ldr	r3, [r7, #0]
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	429a      	cmp	r2, r3
  400b88:	d909      	bls.n	400b9e <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400b8a:	68bb      	ldr	r3, [r7, #8]
  400b8c:	681b      	ldr	r3, [r3, #0]
  400b8e:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400b90:	683b      	ldr	r3, [r7, #0]
  400b92:	681a      	ldr	r2, [r3, #0]
  400b94:	68bb      	ldr	r3, [r7, #8]
  400b96:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	697a      	ldr	r2, [r7, #20]
  400b9c:	601a      	str	r2, [r3, #0]
	}
}
  400b9e:	371c      	adds	r7, #28
  400ba0:	46bd      	mov	sp, r7
  400ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba6:	4770      	bx	lr
  400ba8:	20000000 	.word	0x20000000
  400bac:	20000004 	.word	0x20000004

00400bb0 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	b082      	sub	sp, #8
  400bb4:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400bb6:	463b      	mov	r3, r7
  400bb8:	20d3      	movs	r0, #211	; 0xd3
  400bba:	4619      	mov	r1, r3
  400bbc:	2204      	movs	r2, #4
  400bbe:	4b18      	ldr	r3, [pc, #96]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bc0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400bc2:	78bb      	ldrb	r3, [r7, #2]
  400bc4:	b29b      	uxth	r3, r3
  400bc6:	021b      	lsls	r3, r3, #8
  400bc8:	b29a      	uxth	r2, r3
  400bca:	78fb      	ldrb	r3, [r7, #3]
  400bcc:	b29b      	uxth	r3, r3
  400bce:	4413      	add	r3, r2
  400bd0:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400bd2:	88fb      	ldrh	r3, [r7, #6]
  400bd4:	f249 3241 	movw	r2, #37697	; 0x9341
  400bd8:	4293      	cmp	r3, r2
  400bda:	d104      	bne.n	400be6 <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400bdc:	4b11      	ldr	r3, [pc, #68]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400bde:	2202      	movs	r2, #2
  400be0:	701a      	strb	r2, [r3, #0]
		return 0;
  400be2:	2300      	movs	r3, #0
  400be4:	e018      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400be6:	463b      	mov	r3, r7
  400be8:	2000      	movs	r0, #0
  400bea:	4619      	mov	r1, r3
  400bec:	2202      	movs	r2, #2
  400bee:	4b0c      	ldr	r3, [pc, #48]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bf0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400bf2:	783b      	ldrb	r3, [r7, #0]
  400bf4:	b29b      	uxth	r3, r3
  400bf6:	021b      	lsls	r3, r3, #8
  400bf8:	b29a      	uxth	r2, r3
  400bfa:	787b      	ldrb	r3, [r7, #1]
  400bfc:	b29b      	uxth	r3, r3
  400bfe:	4413      	add	r3, r2
  400c00:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400c02:	88fb      	ldrh	r3, [r7, #6]
  400c04:	f249 3225 	movw	r2, #37669	; 0x9325
  400c08:	4293      	cmp	r3, r2
  400c0a:	d104      	bne.n	400c16 <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400c0c:	4b05      	ldr	r3, [pc, #20]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400c0e:	2201      	movs	r2, #1
  400c10:	701a      	strb	r2, [r3, #0]
		return 0;
  400c12:	2300      	movs	r3, #0
  400c14:	e000      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400c16:	2301      	movs	r3, #1
}
  400c18:	4618      	mov	r0, r3
  400c1a:	3708      	adds	r7, #8
  400c1c:	46bd      	mov	sp, r7
  400c1e:	bd80      	pop	{r7, pc}
  400c20:	00400a69 	.word	0x00400a69
  400c24:	20000454 	.word	0x20000454

00400c28 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400c28:	b590      	push	{r4, r7, lr}
  400c2a:	b085      	sub	sp, #20
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400c30:	4b7a      	ldr	r3, [pc, #488]	; (400e1c <ili93xx_init+0x1f4>)
  400c32:	4798      	blx	r3
  400c34:	4603      	mov	r3, r0
  400c36:	2b00      	cmp	r3, #0
  400c38:	d001      	beq.n	400c3e <ili93xx_init+0x16>
		return 1;
  400c3a:	2301      	movs	r3, #1
  400c3c:	e1ad      	b.n	400f9a <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400c3e:	4b78      	ldr	r3, [pc, #480]	; (400e20 <ili93xx_init+0x1f8>)
  400c40:	22f0      	movs	r2, #240	; 0xf0
  400c42:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400c44:	4b77      	ldr	r3, [pc, #476]	; (400e24 <ili93xx_init+0x1fc>)
  400c46:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c4a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400c4c:	4b76      	ldr	r3, [pc, #472]	; (400e28 <ili93xx_init+0x200>)
  400c4e:	781b      	ldrb	r3, [r3, #0]
  400c50:	2b01      	cmp	r3, #1
  400c52:	f040 80f5 	bne.w	400e40 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400c56:	2007      	movs	r0, #7
  400c58:	2133      	movs	r1, #51	; 0x33
  400c5a:	4b74      	ldr	r3, [pc, #464]	; (400e2c <ili93xx_init+0x204>)
  400c5c:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400c5e:	2010      	movs	r0, #16
  400c60:	2100      	movs	r1, #0
  400c62:	4b72      	ldr	r3, [pc, #456]	; (400e2c <ili93xx_init+0x204>)
  400c64:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400c66:	2000      	movs	r0, #0
  400c68:	2101      	movs	r1, #1
  400c6a:	4b70      	ldr	r3, [pc, #448]	; (400e2c <ili93xx_init+0x204>)
  400c6c:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400c6e:	2001      	movs	r0, #1
  400c70:	f44f 7180 	mov.w	r1, #256	; 0x100
  400c74:	4b6d      	ldr	r3, [pc, #436]	; (400e2c <ili93xx_init+0x204>)
  400c76:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400c78:	2002      	movs	r0, #2
  400c7a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400c7e:	4b6b      	ldr	r3, [pc, #428]	; (400e2c <ili93xx_init+0x204>)
  400c80:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400c82:	2004      	movs	r0, #4
  400c84:	2100      	movs	r1, #0
  400c86:	4b69      	ldr	r3, [pc, #420]	; (400e2c <ili93xx_init+0x204>)
  400c88:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400c8a:	2008      	movs	r0, #8
  400c8c:	f240 2107 	movw	r1, #519	; 0x207
  400c90:	4b66      	ldr	r3, [pc, #408]	; (400e2c <ili93xx_init+0x204>)
  400c92:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400c94:	2009      	movs	r0, #9
  400c96:	2100      	movs	r1, #0
  400c98:	4b64      	ldr	r3, [pc, #400]	; (400e2c <ili93xx_init+0x204>)
  400c9a:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400c9c:	200a      	movs	r0, #10
  400c9e:	2100      	movs	r1, #0
  400ca0:	4b62      	ldr	r3, [pc, #392]	; (400e2c <ili93xx_init+0x204>)
  400ca2:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400ca4:	200c      	movs	r0, #12
  400ca6:	2100      	movs	r1, #0
  400ca8:	4b60      	ldr	r3, [pc, #384]	; (400e2c <ili93xx_init+0x204>)
  400caa:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400cac:	200d      	movs	r0, #13
  400cae:	2100      	movs	r1, #0
  400cb0:	4b5e      	ldr	r3, [pc, #376]	; (400e2c <ili93xx_init+0x204>)
  400cb2:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400cb4:	200f      	movs	r0, #15
  400cb6:	2100      	movs	r1, #0
  400cb8:	4b5c      	ldr	r3, [pc, #368]	; (400e2c <ili93xx_init+0x204>)
  400cba:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400cbc:	2010      	movs	r0, #16
  400cbe:	2100      	movs	r1, #0
  400cc0:	4b5a      	ldr	r3, [pc, #360]	; (400e2c <ili93xx_init+0x204>)
  400cc2:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400cc4:	2011      	movs	r0, #17
  400cc6:	2100      	movs	r1, #0
  400cc8:	4b58      	ldr	r3, [pc, #352]	; (400e2c <ili93xx_init+0x204>)
  400cca:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400ccc:	2012      	movs	r0, #18
  400cce:	2100      	movs	r1, #0
  400cd0:	4b56      	ldr	r3, [pc, #344]	; (400e2c <ili93xx_init+0x204>)
  400cd2:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400cd4:	2013      	movs	r0, #19
  400cd6:	2100      	movs	r1, #0
  400cd8:	4b54      	ldr	r3, [pc, #336]	; (400e2c <ili93xx_init+0x204>)
  400cda:	4798      	blx	r3
		ili93xx_delay(200);
  400cdc:	20c8      	movs	r0, #200	; 0xc8
  400cde:	4b54      	ldr	r3, [pc, #336]	; (400e30 <ili93xx_init+0x208>)
  400ce0:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400ce2:	2010      	movs	r0, #16
  400ce4:	f241 2190 	movw	r1, #4752	; 0x1290
  400ce8:	4b50      	ldr	r3, [pc, #320]	; (400e2c <ili93xx_init+0x204>)
  400cea:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400cec:	2011      	movs	r0, #17
  400cee:	f240 2127 	movw	r1, #551	; 0x227
  400cf2:	4b4e      	ldr	r3, [pc, #312]	; (400e2c <ili93xx_init+0x204>)
  400cf4:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400cf6:	2032      	movs	r0, #50	; 0x32
  400cf8:	4b4d      	ldr	r3, [pc, #308]	; (400e30 <ili93xx_init+0x208>)
  400cfa:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400cfc:	2012      	movs	r0, #18
  400cfe:	211b      	movs	r1, #27
  400d00:	4b4a      	ldr	r3, [pc, #296]	; (400e2c <ili93xx_init+0x204>)
  400d02:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400d04:	2032      	movs	r0, #50	; 0x32
  400d06:	4b4a      	ldr	r3, [pc, #296]	; (400e30 <ili93xx_init+0x208>)
  400d08:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400d0a:	2013      	movs	r0, #19
  400d0c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400d10:	4b46      	ldr	r3, [pc, #280]	; (400e2c <ili93xx_init+0x204>)
  400d12:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400d14:	2029      	movs	r0, #41	; 0x29
  400d16:	2119      	movs	r1, #25
  400d18:	4b44      	ldr	r3, [pc, #272]	; (400e2c <ili93xx_init+0x204>)
  400d1a:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400d1c:	202b      	movs	r0, #43	; 0x2b
  400d1e:	210d      	movs	r1, #13
  400d20:	4b42      	ldr	r3, [pc, #264]	; (400e2c <ili93xx_init+0x204>)
  400d22:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400d24:	2032      	movs	r0, #50	; 0x32
  400d26:	4b42      	ldr	r3, [pc, #264]	; (400e30 <ili93xx_init+0x208>)
  400d28:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400d2a:	2030      	movs	r0, #48	; 0x30
  400d2c:	2100      	movs	r1, #0
  400d2e:	4b3f      	ldr	r3, [pc, #252]	; (400e2c <ili93xx_init+0x204>)
  400d30:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400d32:	2031      	movs	r0, #49	; 0x31
  400d34:	f44f 7101 	mov.w	r1, #516	; 0x204
  400d38:	4b3c      	ldr	r3, [pc, #240]	; (400e2c <ili93xx_init+0x204>)
  400d3a:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400d3c:	2032      	movs	r0, #50	; 0x32
  400d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400d42:	4b3a      	ldr	r3, [pc, #232]	; (400e2c <ili93xx_init+0x204>)
  400d44:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400d46:	2035      	movs	r0, #53	; 0x35
  400d48:	2107      	movs	r1, #7
  400d4a:	4b38      	ldr	r3, [pc, #224]	; (400e2c <ili93xx_init+0x204>)
  400d4c:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400d4e:	2036      	movs	r0, #54	; 0x36
  400d50:	f241 4104 	movw	r1, #5124	; 0x1404
  400d54:	4b35      	ldr	r3, [pc, #212]	; (400e2c <ili93xx_init+0x204>)
  400d56:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400d58:	2037      	movs	r0, #55	; 0x37
  400d5a:	f240 7105 	movw	r1, #1797	; 0x705
  400d5e:	4b33      	ldr	r3, [pc, #204]	; (400e2c <ili93xx_init+0x204>)
  400d60:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400d62:	2038      	movs	r0, #56	; 0x38
  400d64:	f240 3105 	movw	r1, #773	; 0x305
  400d68:	4b30      	ldr	r3, [pc, #192]	; (400e2c <ili93xx_init+0x204>)
  400d6a:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400d6c:	2039      	movs	r0, #57	; 0x39
  400d6e:	f240 7107 	movw	r1, #1799	; 0x707
  400d72:	4b2e      	ldr	r3, [pc, #184]	; (400e2c <ili93xx_init+0x204>)
  400d74:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400d76:	203c      	movs	r0, #60	; 0x3c
  400d78:	f240 7101 	movw	r1, #1793	; 0x701
  400d7c:	4b2b      	ldr	r3, [pc, #172]	; (400e2c <ili93xx_init+0x204>)
  400d7e:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400d80:	203d      	movs	r0, #61	; 0x3d
  400d82:	210e      	movs	r1, #14
  400d84:	4b29      	ldr	r3, [pc, #164]	; (400e2c <ili93xx_init+0x204>)
  400d86:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400d88:	2003      	movs	r0, #3
  400d8a:	f24d 0110 	movw	r1, #53264	; 0xd010
  400d8e:	4b27      	ldr	r3, [pc, #156]	; (400e2c <ili93xx_init+0x204>)
  400d90:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400d92:	2060      	movs	r0, #96	; 0x60
  400d94:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400d98:	4b24      	ldr	r3, [pc, #144]	; (400e2c <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400d9c:	2061      	movs	r0, #97	; 0x61
  400d9e:	2101      	movs	r1, #1
  400da0:	4b22      	ldr	r3, [pc, #136]	; (400e2c <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400da4:	206a      	movs	r0, #106	; 0x6a
  400da6:	2100      	movs	r1, #0
  400da8:	4b20      	ldr	r3, [pc, #128]	; (400e2c <ili93xx_init+0x204>)
  400daa:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400dac:	2080      	movs	r0, #128	; 0x80
  400dae:	2100      	movs	r1, #0
  400db0:	4b1e      	ldr	r3, [pc, #120]	; (400e2c <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400db4:	2081      	movs	r0, #129	; 0x81
  400db6:	2100      	movs	r1, #0
  400db8:	4b1c      	ldr	r3, [pc, #112]	; (400e2c <ili93xx_init+0x204>)
  400dba:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400dbc:	2082      	movs	r0, #130	; 0x82
  400dbe:	2100      	movs	r1, #0
  400dc0:	4b1a      	ldr	r3, [pc, #104]	; (400e2c <ili93xx_init+0x204>)
  400dc2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400dc4:	2083      	movs	r0, #131	; 0x83
  400dc6:	2100      	movs	r1, #0
  400dc8:	4b18      	ldr	r3, [pc, #96]	; (400e2c <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400dcc:	2084      	movs	r0, #132	; 0x84
  400dce:	2100      	movs	r1, #0
  400dd0:	4b16      	ldr	r3, [pc, #88]	; (400e2c <ili93xx_init+0x204>)
  400dd2:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400dd4:	2085      	movs	r0, #133	; 0x85
  400dd6:	2100      	movs	r1, #0
  400dd8:	4b14      	ldr	r3, [pc, #80]	; (400e2c <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400ddc:	2090      	movs	r0, #144	; 0x90
  400dde:	2110      	movs	r1, #16
  400de0:	4b12      	ldr	r3, [pc, #72]	; (400e2c <ili93xx_init+0x204>)
  400de2:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400de4:	2092      	movs	r0, #146	; 0x92
  400de6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400dea:	4b10      	ldr	r3, [pc, #64]	; (400e2c <ili93xx_init+0x204>)
  400dec:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400dee:	2095      	movs	r0, #149	; 0x95
  400df0:	f44f 7188 	mov.w	r1, #272	; 0x110
  400df4:	4b0d      	ldr	r3, [pc, #52]	; (400e2c <ili93xx_init+0x204>)
  400df6:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	681a      	ldr	r2, [r3, #0]
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	685b      	ldr	r3, [r3, #4]
  400e00:	2000      	movs	r0, #0
  400e02:	2100      	movs	r1, #0
  400e04:	4c0b      	ldr	r4, [pc, #44]	; (400e34 <ili93xx_init+0x20c>)
  400e06:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	689b      	ldr	r3, [r3, #8]
  400e0c:	4618      	mov	r0, r3
  400e0e:	4b0a      	ldr	r3, [pc, #40]	; (400e38 <ili93xx_init+0x210>)
  400e10:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400e12:	2000      	movs	r0, #0
  400e14:	2100      	movs	r1, #0
  400e16:	4b09      	ldr	r3, [pc, #36]	; (400e3c <ili93xx_init+0x214>)
  400e18:	4798      	blx	r3
  400e1a:	e0bd      	b.n	400f98 <ili93xx_init+0x370>
  400e1c:	00400bb1 	.word	0x00400bb1
  400e20:	20000000 	.word	0x20000000
  400e24:	20000004 	.word	0x20000004
  400e28:	20000454 	.word	0x20000454
  400e2c:	004009d5 	.word	0x004009d5
  400e30:	00400ab9 	.word	0x00400ab9
  400e34:	00401025 	.word	0x00401025
  400e38:	00400ff1 	.word	0x00400ff1
  400e3c:	00401119 	.word	0x00401119
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e40:	4b58      	ldr	r3, [pc, #352]	; (400fa4 <ili93xx_init+0x37c>)
  400e42:	781b      	ldrb	r3, [r3, #0]
  400e44:	2b02      	cmp	r3, #2
  400e46:	f040 80a5 	bne.w	400f94 <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400e4a:	2339      	movs	r3, #57	; 0x39
  400e4c:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400e4e:	232c      	movs	r3, #44	; 0x2c
  400e50:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400e52:	2300      	movs	r3, #0
  400e54:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400e56:	2334      	movs	r3, #52	; 0x34
  400e58:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400e5a:	2302      	movs	r3, #2
  400e5c:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400e5e:	f107 0308 	add.w	r3, r7, #8
  400e62:	20cb      	movs	r0, #203	; 0xcb
  400e64:	4619      	mov	r1, r3
  400e66:	2205      	movs	r2, #5
  400e68:	4b4f      	ldr	r3, [pc, #316]	; (400fa8 <ili93xx_init+0x380>)
  400e6a:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400e6c:	2300      	movs	r3, #0
  400e6e:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400e70:	23aa      	movs	r3, #170	; 0xaa
  400e72:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400e74:	23b0      	movs	r3, #176	; 0xb0
  400e76:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400e78:	f107 0308 	add.w	r3, r7, #8
  400e7c:	20cf      	movs	r0, #207	; 0xcf
  400e7e:	4619      	mov	r1, r3
  400e80:	2203      	movs	r2, #3
  400e82:	4b49      	ldr	r3, [pc, #292]	; (400fa8 <ili93xx_init+0x380>)
  400e84:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400e86:	2330      	movs	r3, #48	; 0x30
  400e88:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400e8a:	f107 0308 	add.w	r3, r7, #8
  400e8e:	20f7      	movs	r0, #247	; 0xf7
  400e90:	4619      	mov	r1, r3
  400e92:	2201      	movs	r2, #1
  400e94:	4b44      	ldr	r3, [pc, #272]	; (400fa8 <ili93xx_init+0x380>)
  400e96:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400e98:	2325      	movs	r3, #37	; 0x25
  400e9a:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400e9c:	f107 0308 	add.w	r3, r7, #8
  400ea0:	20c0      	movs	r0, #192	; 0xc0
  400ea2:	4619      	mov	r1, r3
  400ea4:	2201      	movs	r2, #1
  400ea6:	4b40      	ldr	r3, [pc, #256]	; (400fa8 <ili93xx_init+0x380>)
  400ea8:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400eaa:	2311      	movs	r3, #17
  400eac:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400eae:	f107 0308 	add.w	r3, r7, #8
  400eb2:	20c1      	movs	r0, #193	; 0xc1
  400eb4:	4619      	mov	r1, r3
  400eb6:	2201      	movs	r2, #1
  400eb8:	4b3b      	ldr	r3, [pc, #236]	; (400fa8 <ili93xx_init+0x380>)
  400eba:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400ebc:	235c      	movs	r3, #92	; 0x5c
  400ebe:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400ec0:	234c      	movs	r3, #76	; 0x4c
  400ec2:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400ec4:	f107 0308 	add.w	r3, r7, #8
  400ec8:	20c5      	movs	r0, #197	; 0xc5
  400eca:	4619      	mov	r1, r3
  400ecc:	2202      	movs	r2, #2
  400ece:	4b36      	ldr	r3, [pc, #216]	; (400fa8 <ili93xx_init+0x380>)
  400ed0:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400ed2:	2394      	movs	r3, #148	; 0x94
  400ed4:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400ed6:	f107 0308 	add.w	r3, r7, #8
  400eda:	20c7      	movs	r0, #199	; 0xc7
  400edc:	4619      	mov	r1, r3
  400ede:	2201      	movs	r2, #1
  400ee0:	4b31      	ldr	r3, [pc, #196]	; (400fa8 <ili93xx_init+0x380>)
  400ee2:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400ee4:	2385      	movs	r3, #133	; 0x85
  400ee6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400ee8:	2301      	movs	r3, #1
  400eea:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400eec:	2378      	movs	r3, #120	; 0x78
  400eee:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400ef0:	f107 0308 	add.w	r3, r7, #8
  400ef4:	20e8      	movs	r0, #232	; 0xe8
  400ef6:	4619      	mov	r1, r3
  400ef8:	2203      	movs	r2, #3
  400efa:	4b2b      	ldr	r3, [pc, #172]	; (400fa8 <ili93xx_init+0x380>)
  400efc:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400efe:	2300      	movs	r3, #0
  400f00:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400f02:	2300      	movs	r3, #0
  400f04:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400f06:	f107 0308 	add.w	r3, r7, #8
  400f0a:	20ea      	movs	r0, #234	; 0xea
  400f0c:	4619      	mov	r1, r3
  400f0e:	2202      	movs	r2, #2
  400f10:	4b25      	ldr	r3, [pc, #148]	; (400fa8 <ili93xx_init+0x380>)
  400f12:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400f14:	2348      	movs	r3, #72	; 0x48
  400f16:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400f18:	f107 0308 	add.w	r3, r7, #8
  400f1c:	2036      	movs	r0, #54	; 0x36
  400f1e:	4619      	mov	r1, r3
  400f20:	2201      	movs	r2, #1
  400f22:	4b21      	ldr	r3, [pc, #132]	; (400fa8 <ili93xx_init+0x380>)
  400f24:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400f26:	2306      	movs	r3, #6
  400f28:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400f2a:	f107 0308 	add.w	r3, r7, #8
  400f2e:	203a      	movs	r0, #58	; 0x3a
  400f30:	4619      	mov	r1, r3
  400f32:	2201      	movs	r2, #1
  400f34:	4b1c      	ldr	r3, [pc, #112]	; (400fa8 <ili93xx_init+0x380>)
  400f36:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400f38:	2302      	movs	r3, #2
  400f3a:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400f3c:	2382      	movs	r3, #130	; 0x82
  400f3e:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400f40:	2327      	movs	r3, #39	; 0x27
  400f42:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400f44:	2300      	movs	r3, #0
  400f46:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400f48:	f107 0308 	add.w	r3, r7, #8
  400f4c:	20b6      	movs	r0, #182	; 0xb6
  400f4e:	4619      	mov	r1, r3
  400f50:	2204      	movs	r2, #4
  400f52:	4b15      	ldr	r3, [pc, #84]	; (400fa8 <ili93xx_init+0x380>)
  400f54:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400f56:	687b      	ldr	r3, [r7, #4]
  400f58:	681a      	ldr	r2, [r3, #0]
  400f5a:	687b      	ldr	r3, [r7, #4]
  400f5c:	685b      	ldr	r3, [r3, #4]
  400f5e:	2000      	movs	r0, #0
  400f60:	2100      	movs	r1, #0
  400f62:	4c12      	ldr	r4, [pc, #72]	; (400fac <ili93xx_init+0x384>)
  400f64:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	689b      	ldr	r3, [r3, #8]
  400f6a:	4618      	mov	r0, r3
  400f6c:	4b10      	ldr	r3, [pc, #64]	; (400fb0 <ili93xx_init+0x388>)
  400f6e:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400f70:	f107 0308 	add.w	r3, r7, #8
  400f74:	2011      	movs	r0, #17
  400f76:	4619      	mov	r1, r3
  400f78:	2200      	movs	r2, #0
  400f7a:	4b0b      	ldr	r3, [pc, #44]	; (400fa8 <ili93xx_init+0x380>)
  400f7c:	4798      	blx	r3
		ili93xx_delay(10);
  400f7e:	200a      	movs	r0, #10
  400f80:	4b0c      	ldr	r3, [pc, #48]	; (400fb4 <ili93xx_init+0x38c>)
  400f82:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400f84:	f107 0308 	add.w	r3, r7, #8
  400f88:	2029      	movs	r0, #41	; 0x29
  400f8a:	4619      	mov	r1, r3
  400f8c:	2200      	movs	r2, #0
  400f8e:	4b06      	ldr	r3, [pc, #24]	; (400fa8 <ili93xx_init+0x380>)
  400f90:	4798      	blx	r3
  400f92:	e001      	b.n	400f98 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400f94:	2301      	movs	r3, #1
  400f96:	e000      	b.n	400f9a <ili93xx_init+0x372>
	}

	return 0;
  400f98:	2300      	movs	r3, #0
}
  400f9a:	4618      	mov	r0, r3
  400f9c:	3714      	adds	r7, #20
  400f9e:	46bd      	mov	sp, r7
  400fa0:	bd90      	pop	{r4, r7, pc}
  400fa2:	bf00      	nop
  400fa4:	20000454 	.word	0x20000454
  400fa8:	00400a19 	.word	0x00400a19
  400fac:	00401025 	.word	0x00401025
  400fb0:	00400ff1 	.word	0x00400ff1
  400fb4:	00400ab9 	.word	0x00400ab9

00400fb8 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400fb8:	b580      	push	{r7, lr}
  400fba:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fbc:	4b09      	ldr	r3, [pc, #36]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fbe:	781b      	ldrb	r3, [r3, #0]
  400fc0:	2b01      	cmp	r3, #1
  400fc2:	d105      	bne.n	400fd0 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400fc4:	2007      	movs	r0, #7
  400fc6:	f240 1133 	movw	r1, #307	; 0x133
  400fca:	4b07      	ldr	r3, [pc, #28]	; (400fe8 <ili93xx_display_on+0x30>)
  400fcc:	4798      	blx	r3
  400fce:	e008      	b.n	400fe2 <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400fd0:	4b04      	ldr	r3, [pc, #16]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fd2:	781b      	ldrb	r3, [r3, #0]
  400fd4:	2b02      	cmp	r3, #2
  400fd6:	d104      	bne.n	400fe2 <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400fd8:	2029      	movs	r0, #41	; 0x29
  400fda:	2100      	movs	r1, #0
  400fdc:	2200      	movs	r2, #0
  400fde:	4b03      	ldr	r3, [pc, #12]	; (400fec <ili93xx_display_on+0x34>)
  400fe0:	4798      	blx	r3
	}
}
  400fe2:	bd80      	pop	{r7, pc}
  400fe4:	20000454 	.word	0x20000454
  400fe8:	004009d5 	.word	0x004009d5
  400fec:	00400a19 	.word	0x00400a19

00400ff0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400ff0:	b480      	push	{r7}
  400ff2:	b085      	sub	sp, #20
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400ff8:	2300      	movs	r3, #0
  400ffa:	60fb      	str	r3, [r7, #12]
  400ffc:	e007      	b.n	40100e <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400ffe:	4908      	ldr	r1, [pc, #32]	; (401020 <ili93xx_set_foreground_color+0x30>)
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	687a      	ldr	r2, [r7, #4]
  401004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401008:	68fb      	ldr	r3, [r7, #12]
  40100a:	3301      	adds	r3, #1
  40100c:	60fb      	str	r3, [r7, #12]
  40100e:	68fb      	ldr	r3, [r7, #12]
  401010:	2bef      	cmp	r3, #239	; 0xef
  401012:	d9f4      	bls.n	400ffe <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  401014:	3714      	adds	r7, #20
  401016:	46bd      	mov	sp, r7
  401018:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	20000458 	.word	0x20000458

00401024 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  401024:	b580      	push	{r7, lr}
  401026:	b086      	sub	sp, #24
  401028:	af00      	add	r7, sp, #0
  40102a:	60f8      	str	r0, [r7, #12]
  40102c:	60b9      	str	r1, [r7, #8]
  40102e:	607a      	str	r2, [r7, #4]
  401030:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401032:	4b36      	ldr	r3, [pc, #216]	; (40110c <ili93xx_set_window+0xe8>)
  401034:	781b      	ldrb	r3, [r3, #0]
  401036:	2b01      	cmp	r3, #1
  401038:	d124      	bne.n	401084 <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40103a:	68fb      	ldr	r3, [r7, #12]
  40103c:	b29b      	uxth	r3, r3
  40103e:	2050      	movs	r0, #80	; 0x50
  401040:	4619      	mov	r1, r3
  401042:	4b33      	ldr	r3, [pc, #204]	; (401110 <ili93xx_set_window+0xec>)
  401044:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	b29a      	uxth	r2, r3
  40104a:	687b      	ldr	r3, [r7, #4]
  40104c:	b29b      	uxth	r3, r3
  40104e:	4413      	add	r3, r2
  401050:	b29b      	uxth	r3, r3
  401052:	3b01      	subs	r3, #1
  401054:	b29b      	uxth	r3, r3
  401056:	2051      	movs	r0, #81	; 0x51
  401058:	4619      	mov	r1, r3
  40105a:	4b2d      	ldr	r3, [pc, #180]	; (401110 <ili93xx_set_window+0xec>)
  40105c:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40105e:	68bb      	ldr	r3, [r7, #8]
  401060:	b29b      	uxth	r3, r3
  401062:	2052      	movs	r0, #82	; 0x52
  401064:	4619      	mov	r1, r3
  401066:	4b2a      	ldr	r3, [pc, #168]	; (401110 <ili93xx_set_window+0xec>)
  401068:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40106a:	68bb      	ldr	r3, [r7, #8]
  40106c:	b29a      	uxth	r2, r3
  40106e:	683b      	ldr	r3, [r7, #0]
  401070:	b29b      	uxth	r3, r3
  401072:	4413      	add	r3, r2
  401074:	b29b      	uxth	r3, r3
  401076:	3b01      	subs	r3, #1
  401078:	b29b      	uxth	r3, r3
  40107a:	2053      	movs	r0, #83	; 0x53
  40107c:	4619      	mov	r1, r3
  40107e:	4b24      	ldr	r3, [pc, #144]	; (401110 <ili93xx_set_window+0xec>)
  401080:	4798      	blx	r3
  401082:	e03f      	b.n	401104 <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401084:	4b21      	ldr	r3, [pc, #132]	; (40110c <ili93xx_set_window+0xe8>)
  401086:	781b      	ldrb	r3, [r3, #0]
  401088:	2b02      	cmp	r3, #2
  40108a:	d13b      	bne.n	401104 <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40108c:	68fb      	ldr	r3, [r7, #12]
  40108e:	0a1b      	lsrs	r3, r3, #8
  401090:	b2db      	uxtb	r3, r3
  401092:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  401094:	68fb      	ldr	r3, [r7, #12]
  401096:	b2db      	uxtb	r3, r3
  401098:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40109a:	68fa      	ldr	r2, [r7, #12]
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	4413      	add	r3, r2
  4010a0:	3b01      	subs	r3, #1
  4010a2:	0a1b      	lsrs	r3, r3, #8
  4010a4:	b2db      	uxtb	r3, r3
  4010a6:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	b2da      	uxtb	r2, r3
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	b2db      	uxtb	r3, r3
  4010b0:	4413      	add	r3, r2
  4010b2:	b2db      	uxtb	r3, r3
  4010b4:	3b01      	subs	r3, #1
  4010b6:	b2db      	uxtb	r3, r3
  4010b8:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4010ba:	f107 0314 	add.w	r3, r7, #20
  4010be:	202a      	movs	r0, #42	; 0x2a
  4010c0:	4619      	mov	r1, r3
  4010c2:	2204      	movs	r2, #4
  4010c4:	4b13      	ldr	r3, [pc, #76]	; (401114 <ili93xx_set_window+0xf0>)
  4010c6:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4010c8:	68bb      	ldr	r3, [r7, #8]
  4010ca:	0a1b      	lsrs	r3, r3, #8
  4010cc:	b2db      	uxtb	r3, r3
  4010ce:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  4010d0:	68bb      	ldr	r3, [r7, #8]
  4010d2:	b2db      	uxtb	r3, r3
  4010d4:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4010d6:	68ba      	ldr	r2, [r7, #8]
  4010d8:	683b      	ldr	r3, [r7, #0]
  4010da:	4413      	add	r3, r2
  4010dc:	3b01      	subs	r3, #1
  4010de:	0a1b      	lsrs	r3, r3, #8
  4010e0:	b2db      	uxtb	r3, r3
  4010e2:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4010e4:	68bb      	ldr	r3, [r7, #8]
  4010e6:	b2da      	uxtb	r2, r3
  4010e8:	683b      	ldr	r3, [r7, #0]
  4010ea:	b2db      	uxtb	r3, r3
  4010ec:	4413      	add	r3, r2
  4010ee:	b2db      	uxtb	r3, r3
  4010f0:	3b01      	subs	r3, #1
  4010f2:	b2db      	uxtb	r3, r3
  4010f4:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4010f6:	f107 0314 	add.w	r3, r7, #20
  4010fa:	202b      	movs	r0, #43	; 0x2b
  4010fc:	4619      	mov	r1, r3
  4010fe:	2204      	movs	r2, #4
  401100:	4b04      	ldr	r3, [pc, #16]	; (401114 <ili93xx_set_window+0xf0>)
  401102:	4798      	blx	r3
				       paratable, 4);
	}
}
  401104:	3718      	adds	r7, #24
  401106:	46bd      	mov	sp, r7
  401108:	bd80      	pop	{r7, pc}
  40110a:	bf00      	nop
  40110c:	20000454 	.word	0x20000454
  401110:	004009d5 	.word	0x004009d5
  401114:	00400a19 	.word	0x00400a19

00401118 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  401118:	b580      	push	{r7, lr}
  40111a:	b082      	sub	sp, #8
  40111c:	af00      	add	r7, sp, #0
  40111e:	4603      	mov	r3, r0
  401120:	460a      	mov	r2, r1
  401122:	80fb      	strh	r3, [r7, #6]
  401124:	4613      	mov	r3, r2
  401126:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401128:	4b08      	ldr	r3, [pc, #32]	; (40114c <ili93xx_set_cursor_position+0x34>)
  40112a:	781b      	ldrb	r3, [r3, #0]
  40112c:	2b01      	cmp	r3, #1
  40112e:	d109      	bne.n	401144 <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  401130:	88fb      	ldrh	r3, [r7, #6]
  401132:	2020      	movs	r0, #32
  401134:	4619      	mov	r1, r3
  401136:	4b06      	ldr	r3, [pc, #24]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401138:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40113a:	88bb      	ldrh	r3, [r7, #4]
  40113c:	2021      	movs	r0, #33	; 0x21
  40113e:	4619      	mov	r1, r3
  401140:	4b03      	ldr	r3, [pc, #12]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401142:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  401144:	3708      	adds	r7, #8
  401146:	46bd      	mov	sp, r7
  401148:	bd80      	pop	{r7, pc}
  40114a:	bf00      	nop
  40114c:	20000454 	.word	0x20000454
  401150:	004009d5 	.word	0x004009d5

00401154 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  401154:	b590      	push	{r4, r7, lr}
  401156:	b083      	sub	sp, #12
  401158:	af00      	add	r7, sp, #0
  40115a:	6078      	str	r0, [r7, #4]
  40115c:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40115e:	4b1b      	ldr	r3, [pc, #108]	; (4011cc <ili93xx_draw_pixel+0x78>)
  401160:	681b      	ldr	r3, [r3, #0]
  401162:	687a      	ldr	r2, [r7, #4]
  401164:	429a      	cmp	r2, r3
  401166:	d204      	bcs.n	401172 <ili93xx_draw_pixel+0x1e>
  401168:	4b19      	ldr	r3, [pc, #100]	; (4011d0 <ili93xx_draw_pixel+0x7c>)
  40116a:	681b      	ldr	r3, [r3, #0]
  40116c:	683a      	ldr	r2, [r7, #0]
  40116e:	429a      	cmp	r2, r3
  401170:	d301      	bcc.n	401176 <ili93xx_draw_pixel+0x22>
		return 1;
  401172:	2301      	movs	r3, #1
  401174:	e025      	b.n	4011c2 <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401176:	4b17      	ldr	r3, [pc, #92]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  401178:	781b      	ldrb	r3, [r3, #0]
  40117a:	2b01      	cmp	r3, #1
  40117c:	d10f      	bne.n	40119e <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	b29a      	uxth	r2, r3
  401182:	683b      	ldr	r3, [r7, #0]
  401184:	b29b      	uxth	r3, r3
  401186:	4610      	mov	r0, r2
  401188:	4619      	mov	r1, r3
  40118a:	4b13      	ldr	r3, [pc, #76]	; (4011d8 <ili93xx_draw_pixel+0x84>)
  40118c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40118e:	4b13      	ldr	r3, [pc, #76]	; (4011dc <ili93xx_draw_pixel+0x88>)
  401190:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  401192:	4b13      	ldr	r3, [pc, #76]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  401194:	681b      	ldr	r3, [r3, #0]
  401196:	4618      	mov	r0, r3
  401198:	4b12      	ldr	r3, [pc, #72]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  40119a:	4798      	blx	r3
  40119c:	e010      	b.n	4011c0 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40119e:	4b0d      	ldr	r3, [pc, #52]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  4011a0:	781b      	ldrb	r3, [r3, #0]
  4011a2:	2b02      	cmp	r3, #2
  4011a4:	d10c      	bne.n	4011c0 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4011a6:	6878      	ldr	r0, [r7, #4]
  4011a8:	6839      	ldr	r1, [r7, #0]
  4011aa:	2200      	movs	r2, #0
  4011ac:	2300      	movs	r3, #0
  4011ae:	4c0e      	ldr	r4, [pc, #56]	; (4011e8 <ili93xx_draw_pixel+0x94>)
  4011b0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4011b2:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <ili93xx_draw_pixel+0x88>)
  4011b4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4011b6:	4b0a      	ldr	r3, [pc, #40]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  4011b8:	681b      	ldr	r3, [r3, #0]
  4011ba:	4618      	mov	r0, r3
  4011bc:	4b09      	ldr	r3, [pc, #36]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  4011be:	4798      	blx	r3
	}

	return 0;
  4011c0:	2300      	movs	r3, #0
}
  4011c2:	4618      	mov	r0, r3
  4011c4:	370c      	adds	r7, #12
  4011c6:	46bd      	mov	sp, r7
  4011c8:	bd90      	pop	{r4, r7, pc}
  4011ca:	bf00      	nop
  4011cc:	20000000 	.word	0x20000000
  4011d0:	20000004 	.word	0x20000004
  4011d4:	20000454 	.word	0x20000454
  4011d8:	00401119 	.word	0x00401119
  4011dc:	00400885 	.word	0x00400885
  4011e0:	20000458 	.word	0x20000458
  4011e4:	004008c5 	.word	0x004008c5
  4011e8:	00401025 	.word	0x00401025

004011ec <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011ec:	b590      	push	{r4, r7, lr}
  4011ee:	b087      	sub	sp, #28
  4011f0:	af00      	add	r7, sp, #0
  4011f2:	60f8      	str	r0, [r7, #12]
  4011f4:	60b9      	str	r1, [r7, #8]
  4011f6:	607a      	str	r2, [r7, #4]
  4011f8:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4011fa:	f107 000c 	add.w	r0, r7, #12
  4011fe:	f107 0108 	add.w	r1, r7, #8
  401202:	1d3a      	adds	r2, r7, #4
  401204:	463b      	mov	r3, r7
  401206:	4c26      	ldr	r4, [pc, #152]	; (4012a0 <ili93xx_draw_filled_rectangle+0xb4>)
  401208:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40120a:	68f8      	ldr	r0, [r7, #12]
  40120c:	68b9      	ldr	r1, [r7, #8]
  40120e:	687a      	ldr	r2, [r7, #4]
  401210:	68fb      	ldr	r3, [r7, #12]
  401212:	1ad3      	subs	r3, r2, r3
  401214:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  401216:	683a      	ldr	r2, [r7, #0]
  401218:	68bb      	ldr	r3, [r7, #8]
  40121a:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40121c:	3301      	adds	r3, #1
  40121e:	4622      	mov	r2, r4
  401220:	4c20      	ldr	r4, [pc, #128]	; (4012a4 <ili93xx_draw_filled_rectangle+0xb8>)
  401222:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  401224:	68fb      	ldr	r3, [r7, #12]
  401226:	b29a      	uxth	r2, r3
  401228:	68bb      	ldr	r3, [r7, #8]
  40122a:	b29b      	uxth	r3, r3
  40122c:	4610      	mov	r0, r2
  40122e:	4619      	mov	r1, r3
  401230:	4b1d      	ldr	r3, [pc, #116]	; (4012a8 <ili93xx_draw_filled_rectangle+0xbc>)
  401232:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401234:	4b1d      	ldr	r3, [pc, #116]	; (4012ac <ili93xx_draw_filled_rectangle+0xc0>)
  401236:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401238:	687a      	ldr	r2, [r7, #4]
  40123a:	68fb      	ldr	r3, [r7, #12]
  40123c:	1ad3      	subs	r3, r2, r3
  40123e:	3301      	adds	r3, #1
  401240:	6839      	ldr	r1, [r7, #0]
  401242:	68ba      	ldr	r2, [r7, #8]
  401244:	1a8a      	subs	r2, r1, r2
  401246:	3201      	adds	r2, #1
  401248:	fb02 f303 	mul.w	r3, r2, r3
  40124c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40124e:	693b      	ldr	r3, [r7, #16]
  401250:	4a17      	ldr	r2, [pc, #92]	; (4012b0 <ili93xx_draw_filled_rectangle+0xc4>)
  401252:	fba2 2303 	umull	r2, r3, r2, r3
  401256:	09db      	lsrs	r3, r3, #7
  401258:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40125a:	e003      	b.n	401264 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40125c:	4815      	ldr	r0, [pc, #84]	; (4012b4 <ili93xx_draw_filled_rectangle+0xc8>)
  40125e:	21f0      	movs	r1, #240	; 0xf0
  401260:	4b15      	ldr	r3, [pc, #84]	; (4012b8 <ili93xx_draw_filled_rectangle+0xcc>)
  401262:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401264:	697b      	ldr	r3, [r7, #20]
  401266:	1e5a      	subs	r2, r3, #1
  401268:	617a      	str	r2, [r7, #20]
  40126a:	2b00      	cmp	r3, #0
  40126c:	d1f6      	bne.n	40125c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40126e:	6939      	ldr	r1, [r7, #16]
  401270:	4b0f      	ldr	r3, [pc, #60]	; (4012b0 <ili93xx_draw_filled_rectangle+0xc4>)
  401272:	fba3 2301 	umull	r2, r3, r3, r1
  401276:	09da      	lsrs	r2, r3, #7
  401278:	4613      	mov	r3, r2
  40127a:	011b      	lsls	r3, r3, #4
  40127c:	1a9b      	subs	r3, r3, r2
  40127e:	011b      	lsls	r3, r3, #4
  401280:	1aca      	subs	r2, r1, r3
  401282:	480c      	ldr	r0, [pc, #48]	; (4012b4 <ili93xx_draw_filled_rectangle+0xc8>)
  401284:	4611      	mov	r1, r2
  401286:	4b0c      	ldr	r3, [pc, #48]	; (4012b8 <ili93xx_draw_filled_rectangle+0xcc>)
  401288:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40128a:	4b0c      	ldr	r3, [pc, #48]	; (4012bc <ili93xx_draw_filled_rectangle+0xd0>)
  40128c:	681a      	ldr	r2, [r3, #0]
  40128e:	4b0c      	ldr	r3, [pc, #48]	; (4012c0 <ili93xx_draw_filled_rectangle+0xd4>)
  401290:	681b      	ldr	r3, [r3, #0]
  401292:	2000      	movs	r0, #0
  401294:	2100      	movs	r1, #0
  401296:	4c03      	ldr	r4, [pc, #12]	; (4012a4 <ili93xx_draw_filled_rectangle+0xb8>)
  401298:	47a0      	blx	r4
}
  40129a:	371c      	adds	r7, #28
  40129c:	46bd      	mov	sp, r7
  40129e:	bd90      	pop	{r4, r7, pc}
  4012a0:	00400af9 	.word	0x00400af9
  4012a4:	00401025 	.word	0x00401025
  4012a8:	00401119 	.word	0x00401119
  4012ac:	00400885 	.word	0x00400885
  4012b0:	88888889 	.word	0x88888889
  4012b4:	20000458 	.word	0x20000458
  4012b8:	004008f9 	.word	0x004008f9
  4012bc:	20000000 	.word	0x20000000
  4012c0:	20000004 	.word	0x20000004

004012c4 <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  4012c4:	b580      	push	{r7, lr}
  4012c6:	b088      	sub	sp, #32
  4012c8:	af00      	add	r7, sp, #0
  4012ca:	60f8      	str	r0, [r7, #12]
  4012cc:	60b9      	str	r1, [r7, #8]
  4012ce:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  4012d0:	687b      	ldr	r3, [r7, #4]
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d101      	bne.n	4012da <ili93xx_draw_circle+0x16>
		return 1;
  4012d6:	2301      	movs	r3, #1
  4012d8:	e076      	b.n	4013c8 <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  4012da:	687b      	ldr	r3, [r7, #4]
  4012dc:	005b      	lsls	r3, r3, #1
  4012de:	f1c3 0303 	rsb	r3, r3, #3
  4012e2:	61fb      	str	r3, [r7, #28]
	curX = 0;
  4012e4:	2300      	movs	r3, #0
  4012e6:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  4012e8:	687b      	ldr	r3, [r7, #4]
  4012ea:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  4012ec:	e067      	b.n	4013be <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  4012ee:	68fa      	ldr	r2, [r7, #12]
  4012f0:	69bb      	ldr	r3, [r7, #24]
  4012f2:	18d1      	adds	r1, r2, r3
  4012f4:	68ba      	ldr	r2, [r7, #8]
  4012f6:	697b      	ldr	r3, [r7, #20]
  4012f8:	4413      	add	r3, r2
  4012fa:	4608      	mov	r0, r1
  4012fc:	4619      	mov	r1, r3
  4012fe:	4b34      	ldr	r3, [pc, #208]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401300:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  401302:	68fa      	ldr	r2, [r7, #12]
  401304:	69bb      	ldr	r3, [r7, #24]
  401306:	18d1      	adds	r1, r2, r3
  401308:	68ba      	ldr	r2, [r7, #8]
  40130a:	697b      	ldr	r3, [r7, #20]
  40130c:	1ad3      	subs	r3, r2, r3
  40130e:	4608      	mov	r0, r1
  401310:	4619      	mov	r1, r3
  401312:	4b2f      	ldr	r3, [pc, #188]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401314:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  401316:	68fa      	ldr	r2, [r7, #12]
  401318:	69bb      	ldr	r3, [r7, #24]
  40131a:	1ad1      	subs	r1, r2, r3
  40131c:	68ba      	ldr	r2, [r7, #8]
  40131e:	697b      	ldr	r3, [r7, #20]
  401320:	4413      	add	r3, r2
  401322:	4608      	mov	r0, r1
  401324:	4619      	mov	r1, r3
  401326:	4b2a      	ldr	r3, [pc, #168]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401328:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  40132a:	68fa      	ldr	r2, [r7, #12]
  40132c:	69bb      	ldr	r3, [r7, #24]
  40132e:	1ad1      	subs	r1, r2, r3
  401330:	68ba      	ldr	r2, [r7, #8]
  401332:	697b      	ldr	r3, [r7, #20]
  401334:	1ad3      	subs	r3, r2, r3
  401336:	4608      	mov	r0, r1
  401338:	4619      	mov	r1, r3
  40133a:	4b25      	ldr	r3, [pc, #148]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  40133c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  40133e:	68fa      	ldr	r2, [r7, #12]
  401340:	697b      	ldr	r3, [r7, #20]
  401342:	18d1      	adds	r1, r2, r3
  401344:	68ba      	ldr	r2, [r7, #8]
  401346:	69bb      	ldr	r3, [r7, #24]
  401348:	4413      	add	r3, r2
  40134a:	4608      	mov	r0, r1
  40134c:	4619      	mov	r1, r3
  40134e:	4b20      	ldr	r3, [pc, #128]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401350:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  401352:	68fa      	ldr	r2, [r7, #12]
  401354:	697b      	ldr	r3, [r7, #20]
  401356:	18d1      	adds	r1, r2, r3
  401358:	68ba      	ldr	r2, [r7, #8]
  40135a:	69bb      	ldr	r3, [r7, #24]
  40135c:	1ad3      	subs	r3, r2, r3
  40135e:	4608      	mov	r0, r1
  401360:	4619      	mov	r1, r3
  401362:	4b1b      	ldr	r3, [pc, #108]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401364:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  401366:	68fa      	ldr	r2, [r7, #12]
  401368:	697b      	ldr	r3, [r7, #20]
  40136a:	1ad1      	subs	r1, r2, r3
  40136c:	68ba      	ldr	r2, [r7, #8]
  40136e:	69bb      	ldr	r3, [r7, #24]
  401370:	4413      	add	r3, r2
  401372:	4608      	mov	r0, r1
  401374:	4619      	mov	r1, r3
  401376:	4b16      	ldr	r3, [pc, #88]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  401378:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  40137a:	68fa      	ldr	r2, [r7, #12]
  40137c:	697b      	ldr	r3, [r7, #20]
  40137e:	1ad1      	subs	r1, r2, r3
  401380:	68ba      	ldr	r2, [r7, #8]
  401382:	69bb      	ldr	r3, [r7, #24]
  401384:	1ad3      	subs	r3, r2, r3
  401386:	4608      	mov	r0, r1
  401388:	4619      	mov	r1, r3
  40138a:	4b11      	ldr	r3, [pc, #68]	; (4013d0 <ili93xx_draw_circle+0x10c>)
  40138c:	4798      	blx	r3

		if (d < 0) {
  40138e:	69fb      	ldr	r3, [r7, #28]
  401390:	2b00      	cmp	r3, #0
  401392:	da06      	bge.n	4013a2 <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  401394:	69bb      	ldr	r3, [r7, #24]
  401396:	009a      	lsls	r2, r3, #2
  401398:	69fb      	ldr	r3, [r7, #28]
  40139a:	4413      	add	r3, r2
  40139c:	3306      	adds	r3, #6
  40139e:	61fb      	str	r3, [r7, #28]
  4013a0:	e00a      	b.n	4013b8 <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  4013a2:	69ba      	ldr	r2, [r7, #24]
  4013a4:	697b      	ldr	r3, [r7, #20]
  4013a6:	1ad3      	subs	r3, r2, r3
  4013a8:	009a      	lsls	r2, r3, #2
  4013aa:	69fb      	ldr	r3, [r7, #28]
  4013ac:	4413      	add	r3, r2
  4013ae:	330a      	adds	r3, #10
  4013b0:	61fb      	str	r3, [r7, #28]
			curY--;
  4013b2:	697b      	ldr	r3, [r7, #20]
  4013b4:	3b01      	subs	r3, #1
  4013b6:	617b      	str	r3, [r7, #20]
		}

		curX++;
  4013b8:	69bb      	ldr	r3, [r7, #24]
  4013ba:	3301      	adds	r3, #1
  4013bc:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  4013be:	69ba      	ldr	r2, [r7, #24]
  4013c0:	697b      	ldr	r3, [r7, #20]
  4013c2:	429a      	cmp	r2, r3
  4013c4:	d993      	bls.n	4012ee <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  4013c6:	2300      	movs	r3, #0
}
  4013c8:	4618      	mov	r0, r3
  4013ca:	3720      	adds	r7, #32
  4013cc:	46bd      	mov	sp, r7
  4013ce:	bd80      	pop	{r7, pc}
  4013d0:	00401155 	.word	0x00401155

004013d4 <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4013d4:	b580      	push	{r7, lr}
  4013d6:	b08a      	sub	sp, #40	; 0x28
  4013d8:	af00      	add	r7, sp, #0
  4013da:	60f8      	str	r0, [r7, #12]
  4013dc:	60b9      	str	r1, [r7, #8]
  4013de:	4613      	mov	r3, r2
  4013e0:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4013e2:	79fa      	ldrb	r2, [r7, #7]
  4013e4:	4613      	mov	r3, r2
  4013e6:	009b      	lsls	r3, r3, #2
  4013e8:	4413      	add	r3, r2
  4013ea:	009b      	lsls	r3, r3, #2
  4013ec:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4013f0:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4013f2:	2300      	movs	r3, #0
  4013f4:	623b      	str	r3, [r7, #32]
  4013f6:	e04d      	b.n	401494 <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4013f8:	6a3b      	ldr	r3, [r7, #32]
  4013fa:	005a      	lsls	r2, r3, #1
  4013fc:	69fb      	ldr	r3, [r7, #28]
  4013fe:	4413      	add	r3, r2
  401400:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  401402:	69bb      	ldr	r3, [r7, #24]
  401404:	3301      	adds	r3, #1
  401406:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401408:	2300      	movs	r3, #0
  40140a:	627b      	str	r3, [r7, #36]	; 0x24
  40140c:	e01a      	b.n	401444 <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40140e:	4a24      	ldr	r2, [pc, #144]	; (4014a0 <ili93xx_draw_char+0xcc>)
  401410:	69bb      	ldr	r3, [r7, #24]
  401412:	4413      	add	r3, r2
  401414:	781b      	ldrb	r3, [r3, #0]
  401416:	461a      	mov	r2, r3
  401418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40141a:	f1c3 0307 	rsb	r3, r3, #7
  40141e:	fa42 f303 	asr.w	r3, r2, r3
  401422:	f003 0301 	and.w	r3, r3, #1
  401426:	2b00      	cmp	r3, #0
  401428:	d009      	beq.n	40143e <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40142a:	68fa      	ldr	r2, [r7, #12]
  40142c:	6a3b      	ldr	r3, [r7, #32]
  40142e:	18d1      	adds	r1, r2, r3
  401430:	68ba      	ldr	r2, [r7, #8]
  401432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401434:	4413      	add	r3, r2
  401436:	4608      	mov	r0, r1
  401438:	4619      	mov	r1, r3
  40143a:	4b1a      	ldr	r3, [pc, #104]	; (4014a4 <ili93xx_draw_char+0xd0>)
  40143c:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40143e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401440:	3301      	adds	r3, #1
  401442:	627b      	str	r3, [r7, #36]	; 0x24
  401444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401446:	2b07      	cmp	r3, #7
  401448:	d9e1      	bls.n	40140e <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40144a:	2300      	movs	r3, #0
  40144c:	627b      	str	r3, [r7, #36]	; 0x24
  40144e:	e01b      	b.n	401488 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401450:	4a13      	ldr	r2, [pc, #76]	; (4014a0 <ili93xx_draw_char+0xcc>)
  401452:	697b      	ldr	r3, [r7, #20]
  401454:	4413      	add	r3, r2
  401456:	781b      	ldrb	r3, [r3, #0]
  401458:	461a      	mov	r2, r3
  40145a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40145c:	f1c3 0307 	rsb	r3, r3, #7
  401460:	fa42 f303 	asr.w	r3, r2, r3
  401464:	f003 0301 	and.w	r3, r3, #1
  401468:	2b00      	cmp	r3, #0
  40146a:	d00a      	beq.n	401482 <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40146c:	68fa      	ldr	r2, [r7, #12]
  40146e:	6a3b      	ldr	r3, [r7, #32]
  401470:	18d1      	adds	r1, r2, r3
  401472:	68ba      	ldr	r2, [r7, #8]
  401474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401476:	4413      	add	r3, r2
  401478:	3308      	adds	r3, #8
  40147a:	4608      	mov	r0, r1
  40147c:	4619      	mov	r1, r3
  40147e:	4b09      	ldr	r3, [pc, #36]	; (4014a4 <ili93xx_draw_char+0xd0>)
  401480:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401484:	3301      	adds	r3, #1
  401486:	627b      	str	r3, [r7, #36]	; 0x24
  401488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40148a:	2b05      	cmp	r3, #5
  40148c:	d9e0      	bls.n	401450 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40148e:	6a3b      	ldr	r3, [r7, #32]
  401490:	3301      	adds	r3, #1
  401492:	623b      	str	r3, [r7, #32]
  401494:	6a3b      	ldr	r3, [r7, #32]
  401496:	2b09      	cmp	r3, #9
  401498:	d9ae      	bls.n	4013f8 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40149a:	3728      	adds	r7, #40	; 0x28
  40149c:	46bd      	mov	sp, r7
  40149e:	bd80      	pop	{r7, pc}
  4014a0:	00402844 	.word	0x00402844
  4014a4:	00401155 	.word	0x00401155

004014a8 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4014a8:	b580      	push	{r7, lr}
  4014aa:	b086      	sub	sp, #24
  4014ac:	af00      	add	r7, sp, #0
  4014ae:	60f8      	str	r0, [r7, #12]
  4014b0:	60b9      	str	r1, [r7, #8]
  4014b2:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4014b4:	68fb      	ldr	r3, [r7, #12]
  4014b6:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4014b8:	e01c      	b.n	4014f4 <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4014ba:	687b      	ldr	r3, [r7, #4]
  4014bc:	781b      	ldrb	r3, [r3, #0]
  4014be:	2b0a      	cmp	r3, #10
  4014c0:	d108      	bne.n	4014d4 <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4014c2:	230e      	movs	r3, #14
  4014c4:	461a      	mov	r2, r3
  4014c6:	68bb      	ldr	r3, [r7, #8]
  4014c8:	4413      	add	r3, r2
  4014ca:	3302      	adds	r3, #2
  4014cc:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4014ce:	697b      	ldr	r3, [r7, #20]
  4014d0:	60fb      	str	r3, [r7, #12]
  4014d2:	e00c      	b.n	4014ee <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4014d4:	687b      	ldr	r3, [r7, #4]
  4014d6:	781b      	ldrb	r3, [r3, #0]
  4014d8:	68f8      	ldr	r0, [r7, #12]
  4014da:	68b9      	ldr	r1, [r7, #8]
  4014dc:	461a      	mov	r2, r3
  4014de:	4b09      	ldr	r3, [pc, #36]	; (401504 <ili93xx_draw_string+0x5c>)
  4014e0:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4014e2:	230a      	movs	r3, #10
  4014e4:	461a      	mov	r2, r3
  4014e6:	68fb      	ldr	r3, [r7, #12]
  4014e8:	4413      	add	r3, r2
  4014ea:	3302      	adds	r3, #2
  4014ec:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4014ee:	687b      	ldr	r3, [r7, #4]
  4014f0:	3301      	adds	r3, #1
  4014f2:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	781b      	ldrb	r3, [r3, #0]
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	d1de      	bne.n	4014ba <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4014fc:	3718      	adds	r7, #24
  4014fe:	46bd      	mov	sp, r7
  401500:	bd80      	pop	{r7, pc}
  401502:	bf00      	nop
  401504:	004013d5 	.word	0x004013d5

00401508 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401508:	b480      	push	{r7}
  40150a:	b085      	sub	sp, #20
  40150c:	af00      	add	r7, sp, #0
  40150e:	60f8      	str	r0, [r7, #12]
  401510:	60b9      	str	r1, [r7, #8]
  401512:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  401514:	68fa      	ldr	r2, [r7, #12]
  401516:	68bb      	ldr	r3, [r7, #8]
  401518:	011b      	lsls	r3, r3, #4
  40151a:	4413      	add	r3, r2
  40151c:	687a      	ldr	r2, [r7, #4]
  40151e:	601a      	str	r2, [r3, #0]
}
  401520:	3714      	adds	r7, #20
  401522:	46bd      	mov	sp, r7
  401524:	f85d 7b04 	ldr.w	r7, [sp], #4
  401528:	4770      	bx	lr
  40152a:	bf00      	nop

0040152c <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  40152c:	b480      	push	{r7}
  40152e:	b085      	sub	sp, #20
  401530:	af00      	add	r7, sp, #0
  401532:	60f8      	str	r0, [r7, #12]
  401534:	60b9      	str	r1, [r7, #8]
  401536:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  401538:	68fa      	ldr	r2, [r7, #12]
  40153a:	68bb      	ldr	r3, [r7, #8]
  40153c:	011b      	lsls	r3, r3, #4
  40153e:	4413      	add	r3, r2
  401540:	687a      	ldr	r2, [r7, #4]
  401542:	605a      	str	r2, [r3, #4]
}
  401544:	3714      	adds	r7, #20
  401546:	46bd      	mov	sp, r7
  401548:	f85d 7b04 	ldr.w	r7, [sp], #4
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop

00401550 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401550:	b480      	push	{r7}
  401552:	b085      	sub	sp, #20
  401554:	af00      	add	r7, sp, #0
  401556:	60f8      	str	r0, [r7, #12]
  401558:	60b9      	str	r1, [r7, #8]
  40155a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  40155c:	68fa      	ldr	r2, [r7, #12]
  40155e:	68bb      	ldr	r3, [r7, #8]
  401560:	011b      	lsls	r3, r3, #4
  401562:	4413      	add	r3, r2
  401564:	3308      	adds	r3, #8
  401566:	687a      	ldr	r2, [r7, #4]
  401568:	601a      	str	r2, [r3, #0]
}
  40156a:	3714      	adds	r7, #20
  40156c:	46bd      	mov	sp, r7
  40156e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401572:	4770      	bx	lr

00401574 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  401574:	b480      	push	{r7}
  401576:	b085      	sub	sp, #20
  401578:	af00      	add	r7, sp, #0
  40157a:	60f8      	str	r0, [r7, #12]
  40157c:	60b9      	str	r1, [r7, #8]
  40157e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  401580:	68fa      	ldr	r2, [r7, #12]
  401582:	68bb      	ldr	r3, [r7, #8]
  401584:	011b      	lsls	r3, r3, #4
  401586:	4413      	add	r3, r2
  401588:	3308      	adds	r3, #8
  40158a:	687a      	ldr	r2, [r7, #4]
  40158c:	605a      	str	r2, [r3, #4]
}
  40158e:	3714      	adds	r7, #20
  401590:	46bd      	mov	sp, r7
  401592:	f85d 7b04 	ldr.w	r7, [sp], #4
  401596:	4770      	bx	lr

00401598 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401598:	b480      	push	{r7}
  40159a:	b085      	sub	sp, #20
  40159c:	af00      	add	r7, sp, #0
  40159e:	60f8      	str	r0, [r7, #12]
  4015a0:	60b9      	str	r1, [r7, #8]
  4015a2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4015a4:	687b      	ldr	r3, [r7, #4]
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d003      	beq.n	4015b2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4015aa:	68fb      	ldr	r3, [r7, #12]
  4015ac:	68ba      	ldr	r2, [r7, #8]
  4015ae:	665a      	str	r2, [r3, #100]	; 0x64
  4015b0:	e002      	b.n	4015b8 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4015b2:	68fb      	ldr	r3, [r7, #12]
  4015b4:	68ba      	ldr	r2, [r7, #8]
  4015b6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4015b8:	3714      	adds	r7, #20
  4015ba:	46bd      	mov	sp, r7
  4015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c0:	4770      	bx	lr
  4015c2:	bf00      	nop

004015c4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4015c4:	b480      	push	{r7}
  4015c6:	b085      	sub	sp, #20
  4015c8:	af00      	add	r7, sp, #0
  4015ca:	60f8      	str	r0, [r7, #12]
  4015cc:	60b9      	str	r1, [r7, #8]
  4015ce:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4015d0:	68fb      	ldr	r3, [r7, #12]
  4015d2:	68ba      	ldr	r2, [r7, #8]
  4015d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4015d8:	687b      	ldr	r3, [r7, #4]
  4015da:	005b      	lsls	r3, r3, #1
  4015dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4015e4:	3b01      	subs	r3, #1
  4015e6:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4015ea:	68fb      	ldr	r3, [r7, #12]
  4015ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4015f0:	3714      	adds	r7, #20
  4015f2:	46bd      	mov	sp, r7
  4015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f8:	4770      	bx	lr
  4015fa:	bf00      	nop

004015fc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4015fc:	b480      	push	{r7}
  4015fe:	b087      	sub	sp, #28
  401600:	af00      	add	r7, sp, #0
  401602:	60f8      	str	r0, [r7, #12]
  401604:	60b9      	str	r1, [r7, #8]
  401606:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401608:	68fb      	ldr	r3, [r7, #12]
  40160a:	687a      	ldr	r2, [r7, #4]
  40160c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40160e:	68bb      	ldr	r3, [r7, #8]
  401610:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401614:	d04a      	beq.n	4016ac <pio_set_peripheral+0xb0>
  401616:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40161a:	d808      	bhi.n	40162e <pio_set_peripheral+0x32>
  40161c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401620:	d016      	beq.n	401650 <pio_set_peripheral+0x54>
  401622:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401626:	d02c      	beq.n	401682 <pio_set_peripheral+0x86>
  401628:	2b00      	cmp	r3, #0
  40162a:	d069      	beq.n	401700 <pio_set_peripheral+0x104>
  40162c:	e064      	b.n	4016f8 <pio_set_peripheral+0xfc>
  40162e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401632:	d065      	beq.n	401700 <pio_set_peripheral+0x104>
  401634:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401638:	d803      	bhi.n	401642 <pio_set_peripheral+0x46>
  40163a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40163e:	d04a      	beq.n	4016d6 <pio_set_peripheral+0xda>
  401640:	e05a      	b.n	4016f8 <pio_set_peripheral+0xfc>
  401642:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401646:	d05b      	beq.n	401700 <pio_set_peripheral+0x104>
  401648:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40164c:	d058      	beq.n	401700 <pio_set_peripheral+0x104>
  40164e:	e053      	b.n	4016f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401650:	68fb      	ldr	r3, [r7, #12]
  401652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401654:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40165a:	687b      	ldr	r3, [r7, #4]
  40165c:	43d9      	mvns	r1, r3
  40165e:	697b      	ldr	r3, [r7, #20]
  401660:	400b      	ands	r3, r1
  401662:	401a      	ands	r2, r3
  401664:	68fb      	ldr	r3, [r7, #12]
  401666:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401668:	68fb      	ldr	r3, [r7, #12]
  40166a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40166c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40166e:	68fb      	ldr	r3, [r7, #12]
  401670:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	43d9      	mvns	r1, r3
  401676:	697b      	ldr	r3, [r7, #20]
  401678:	400b      	ands	r3, r1
  40167a:	401a      	ands	r2, r3
  40167c:	68fb      	ldr	r3, [r7, #12]
  40167e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401680:	e03a      	b.n	4016f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401682:	68fb      	ldr	r3, [r7, #12]
  401684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401686:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401688:	687a      	ldr	r2, [r7, #4]
  40168a:	697b      	ldr	r3, [r7, #20]
  40168c:	431a      	orrs	r2, r3
  40168e:	68fb      	ldr	r3, [r7, #12]
  401690:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401692:	68fb      	ldr	r3, [r7, #12]
  401694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401696:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401698:	68fb      	ldr	r3, [r7, #12]
  40169a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40169c:	687b      	ldr	r3, [r7, #4]
  40169e:	43d9      	mvns	r1, r3
  4016a0:	697b      	ldr	r3, [r7, #20]
  4016a2:	400b      	ands	r3, r1
  4016a4:	401a      	ands	r2, r3
  4016a6:	68fb      	ldr	r3, [r7, #12]
  4016a8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4016aa:	e025      	b.n	4016f8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016ac:	68fb      	ldr	r3, [r7, #12]
  4016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4016b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4016b2:	68fb      	ldr	r3, [r7, #12]
  4016b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4016b6:	687b      	ldr	r3, [r7, #4]
  4016b8:	43d9      	mvns	r1, r3
  4016ba:	697b      	ldr	r3, [r7, #20]
  4016bc:	400b      	ands	r3, r1
  4016be:	401a      	ands	r2, r3
  4016c0:	68fb      	ldr	r3, [r7, #12]
  4016c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4016c4:	68fb      	ldr	r3, [r7, #12]
  4016c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4016c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4016ca:	687a      	ldr	r2, [r7, #4]
  4016cc:	697b      	ldr	r3, [r7, #20]
  4016ce:	431a      	orrs	r2, r3
  4016d0:	68fb      	ldr	r3, [r7, #12]
  4016d2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4016d4:	e010      	b.n	4016f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016d6:	68fb      	ldr	r3, [r7, #12]
  4016d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4016da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4016dc:	687a      	ldr	r2, [r7, #4]
  4016de:	697b      	ldr	r3, [r7, #20]
  4016e0:	431a      	orrs	r2, r3
  4016e2:	68fb      	ldr	r3, [r7, #12]
  4016e4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4016e6:	68fb      	ldr	r3, [r7, #12]
  4016e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4016ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4016ec:	687a      	ldr	r2, [r7, #4]
  4016ee:	697b      	ldr	r3, [r7, #20]
  4016f0:	431a      	orrs	r2, r3
  4016f2:	68fb      	ldr	r3, [r7, #12]
  4016f4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4016f6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4016f8:	68fb      	ldr	r3, [r7, #12]
  4016fa:	687a      	ldr	r2, [r7, #4]
  4016fc:	605a      	str	r2, [r3, #4]
  4016fe:	e000      	b.n	401702 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401700:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401702:	371c      	adds	r7, #28
  401704:	46bd      	mov	sp, r7
  401706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170a:	4770      	bx	lr

0040170c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40170c:	b580      	push	{r7, lr}
  40170e:	b084      	sub	sp, #16
  401710:	af00      	add	r7, sp, #0
  401712:	60f8      	str	r0, [r7, #12]
  401714:	60b9      	str	r1, [r7, #8]
  401716:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401718:	68f8      	ldr	r0, [r7, #12]
  40171a:	68b9      	ldr	r1, [r7, #8]
  40171c:	4b18      	ldr	r3, [pc, #96]	; (401780 <pio_set_input+0x74>)
  40171e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401720:	687b      	ldr	r3, [r7, #4]
  401722:	f003 0301 	and.w	r3, r3, #1
  401726:	68f8      	ldr	r0, [r7, #12]
  401728:	68b9      	ldr	r1, [r7, #8]
  40172a:	461a      	mov	r2, r3
  40172c:	4b15      	ldr	r3, [pc, #84]	; (401784 <pio_set_input+0x78>)
  40172e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401730:	687b      	ldr	r3, [r7, #4]
  401732:	f003 030a 	and.w	r3, r3, #10
  401736:	2b00      	cmp	r3, #0
  401738:	d003      	beq.n	401742 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40173a:	68fb      	ldr	r3, [r7, #12]
  40173c:	68ba      	ldr	r2, [r7, #8]
  40173e:	621a      	str	r2, [r3, #32]
  401740:	e002      	b.n	401748 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401742:	68fb      	ldr	r3, [r7, #12]
  401744:	68ba      	ldr	r2, [r7, #8]
  401746:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401748:	687b      	ldr	r3, [r7, #4]
  40174a:	f003 0302 	and.w	r3, r3, #2
  40174e:	2b00      	cmp	r3, #0
  401750:	d004      	beq.n	40175c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401752:	68fb      	ldr	r3, [r7, #12]
  401754:	68ba      	ldr	r2, [r7, #8]
  401756:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40175a:	e008      	b.n	40176e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40175c:	687b      	ldr	r3, [r7, #4]
  40175e:	f003 0308 	and.w	r3, r3, #8
  401762:	2b00      	cmp	r3, #0
  401764:	d003      	beq.n	40176e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401766:	68fb      	ldr	r3, [r7, #12]
  401768:	68ba      	ldr	r2, [r7, #8]
  40176a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40176e:	68fb      	ldr	r3, [r7, #12]
  401770:	68ba      	ldr	r2, [r7, #8]
  401772:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401774:	68fb      	ldr	r3, [r7, #12]
  401776:	68ba      	ldr	r2, [r7, #8]
  401778:	601a      	str	r2, [r3, #0]
}
  40177a:	3710      	adds	r7, #16
  40177c:	46bd      	mov	sp, r7
  40177e:	bd80      	pop	{r7, pc}
  401780:	00401879 	.word	0x00401879
  401784:	00401599 	.word	0x00401599

00401788 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401788:	b580      	push	{r7, lr}
  40178a:	b084      	sub	sp, #16
  40178c:	af00      	add	r7, sp, #0
  40178e:	60f8      	str	r0, [r7, #12]
  401790:	60b9      	str	r1, [r7, #8]
  401792:	607a      	str	r2, [r7, #4]
  401794:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401796:	68f8      	ldr	r0, [r7, #12]
  401798:	68b9      	ldr	r1, [r7, #8]
  40179a:	4b12      	ldr	r3, [pc, #72]	; (4017e4 <pio_set_output+0x5c>)
  40179c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40179e:	68f8      	ldr	r0, [r7, #12]
  4017a0:	68b9      	ldr	r1, [r7, #8]
  4017a2:	69ba      	ldr	r2, [r7, #24]
  4017a4:	4b10      	ldr	r3, [pc, #64]	; (4017e8 <pio_set_output+0x60>)
  4017a6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4017a8:	683b      	ldr	r3, [r7, #0]
  4017aa:	2b00      	cmp	r3, #0
  4017ac:	d003      	beq.n	4017b6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4017ae:	68fb      	ldr	r3, [r7, #12]
  4017b0:	68ba      	ldr	r2, [r7, #8]
  4017b2:	651a      	str	r2, [r3, #80]	; 0x50
  4017b4:	e002      	b.n	4017bc <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4017b6:	68fb      	ldr	r3, [r7, #12]
  4017b8:	68ba      	ldr	r2, [r7, #8]
  4017ba:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4017bc:	687b      	ldr	r3, [r7, #4]
  4017be:	2b00      	cmp	r3, #0
  4017c0:	d003      	beq.n	4017ca <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4017c2:	68fb      	ldr	r3, [r7, #12]
  4017c4:	68ba      	ldr	r2, [r7, #8]
  4017c6:	631a      	str	r2, [r3, #48]	; 0x30
  4017c8:	e002      	b.n	4017d0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4017ca:	68fb      	ldr	r3, [r7, #12]
  4017cc:	68ba      	ldr	r2, [r7, #8]
  4017ce:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4017d0:	68fb      	ldr	r3, [r7, #12]
  4017d2:	68ba      	ldr	r2, [r7, #8]
  4017d4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4017d6:	68fb      	ldr	r3, [r7, #12]
  4017d8:	68ba      	ldr	r2, [r7, #8]
  4017da:	601a      	str	r2, [r3, #0]
}
  4017dc:	3710      	adds	r7, #16
  4017de:	46bd      	mov	sp, r7
  4017e0:	bd80      	pop	{r7, pc}
  4017e2:	bf00      	nop
  4017e4:	00401879 	.word	0x00401879
  4017e8:	00401599 	.word	0x00401599

004017ec <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4017ec:	b480      	push	{r7}
  4017ee:	b085      	sub	sp, #20
  4017f0:	af00      	add	r7, sp, #0
  4017f2:	60f8      	str	r0, [r7, #12]
  4017f4:	60b9      	str	r1, [r7, #8]
  4017f6:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4017f8:	687b      	ldr	r3, [r7, #4]
  4017fa:	f003 0310 	and.w	r3, r3, #16
  4017fe:	2b00      	cmp	r3, #0
  401800:	d020      	beq.n	401844 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401802:	68fb      	ldr	r3, [r7, #12]
  401804:	68ba      	ldr	r2, [r7, #8]
  401806:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	f003 0320 	and.w	r3, r3, #32
  401810:	2b00      	cmp	r3, #0
  401812:	d004      	beq.n	40181e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401814:	68fb      	ldr	r3, [r7, #12]
  401816:	68ba      	ldr	r2, [r7, #8]
  401818:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40181c:	e003      	b.n	401826 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40181e:	68fb      	ldr	r3, [r7, #12]
  401820:	68ba      	ldr	r2, [r7, #8]
  401822:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401826:	687b      	ldr	r3, [r7, #4]
  401828:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40182c:	2b00      	cmp	r3, #0
  40182e:	d004      	beq.n	40183a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401830:	68fb      	ldr	r3, [r7, #12]
  401832:	68ba      	ldr	r2, [r7, #8]
  401834:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401838:	e008      	b.n	40184c <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	68ba      	ldr	r2, [r7, #8]
  40183e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401842:	e003      	b.n	40184c <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401844:	68fb      	ldr	r3, [r7, #12]
  401846:	68ba      	ldr	r2, [r7, #8]
  401848:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  40184c:	3714      	adds	r7, #20
  40184e:	46bd      	mov	sp, r7
  401850:	f85d 7b04 	ldr.w	r7, [sp], #4
  401854:	4770      	bx	lr
  401856:	bf00      	nop

00401858 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401858:	b480      	push	{r7}
  40185a:	b083      	sub	sp, #12
  40185c:	af00      	add	r7, sp, #0
  40185e:	6078      	str	r0, [r7, #4]
  401860:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401862:	687b      	ldr	r3, [r7, #4]
  401864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401866:	687b      	ldr	r3, [r7, #4]
  401868:	683a      	ldr	r2, [r7, #0]
  40186a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40186c:	370c      	adds	r7, #12
  40186e:	46bd      	mov	sp, r7
  401870:	f85d 7b04 	ldr.w	r7, [sp], #4
  401874:	4770      	bx	lr
  401876:	bf00      	nop

00401878 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401878:	b480      	push	{r7}
  40187a:	b083      	sub	sp, #12
  40187c:	af00      	add	r7, sp, #0
  40187e:	6078      	str	r0, [r7, #4]
  401880:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401882:	687b      	ldr	r3, [r7, #4]
  401884:	683a      	ldr	r2, [r7, #0]
  401886:	645a      	str	r2, [r3, #68]	; 0x44
}
  401888:	370c      	adds	r7, #12
  40188a:	46bd      	mov	sp, r7
  40188c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401890:	4770      	bx	lr
  401892:	bf00      	nop

00401894 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401894:	b480      	push	{r7}
  401896:	b083      	sub	sp, #12
  401898:	af00      	add	r7, sp, #0
  40189a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40189c:	687b      	ldr	r3, [r7, #4]
  40189e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4018a0:	4618      	mov	r0, r3
  4018a2:	370c      	adds	r7, #12
  4018a4:	46bd      	mov	sp, r7
  4018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018aa:	4770      	bx	lr

004018ac <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4018ac:	b480      	push	{r7}
  4018ae:	b083      	sub	sp, #12
  4018b0:	af00      	add	r7, sp, #0
  4018b2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4018b4:	687b      	ldr	r3, [r7, #4]
  4018b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4018b8:	4618      	mov	r0, r3
  4018ba:	370c      	adds	r7, #12
  4018bc:	46bd      	mov	sp, r7
  4018be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c2:	4770      	bx	lr

004018c4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4018c4:	b590      	push	{r4, r7, lr}
  4018c6:	b087      	sub	sp, #28
  4018c8:	af02      	add	r7, sp, #8
  4018ca:	6078      	str	r0, [r7, #4]
  4018cc:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4018ce:	6878      	ldr	r0, [r7, #4]
  4018d0:	4b65      	ldr	r3, [pc, #404]	; (401a68 <pio_configure_pin+0x1a4>)
  4018d2:	4798      	blx	r3
  4018d4:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4018d6:	683b      	ldr	r3, [r7, #0]
  4018d8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4018dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018e0:	d06b      	beq.n	4019ba <pio_configure_pin+0xf6>
  4018e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018e6:	d809      	bhi.n	4018fc <pio_configure_pin+0x38>
  4018e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4018ec:	d02d      	beq.n	40194a <pio_configure_pin+0x86>
  4018ee:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4018f2:	d046      	beq.n	401982 <pio_configure_pin+0xbe>
  4018f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4018f8:	d00b      	beq.n	401912 <pio_configure_pin+0x4e>
  4018fa:	e0ae      	b.n	401a5a <pio_configure_pin+0x196>
  4018fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401900:	f000 8083 	beq.w	401a0a <pio_configure_pin+0x146>
  401904:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401908:	d07f      	beq.n	401a0a <pio_configure_pin+0x146>
  40190a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40190e:	d070      	beq.n	4019f2 <pio_configure_pin+0x12e>
  401910:	e0a3      	b.n	401a5a <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401912:	687b      	ldr	r3, [r7, #4]
  401914:	f003 031f 	and.w	r3, r3, #31
  401918:	2201      	movs	r2, #1
  40191a:	fa02 f303 	lsl.w	r3, r2, r3
  40191e:	68f8      	ldr	r0, [r7, #12]
  401920:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401924:	461a      	mov	r2, r3
  401926:	4b51      	ldr	r3, [pc, #324]	; (401a6c <pio_configure_pin+0x1a8>)
  401928:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40192a:	687b      	ldr	r3, [r7, #4]
  40192c:	f003 031f 	and.w	r3, r3, #31
  401930:	2201      	movs	r2, #1
  401932:	fa02 f303 	lsl.w	r3, r2, r3
  401936:	461a      	mov	r2, r3
  401938:	683b      	ldr	r3, [r7, #0]
  40193a:	f003 0301 	and.w	r3, r3, #1
  40193e:	68f8      	ldr	r0, [r7, #12]
  401940:	4611      	mov	r1, r2
  401942:	461a      	mov	r2, r3
  401944:	4b4a      	ldr	r3, [pc, #296]	; (401a70 <pio_configure_pin+0x1ac>)
  401946:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401948:	e089      	b.n	401a5e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40194a:	687b      	ldr	r3, [r7, #4]
  40194c:	f003 031f 	and.w	r3, r3, #31
  401950:	2201      	movs	r2, #1
  401952:	fa02 f303 	lsl.w	r3, r2, r3
  401956:	68f8      	ldr	r0, [r7, #12]
  401958:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40195c:	461a      	mov	r2, r3
  40195e:	4b43      	ldr	r3, [pc, #268]	; (401a6c <pio_configure_pin+0x1a8>)
  401960:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401962:	687b      	ldr	r3, [r7, #4]
  401964:	f003 031f 	and.w	r3, r3, #31
  401968:	2201      	movs	r2, #1
  40196a:	fa02 f303 	lsl.w	r3, r2, r3
  40196e:	461a      	mov	r2, r3
  401970:	683b      	ldr	r3, [r7, #0]
  401972:	f003 0301 	and.w	r3, r3, #1
  401976:	68f8      	ldr	r0, [r7, #12]
  401978:	4611      	mov	r1, r2
  40197a:	461a      	mov	r2, r3
  40197c:	4b3c      	ldr	r3, [pc, #240]	; (401a70 <pio_configure_pin+0x1ac>)
  40197e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401980:	e06d      	b.n	401a5e <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401982:	687b      	ldr	r3, [r7, #4]
  401984:	f003 031f 	and.w	r3, r3, #31
  401988:	2201      	movs	r2, #1
  40198a:	fa02 f303 	lsl.w	r3, r2, r3
  40198e:	68f8      	ldr	r0, [r7, #12]
  401990:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401994:	461a      	mov	r2, r3
  401996:	4b35      	ldr	r3, [pc, #212]	; (401a6c <pio_configure_pin+0x1a8>)
  401998:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40199a:	687b      	ldr	r3, [r7, #4]
  40199c:	f003 031f 	and.w	r3, r3, #31
  4019a0:	2201      	movs	r2, #1
  4019a2:	fa02 f303 	lsl.w	r3, r2, r3
  4019a6:	461a      	mov	r2, r3
  4019a8:	683b      	ldr	r3, [r7, #0]
  4019aa:	f003 0301 	and.w	r3, r3, #1
  4019ae:	68f8      	ldr	r0, [r7, #12]
  4019b0:	4611      	mov	r1, r2
  4019b2:	461a      	mov	r2, r3
  4019b4:	4b2e      	ldr	r3, [pc, #184]	; (401a70 <pio_configure_pin+0x1ac>)
  4019b6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4019b8:	e051      	b.n	401a5e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4019ba:	687b      	ldr	r3, [r7, #4]
  4019bc:	f003 031f 	and.w	r3, r3, #31
  4019c0:	2201      	movs	r2, #1
  4019c2:	fa02 f303 	lsl.w	r3, r2, r3
  4019c6:	68f8      	ldr	r0, [r7, #12]
  4019c8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4019cc:	461a      	mov	r2, r3
  4019ce:	4b27      	ldr	r3, [pc, #156]	; (401a6c <pio_configure_pin+0x1a8>)
  4019d0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4019d2:	687b      	ldr	r3, [r7, #4]
  4019d4:	f003 031f 	and.w	r3, r3, #31
  4019d8:	2201      	movs	r2, #1
  4019da:	fa02 f303 	lsl.w	r3, r2, r3
  4019de:	461a      	mov	r2, r3
  4019e0:	683b      	ldr	r3, [r7, #0]
  4019e2:	f003 0301 	and.w	r3, r3, #1
  4019e6:	68f8      	ldr	r0, [r7, #12]
  4019e8:	4611      	mov	r1, r2
  4019ea:	461a      	mov	r2, r3
  4019ec:	4b20      	ldr	r3, [pc, #128]	; (401a70 <pio_configure_pin+0x1ac>)
  4019ee:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4019f0:	e035      	b.n	401a5e <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	f003 031f 	and.w	r3, r3, #31
  4019f8:	2201      	movs	r2, #1
  4019fa:	fa02 f303 	lsl.w	r3, r2, r3
  4019fe:	68f8      	ldr	r0, [r7, #12]
  401a00:	4619      	mov	r1, r3
  401a02:	683a      	ldr	r2, [r7, #0]
  401a04:	4b1b      	ldr	r3, [pc, #108]	; (401a74 <pio_configure_pin+0x1b0>)
  401a06:	4798      	blx	r3
		break;
  401a08:	e029      	b.n	401a5e <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401a0a:	687b      	ldr	r3, [r7, #4]
  401a0c:	f003 031f 	and.w	r3, r3, #31
  401a10:	2201      	movs	r2, #1
  401a12:	fa02 f303 	lsl.w	r3, r2, r3
  401a16:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401a18:	683b      	ldr	r3, [r7, #0]
  401a1a:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401a1e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401a22:	bf0c      	ite	eq
  401a24:	2301      	moveq	r3, #1
  401a26:	2300      	movne	r3, #0
  401a28:	b2db      	uxtb	r3, r3
  401a2a:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401a2c:	683b      	ldr	r3, [r7, #0]
  401a2e:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401a32:	2b00      	cmp	r3, #0
  401a34:	bf14      	ite	ne
  401a36:	2301      	movne	r3, #1
  401a38:	2300      	moveq	r3, #0
  401a3a:	b2db      	uxtb	r3, r3
  401a3c:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401a3e:	683b      	ldr	r3, [r7, #0]
  401a40:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401a44:	2b00      	cmp	r3, #0
  401a46:	bf14      	ite	ne
  401a48:	2301      	movne	r3, #1
  401a4a:	2300      	moveq	r3, #0
  401a4c:	b2db      	uxtb	r3, r3
  401a4e:	9300      	str	r3, [sp, #0]
  401a50:	68f8      	ldr	r0, [r7, #12]
  401a52:	4623      	mov	r3, r4
  401a54:	4c08      	ldr	r4, [pc, #32]	; (401a78 <pio_configure_pin+0x1b4>)
  401a56:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401a58:	e001      	b.n	401a5e <pio_configure_pin+0x19a>

	default:
		return 0;
  401a5a:	2300      	movs	r3, #0
  401a5c:	e000      	b.n	401a60 <pio_configure_pin+0x19c>
	}

	return 1;
  401a5e:	2301      	movs	r3, #1
}
  401a60:	4618      	mov	r0, r3
  401a62:	3714      	adds	r7, #20
  401a64:	46bd      	mov	sp, r7
  401a66:	bd90      	pop	{r4, r7, pc}
  401a68:	00401ba9 	.word	0x00401ba9
  401a6c:	004015fd 	.word	0x004015fd
  401a70:	00401599 	.word	0x00401599
  401a74:	0040170d 	.word	0x0040170d
  401a78:	00401789 	.word	0x00401789

00401a7c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401a7c:	b590      	push	{r4, r7, lr}
  401a7e:	b087      	sub	sp, #28
  401a80:	af02      	add	r7, sp, #8
  401a82:	60f8      	str	r0, [r7, #12]
  401a84:	60b9      	str	r1, [r7, #8]
  401a86:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401a8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a92:	d043      	beq.n	401b1c <pio_configure_pin_group+0xa0>
  401a94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401a98:	d809      	bhi.n	401aae <pio_configure_pin_group+0x32>
  401a9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401a9e:	d01f      	beq.n	401ae0 <pio_configure_pin_group+0x64>
  401aa0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401aa4:	d02b      	beq.n	401afe <pio_configure_pin_group+0x82>
  401aa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401aaa:	d00a      	beq.n	401ac2 <pio_configure_pin_group+0x46>
  401aac:	e06d      	b.n	401b8a <pio_configure_pin_group+0x10e>
  401aae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401ab2:	d048      	beq.n	401b46 <pio_configure_pin_group+0xca>
  401ab4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ab8:	d045      	beq.n	401b46 <pio_configure_pin_group+0xca>
  401aba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401abe:	d03c      	beq.n	401b3a <pio_configure_pin_group+0xbe>
  401ac0:	e063      	b.n	401b8a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401ac2:	68f8      	ldr	r0, [r7, #12]
  401ac4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401ac8:	68ba      	ldr	r2, [r7, #8]
  401aca:	4b33      	ldr	r3, [pc, #204]	; (401b98 <pio_configure_pin_group+0x11c>)
  401acc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401ace:	687b      	ldr	r3, [r7, #4]
  401ad0:	f003 0301 	and.w	r3, r3, #1
  401ad4:	68f8      	ldr	r0, [r7, #12]
  401ad6:	68b9      	ldr	r1, [r7, #8]
  401ad8:	461a      	mov	r2, r3
  401ada:	4b30      	ldr	r3, [pc, #192]	; (401b9c <pio_configure_pin_group+0x120>)
  401adc:	4798      	blx	r3
		break;
  401ade:	e056      	b.n	401b8e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401ae0:	68f8      	ldr	r0, [r7, #12]
  401ae2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401ae6:	68ba      	ldr	r2, [r7, #8]
  401ae8:	4b2b      	ldr	r3, [pc, #172]	; (401b98 <pio_configure_pin_group+0x11c>)
  401aea:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401aec:	687b      	ldr	r3, [r7, #4]
  401aee:	f003 0301 	and.w	r3, r3, #1
  401af2:	68f8      	ldr	r0, [r7, #12]
  401af4:	68b9      	ldr	r1, [r7, #8]
  401af6:	461a      	mov	r2, r3
  401af8:	4b28      	ldr	r3, [pc, #160]	; (401b9c <pio_configure_pin_group+0x120>)
  401afa:	4798      	blx	r3
		break;
  401afc:	e047      	b.n	401b8e <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401afe:	68f8      	ldr	r0, [r7, #12]
  401b00:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401b04:	68ba      	ldr	r2, [r7, #8]
  401b06:	4b24      	ldr	r3, [pc, #144]	; (401b98 <pio_configure_pin_group+0x11c>)
  401b08:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401b0a:	687b      	ldr	r3, [r7, #4]
  401b0c:	f003 0301 	and.w	r3, r3, #1
  401b10:	68f8      	ldr	r0, [r7, #12]
  401b12:	68b9      	ldr	r1, [r7, #8]
  401b14:	461a      	mov	r2, r3
  401b16:	4b21      	ldr	r3, [pc, #132]	; (401b9c <pio_configure_pin_group+0x120>)
  401b18:	4798      	blx	r3
		break;
  401b1a:	e038      	b.n	401b8e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401b1c:	68f8      	ldr	r0, [r7, #12]
  401b1e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401b22:	68ba      	ldr	r2, [r7, #8]
  401b24:	4b1c      	ldr	r3, [pc, #112]	; (401b98 <pio_configure_pin_group+0x11c>)
  401b26:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401b28:	687b      	ldr	r3, [r7, #4]
  401b2a:	f003 0301 	and.w	r3, r3, #1
  401b2e:	68f8      	ldr	r0, [r7, #12]
  401b30:	68b9      	ldr	r1, [r7, #8]
  401b32:	461a      	mov	r2, r3
  401b34:	4b19      	ldr	r3, [pc, #100]	; (401b9c <pio_configure_pin_group+0x120>)
  401b36:	4798      	blx	r3
		break;
  401b38:	e029      	b.n	401b8e <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401b3a:	68f8      	ldr	r0, [r7, #12]
  401b3c:	68b9      	ldr	r1, [r7, #8]
  401b3e:	687a      	ldr	r2, [r7, #4]
  401b40:	4b17      	ldr	r3, [pc, #92]	; (401ba0 <pio_configure_pin_group+0x124>)
  401b42:	4798      	blx	r3
		break;
  401b44:	e023      	b.n	401b8e <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401b46:	687b      	ldr	r3, [r7, #4]
  401b48:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401b4c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b50:	bf0c      	ite	eq
  401b52:	2301      	moveq	r3, #1
  401b54:	2300      	movne	r3, #0
  401b56:	b2db      	uxtb	r3, r3
  401b58:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401b5a:	687b      	ldr	r3, [r7, #4]
  401b5c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401b60:	2b00      	cmp	r3, #0
  401b62:	bf14      	ite	ne
  401b64:	2301      	movne	r3, #1
  401b66:	2300      	moveq	r3, #0
  401b68:	b2db      	uxtb	r3, r3
  401b6a:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401b6c:	687b      	ldr	r3, [r7, #4]
  401b6e:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401b72:	2b00      	cmp	r3, #0
  401b74:	bf14      	ite	ne
  401b76:	2301      	movne	r3, #1
  401b78:	2300      	moveq	r3, #0
  401b7a:	b2db      	uxtb	r3, r3
  401b7c:	9300      	str	r3, [sp, #0]
  401b7e:	68f8      	ldr	r0, [r7, #12]
  401b80:	68b9      	ldr	r1, [r7, #8]
  401b82:	4623      	mov	r3, r4
  401b84:	4c07      	ldr	r4, [pc, #28]	; (401ba4 <pio_configure_pin_group+0x128>)
  401b86:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401b88:	e001      	b.n	401b8e <pio_configure_pin_group+0x112>

	default:
		return 0;
  401b8a:	2300      	movs	r3, #0
  401b8c:	e000      	b.n	401b90 <pio_configure_pin_group+0x114>
	}

	return 1;
  401b8e:	2301      	movs	r3, #1
}
  401b90:	4618      	mov	r0, r3
  401b92:	3714      	adds	r7, #20
  401b94:	46bd      	mov	sp, r7
  401b96:	bd90      	pop	{r4, r7, pc}
  401b98:	004015fd 	.word	0x004015fd
  401b9c:	00401599 	.word	0x00401599
  401ba0:	0040170d 	.word	0x0040170d
  401ba4:	00401789 	.word	0x00401789

00401ba8 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401ba8:	b480      	push	{r7}
  401baa:	b085      	sub	sp, #20
  401bac:	af00      	add	r7, sp, #0
  401bae:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bb0:	687b      	ldr	r3, [r7, #4]
  401bb2:	095b      	lsrs	r3, r3, #5
  401bb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401bb8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401bbc:	025b      	lsls	r3, r3, #9
  401bbe:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401bc0:	68fb      	ldr	r3, [r7, #12]
}
  401bc2:	4618      	mov	r0, r3
  401bc4:	3714      	adds	r7, #20
  401bc6:	46bd      	mov	sp, r7
  401bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bcc:	4770      	bx	lr
  401bce:	bf00      	nop

00401bd0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401bd0:	b580      	push	{r7, lr}
  401bd2:	b084      	sub	sp, #16
  401bd4:	af00      	add	r7, sp, #0
  401bd6:	6078      	str	r0, [r7, #4]
  401bd8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401bda:	6878      	ldr	r0, [r7, #4]
  401bdc:	4b2a      	ldr	r3, [pc, #168]	; (401c88 <pio_handler_process+0xb8>)
  401bde:	4798      	blx	r3
  401be0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401be2:	6878      	ldr	r0, [r7, #4]
  401be4:	4b29      	ldr	r3, [pc, #164]	; (401c8c <pio_handler_process+0xbc>)
  401be6:	4798      	blx	r3
  401be8:	4602      	mov	r2, r0
  401bea:	68fb      	ldr	r3, [r7, #12]
  401bec:	4013      	ands	r3, r2
  401bee:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401bf0:	68fb      	ldr	r3, [r7, #12]
  401bf2:	2b00      	cmp	r3, #0
  401bf4:	d038      	beq.n	401c68 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401bf6:	2300      	movs	r3, #0
  401bf8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401bfa:	e032      	b.n	401c62 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401bfc:	4a24      	ldr	r2, [pc, #144]	; (401c90 <pio_handler_process+0xc0>)
  401bfe:	68bb      	ldr	r3, [r7, #8]
  401c00:	011b      	lsls	r3, r3, #4
  401c02:	4413      	add	r3, r2
  401c04:	681a      	ldr	r2, [r3, #0]
  401c06:	683b      	ldr	r3, [r7, #0]
  401c08:	429a      	cmp	r2, r3
  401c0a:	d123      	bne.n	401c54 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401c0c:	4a20      	ldr	r2, [pc, #128]	; (401c90 <pio_handler_process+0xc0>)
  401c0e:	68bb      	ldr	r3, [r7, #8]
  401c10:	011b      	lsls	r3, r3, #4
  401c12:	4413      	add	r3, r2
  401c14:	685a      	ldr	r2, [r3, #4]
  401c16:	68fb      	ldr	r3, [r7, #12]
  401c18:	4013      	ands	r3, r2
  401c1a:	2b00      	cmp	r3, #0
  401c1c:	d01a      	beq.n	401c54 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401c1e:	4a1c      	ldr	r2, [pc, #112]	; (401c90 <pio_handler_process+0xc0>)
  401c20:	68bb      	ldr	r3, [r7, #8]
  401c22:	011b      	lsls	r3, r3, #4
  401c24:	4413      	add	r3, r2
  401c26:	3308      	adds	r3, #8
  401c28:	685b      	ldr	r3, [r3, #4]
  401c2a:	4919      	ldr	r1, [pc, #100]	; (401c90 <pio_handler_process+0xc0>)
  401c2c:	68ba      	ldr	r2, [r7, #8]
  401c2e:	0112      	lsls	r2, r2, #4
  401c30:	440a      	add	r2, r1
  401c32:	6810      	ldr	r0, [r2, #0]
  401c34:	4916      	ldr	r1, [pc, #88]	; (401c90 <pio_handler_process+0xc0>)
  401c36:	68ba      	ldr	r2, [r7, #8]
  401c38:	0112      	lsls	r2, r2, #4
  401c3a:	440a      	add	r2, r1
  401c3c:	6852      	ldr	r2, [r2, #4]
  401c3e:	4611      	mov	r1, r2
  401c40:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401c42:	4a13      	ldr	r2, [pc, #76]	; (401c90 <pio_handler_process+0xc0>)
  401c44:	68bb      	ldr	r3, [r7, #8]
  401c46:	011b      	lsls	r3, r3, #4
  401c48:	4413      	add	r3, r2
  401c4a:	685b      	ldr	r3, [r3, #4]
  401c4c:	43db      	mvns	r3, r3
  401c4e:	68fa      	ldr	r2, [r7, #12]
  401c50:	4013      	ands	r3, r2
  401c52:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401c54:	68bb      	ldr	r3, [r7, #8]
  401c56:	3301      	adds	r3, #1
  401c58:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401c5a:	68bb      	ldr	r3, [r7, #8]
  401c5c:	2b06      	cmp	r3, #6
  401c5e:	d900      	bls.n	401c62 <pio_handler_process+0x92>
				break;
  401c60:	e002      	b.n	401c68 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401c62:	68fb      	ldr	r3, [r7, #12]
  401c64:	2b00      	cmp	r3, #0
  401c66:	d1c9      	bne.n	401bfc <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401c68:	4b0a      	ldr	r3, [pc, #40]	; (401c94 <pio_handler_process+0xc4>)
  401c6a:	681b      	ldr	r3, [r3, #0]
  401c6c:	2b00      	cmp	r3, #0
  401c6e:	d007      	beq.n	401c80 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401c70:	4b09      	ldr	r3, [pc, #36]	; (401c98 <pio_handler_process+0xc8>)
  401c72:	681b      	ldr	r3, [r3, #0]
  401c74:	2b00      	cmp	r3, #0
  401c76:	d003      	beq.n	401c80 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401c78:	4b07      	ldr	r3, [pc, #28]	; (401c98 <pio_handler_process+0xc8>)
  401c7a:	681b      	ldr	r3, [r3, #0]
  401c7c:	6878      	ldr	r0, [r7, #4]
  401c7e:	4798      	blx	r3
		}
	}
#endif
}
  401c80:	3710      	adds	r7, #16
  401c82:	46bd      	mov	sp, r7
  401c84:	bd80      	pop	{r7, pc}
  401c86:	bf00      	nop
  401c88:	00401895 	.word	0x00401895
  401c8c:	004018ad 	.word	0x004018ad
  401c90:	20000818 	.word	0x20000818
  401c94:	20000890 	.word	0x20000890
  401c98:	2000088c 	.word	0x2000088c

00401c9c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401c9c:	b580      	push	{r7, lr}
  401c9e:	b086      	sub	sp, #24
  401ca0:	af00      	add	r7, sp, #0
  401ca2:	60f8      	str	r0, [r7, #12]
  401ca4:	60b9      	str	r1, [r7, #8]
  401ca6:	607a      	str	r2, [r7, #4]
  401ca8:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401caa:	4b13      	ldr	r3, [pc, #76]	; (401cf8 <pio_handler_set+0x5c>)
  401cac:	681b      	ldr	r3, [r3, #0]
  401cae:	2b06      	cmp	r3, #6
  401cb0:	d901      	bls.n	401cb6 <pio_handler_set+0x1a>
		return 1;
  401cb2:	2301      	movs	r3, #1
  401cb4:	e01c      	b.n	401cf0 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401cb6:	4b10      	ldr	r3, [pc, #64]	; (401cf8 <pio_handler_set+0x5c>)
  401cb8:	681b      	ldr	r3, [r3, #0]
  401cba:	011b      	lsls	r3, r3, #4
  401cbc:	4a0f      	ldr	r2, [pc, #60]	; (401cfc <pio_handler_set+0x60>)
  401cbe:	4413      	add	r3, r2
  401cc0:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401cc2:	697b      	ldr	r3, [r7, #20]
  401cc4:	68ba      	ldr	r2, [r7, #8]
  401cc6:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401cc8:	697b      	ldr	r3, [r7, #20]
  401cca:	687a      	ldr	r2, [r7, #4]
  401ccc:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401cce:	697b      	ldr	r3, [r7, #20]
  401cd0:	683a      	ldr	r2, [r7, #0]
  401cd2:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401cd4:	697b      	ldr	r3, [r7, #20]
  401cd6:	6a3a      	ldr	r2, [r7, #32]
  401cd8:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401cda:	4b07      	ldr	r3, [pc, #28]	; (401cf8 <pio_handler_set+0x5c>)
  401cdc:	681b      	ldr	r3, [r3, #0]
  401cde:	3301      	adds	r3, #1
  401ce0:	4a05      	ldr	r2, [pc, #20]	; (401cf8 <pio_handler_set+0x5c>)
  401ce2:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401ce4:	68f8      	ldr	r0, [r7, #12]
  401ce6:	6879      	ldr	r1, [r7, #4]
  401ce8:	683a      	ldr	r2, [r7, #0]
  401cea:	4b05      	ldr	r3, [pc, #20]	; (401d00 <pio_handler_set+0x64>)
  401cec:	4798      	blx	r3

	return 0;
  401cee:	2300      	movs	r3, #0
}
  401cf0:	4618      	mov	r0, r3
  401cf2:	3718      	adds	r7, #24
  401cf4:	46bd      	mov	sp, r7
  401cf6:	bd80      	pop	{r7, pc}
  401cf8:	20000888 	.word	0x20000888
  401cfc:	20000818 	.word	0x20000818
  401d00:	004017ed 	.word	0x004017ed

00401d04 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d04:	b580      	push	{r7, lr}
  401d06:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401d08:	4802      	ldr	r0, [pc, #8]	; (401d14 <PIOA_Handler+0x10>)
  401d0a:	210b      	movs	r1, #11
  401d0c:	4b02      	ldr	r3, [pc, #8]	; (401d18 <PIOA_Handler+0x14>)
  401d0e:	4798      	blx	r3
}
  401d10:	bd80      	pop	{r7, pc}
  401d12:	bf00      	nop
  401d14:	400e0e00 	.word	0x400e0e00
  401d18:	00401bd1 	.word	0x00401bd1

00401d1c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d1c:	b580      	push	{r7, lr}
  401d1e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401d20:	4802      	ldr	r0, [pc, #8]	; (401d2c <PIOB_Handler+0x10>)
  401d22:	210c      	movs	r1, #12
  401d24:	4b02      	ldr	r3, [pc, #8]	; (401d30 <PIOB_Handler+0x14>)
  401d26:	4798      	blx	r3
}
  401d28:	bd80      	pop	{r7, pc}
  401d2a:	bf00      	nop
  401d2c:	400e1000 	.word	0x400e1000
  401d30:	00401bd1 	.word	0x00401bd1

00401d34 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d34:	b580      	push	{r7, lr}
  401d36:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401d38:	4802      	ldr	r0, [pc, #8]	; (401d44 <PIOC_Handler+0x10>)
  401d3a:	210d      	movs	r1, #13
  401d3c:	4b02      	ldr	r3, [pc, #8]	; (401d48 <PIOC_Handler+0x14>)
  401d3e:	4798      	blx	r3
}
  401d40:	bd80      	pop	{r7, pc}
  401d42:	bf00      	nop
  401d44:	400e1200 	.word	0x400e1200
  401d48:	00401bd1 	.word	0x00401bd1

00401d4c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401d4c:	b480      	push	{r7}
  401d4e:	b085      	sub	sp, #20
  401d50:	af00      	add	r7, sp, #0
  401d52:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d54:	491d      	ldr	r1, [pc, #116]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401d56:	4b1d      	ldr	r3, [pc, #116]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d5a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401d5e:	687b      	ldr	r3, [r7, #4]
  401d60:	4313      	orrs	r3, r2
  401d62:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d64:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d68:	60fb      	str	r3, [r7, #12]
  401d6a:	e007      	b.n	401d7c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d6c:	68fb      	ldr	r3, [r7, #12]
  401d6e:	2b00      	cmp	r3, #0
  401d70:	d101      	bne.n	401d76 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401d72:	2301      	movs	r3, #1
  401d74:	e023      	b.n	401dbe <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401d76:	68fb      	ldr	r3, [r7, #12]
  401d78:	3b01      	subs	r3, #1
  401d7a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d7c:	4b13      	ldr	r3, [pc, #76]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401d7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d80:	f003 0308 	and.w	r3, r3, #8
  401d84:	2b00      	cmp	r3, #0
  401d86:	d0f1      	beq.n	401d6c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401d88:	4a10      	ldr	r2, [pc, #64]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401d8a:	4b10      	ldr	r3, [pc, #64]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d8e:	f023 0303 	bic.w	r3, r3, #3
  401d92:	f043 0302 	orr.w	r3, r3, #2
  401d96:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d98:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d9c:	60fb      	str	r3, [r7, #12]
  401d9e:	e007      	b.n	401db0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401da0:	68fb      	ldr	r3, [r7, #12]
  401da2:	2b00      	cmp	r3, #0
  401da4:	d101      	bne.n	401daa <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401da6:	2301      	movs	r3, #1
  401da8:	e009      	b.n	401dbe <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401daa:	68fb      	ldr	r3, [r7, #12]
  401dac:	3b01      	subs	r3, #1
  401dae:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401db0:	4b06      	ldr	r3, [pc, #24]	; (401dcc <pmc_switch_mck_to_pllack+0x80>)
  401db2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401db4:	f003 0308 	and.w	r3, r3, #8
  401db8:	2b00      	cmp	r3, #0
  401dba:	d0f1      	beq.n	401da0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401dbc:	2300      	movs	r3, #0
}
  401dbe:	4618      	mov	r0, r3
  401dc0:	3714      	adds	r7, #20
  401dc2:	46bd      	mov	sp, r7
  401dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc8:	4770      	bx	lr
  401dca:	bf00      	nop
  401dcc:	400e0400 	.word	0x400e0400

00401dd0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401dd0:	b480      	push	{r7}
  401dd2:	b083      	sub	sp, #12
  401dd4:	af00      	add	r7, sp, #0
  401dd6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401dd8:	687b      	ldr	r3, [r7, #4]
  401dda:	2b01      	cmp	r3, #1
  401ddc:	d107      	bne.n	401dee <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401dde:	4a08      	ldr	r2, [pc, #32]	; (401e00 <pmc_switch_sclk_to_32kxtal+0x30>)
  401de0:	4b07      	ldr	r3, [pc, #28]	; (401e00 <pmc_switch_sclk_to_32kxtal+0x30>)
  401de2:	689b      	ldr	r3, [r3, #8]
  401de4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401de8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401dec:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401dee:	4b04      	ldr	r3, [pc, #16]	; (401e00 <pmc_switch_sclk_to_32kxtal+0x30>)
  401df0:	4a04      	ldr	r2, [pc, #16]	; (401e04 <pmc_switch_sclk_to_32kxtal+0x34>)
  401df2:	601a      	str	r2, [r3, #0]
}
  401df4:	370c      	adds	r7, #12
  401df6:	46bd      	mov	sp, r7
  401df8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfc:	4770      	bx	lr
  401dfe:	bf00      	nop
  401e00:	400e1410 	.word	0x400e1410
  401e04:	a5000008 	.word	0xa5000008

00401e08 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401e08:	b480      	push	{r7}
  401e0a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401e0c:	4b09      	ldr	r3, [pc, #36]	; (401e34 <pmc_osc_is_ready_32kxtal+0x2c>)
  401e0e:	695b      	ldr	r3, [r3, #20]
  401e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401e14:	2b00      	cmp	r3, #0
  401e16:	d007      	beq.n	401e28 <pmc_osc_is_ready_32kxtal+0x20>
  401e18:	4b07      	ldr	r3, [pc, #28]	; (401e38 <pmc_osc_is_ready_32kxtal+0x30>)
  401e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401e20:	2b00      	cmp	r3, #0
  401e22:	d001      	beq.n	401e28 <pmc_osc_is_ready_32kxtal+0x20>
  401e24:	2301      	movs	r3, #1
  401e26:	e000      	b.n	401e2a <pmc_osc_is_ready_32kxtal+0x22>
  401e28:	2300      	movs	r3, #0
}
  401e2a:	4618      	mov	r0, r3
  401e2c:	46bd      	mov	sp, r7
  401e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e32:	4770      	bx	lr
  401e34:	400e1410 	.word	0x400e1410
  401e38:	400e0400 	.word	0x400e0400

00401e3c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401e3c:	b480      	push	{r7}
  401e3e:	b083      	sub	sp, #12
  401e40:	af00      	add	r7, sp, #0
  401e42:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401e44:	4a18      	ldr	r2, [pc, #96]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e46:	4b18      	ldr	r3, [pc, #96]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e48:	6a1b      	ldr	r3, [r3, #32]
  401e4a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e4e:	f043 0308 	orr.w	r3, r3, #8
  401e52:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401e54:	bf00      	nop
  401e56:	4b14      	ldr	r3, [pc, #80]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401e5e:	2b00      	cmp	r3, #0
  401e60:	d0f9      	beq.n	401e56 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401e62:	4911      	ldr	r1, [pc, #68]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e64:	4b10      	ldr	r3, [pc, #64]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e66:	6a1b      	ldr	r3, [r3, #32]
  401e68:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401e6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401e70:	687a      	ldr	r2, [r7, #4]
  401e72:	4313      	orrs	r3, r2
  401e74:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401e78:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401e7a:	bf00      	nop
  401e7c:	4b0a      	ldr	r3, [pc, #40]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401e84:	2b00      	cmp	r3, #0
  401e86:	d0f9      	beq.n	401e7c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401e88:	4a07      	ldr	r2, [pc, #28]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e8a:	4b07      	ldr	r3, [pc, #28]	; (401ea8 <pmc_switch_mainck_to_fastrc+0x6c>)
  401e8c:	6a1b      	ldr	r3, [r3, #32]
  401e8e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401e96:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e9a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401e9c:	370c      	adds	r7, #12
  401e9e:	46bd      	mov	sp, r7
  401ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ea4:	4770      	bx	lr
  401ea6:	bf00      	nop
  401ea8:	400e0400 	.word	0x400e0400

00401eac <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401eac:	b480      	push	{r7}
  401eae:	b083      	sub	sp, #12
  401eb0:	af00      	add	r7, sp, #0
  401eb2:	6078      	str	r0, [r7, #4]
  401eb4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401eb6:	687b      	ldr	r3, [r7, #4]
  401eb8:	2b00      	cmp	r3, #0
  401eba:	d008      	beq.n	401ece <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ebc:	4916      	ldr	r1, [pc, #88]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401ebe:	4b16      	ldr	r3, [pc, #88]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401ec0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401ec2:	4a16      	ldr	r2, [pc, #88]	; (401f1c <pmc_switch_mainck_to_xtal+0x70>)
  401ec4:	401a      	ands	r2, r3
  401ec6:	4b16      	ldr	r3, [pc, #88]	; (401f20 <pmc_switch_mainck_to_xtal+0x74>)
  401ec8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401eca:	620b      	str	r3, [r1, #32]
  401ecc:	e01e      	b.n	401f0c <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ece:	4912      	ldr	r1, [pc, #72]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401ed0:	4b11      	ldr	r3, [pc, #68]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401ed2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ed4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401ed8:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401edc:	683a      	ldr	r2, [r7, #0]
  401ede:	0212      	lsls	r2, r2, #8
  401ee0:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ee2:	4313      	orrs	r3, r2
  401ee4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401ee8:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401eec:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401eee:	bf00      	nop
  401ef0:	4b09      	ldr	r3, [pc, #36]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ef4:	f003 0301 	and.w	r3, r3, #1
  401ef8:	2b00      	cmp	r3, #0
  401efa:	d0f9      	beq.n	401ef0 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401efc:	4a06      	ldr	r2, [pc, #24]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401efe:	4b06      	ldr	r3, [pc, #24]	; (401f18 <pmc_switch_mainck_to_xtal+0x6c>)
  401f00:	6a1b      	ldr	r3, [r3, #32]
  401f02:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401f0a:	6213      	str	r3, [r2, #32]
	}
}
  401f0c:	370c      	adds	r7, #12
  401f0e:	46bd      	mov	sp, r7
  401f10:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f14:	4770      	bx	lr
  401f16:	bf00      	nop
  401f18:	400e0400 	.word	0x400e0400
  401f1c:	fec8fffc 	.word	0xfec8fffc
  401f20:	01370002 	.word	0x01370002

00401f24 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401f24:	b480      	push	{r7}
  401f26:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401f28:	4b04      	ldr	r3, [pc, #16]	; (401f3c <pmc_osc_is_ready_mainck+0x18>)
  401f2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401f30:	4618      	mov	r0, r3
  401f32:	46bd      	mov	sp, r7
  401f34:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f38:	4770      	bx	lr
  401f3a:	bf00      	nop
  401f3c:	400e0400 	.word	0x400e0400

00401f40 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401f40:	b480      	push	{r7}
  401f42:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401f44:	4b03      	ldr	r3, [pc, #12]	; (401f54 <pmc_disable_pllack+0x14>)
  401f46:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401f4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401f4c:	46bd      	mov	sp, r7
  401f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f52:	4770      	bx	lr
  401f54:	400e0400 	.word	0x400e0400

00401f58 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401f58:	b480      	push	{r7}
  401f5a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401f5c:	4b04      	ldr	r3, [pc, #16]	; (401f70 <pmc_is_locked_pllack+0x18>)
  401f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f60:	f003 0302 	and.w	r3, r3, #2
}
  401f64:	4618      	mov	r0, r3
  401f66:	46bd      	mov	sp, r7
  401f68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f6c:	4770      	bx	lr
  401f6e:	bf00      	nop
  401f70:	400e0400 	.word	0x400e0400

00401f74 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401f74:	b480      	push	{r7}
  401f76:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401f78:	4b03      	ldr	r3, [pc, #12]	; (401f88 <pmc_disable_pllbck+0x14>)
  401f7a:	2200      	movs	r2, #0
  401f7c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401f7e:	46bd      	mov	sp, r7
  401f80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f84:	4770      	bx	lr
  401f86:	bf00      	nop
  401f88:	400e0400 	.word	0x400e0400

00401f8c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401f8c:	b480      	push	{r7}
  401f8e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401f90:	4b04      	ldr	r3, [pc, #16]	; (401fa4 <pmc_is_locked_pllbck+0x18>)
  401f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f94:	f003 0304 	and.w	r3, r3, #4
}
  401f98:	4618      	mov	r0, r3
  401f9a:	46bd      	mov	sp, r7
  401f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fa0:	4770      	bx	lr
  401fa2:	bf00      	nop
  401fa4:	400e0400 	.word	0x400e0400

00401fa8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401fa8:	b480      	push	{r7}
  401faa:	b083      	sub	sp, #12
  401fac:	af00      	add	r7, sp, #0
  401fae:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401fb0:	687b      	ldr	r3, [r7, #4]
  401fb2:	2b22      	cmp	r3, #34	; 0x22
  401fb4:	d901      	bls.n	401fba <pmc_enable_periph_clk+0x12>
		return 1;
  401fb6:	2301      	movs	r3, #1
  401fb8:	e02f      	b.n	40201a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401fba:	687b      	ldr	r3, [r7, #4]
  401fbc:	2b1f      	cmp	r3, #31
  401fbe:	d813      	bhi.n	401fe8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401fc0:	4b19      	ldr	r3, [pc, #100]	; (402028 <pmc_enable_periph_clk+0x80>)
  401fc2:	699a      	ldr	r2, [r3, #24]
  401fc4:	687b      	ldr	r3, [r7, #4]
  401fc6:	2101      	movs	r1, #1
  401fc8:	fa01 f303 	lsl.w	r3, r1, r3
  401fcc:	401a      	ands	r2, r3
  401fce:	687b      	ldr	r3, [r7, #4]
  401fd0:	2101      	movs	r1, #1
  401fd2:	fa01 f303 	lsl.w	r3, r1, r3
  401fd6:	429a      	cmp	r2, r3
  401fd8:	d01e      	beq.n	402018 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401fda:	4a13      	ldr	r2, [pc, #76]	; (402028 <pmc_enable_periph_clk+0x80>)
  401fdc:	687b      	ldr	r3, [r7, #4]
  401fde:	2101      	movs	r1, #1
  401fe0:	fa01 f303 	lsl.w	r3, r1, r3
  401fe4:	6113      	str	r3, [r2, #16]
  401fe6:	e017      	b.n	402018 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401fe8:	687b      	ldr	r3, [r7, #4]
  401fea:	3b20      	subs	r3, #32
  401fec:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401fee:	4b0e      	ldr	r3, [pc, #56]	; (402028 <pmc_enable_periph_clk+0x80>)
  401ff0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401ff4:	687b      	ldr	r3, [r7, #4]
  401ff6:	2101      	movs	r1, #1
  401ff8:	fa01 f303 	lsl.w	r3, r1, r3
  401ffc:	401a      	ands	r2, r3
  401ffe:	687b      	ldr	r3, [r7, #4]
  402000:	2101      	movs	r1, #1
  402002:	fa01 f303 	lsl.w	r3, r1, r3
  402006:	429a      	cmp	r2, r3
  402008:	d006      	beq.n	402018 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40200a:	4a07      	ldr	r2, [pc, #28]	; (402028 <pmc_enable_periph_clk+0x80>)
  40200c:	687b      	ldr	r3, [r7, #4]
  40200e:	2101      	movs	r1, #1
  402010:	fa01 f303 	lsl.w	r3, r1, r3
  402014:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402018:	2300      	movs	r3, #0
}
  40201a:	4618      	mov	r0, r3
  40201c:	370c      	adds	r7, #12
  40201e:	46bd      	mov	sp, r7
  402020:	f85d 7b04 	ldr.w	r7, [sp], #4
  402024:	4770      	bx	lr
  402026:	bf00      	nop
  402028:	400e0400 	.word	0x400e0400

0040202c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40202c:	b580      	push	{r7, lr}
  40202e:	b084      	sub	sp, #16
  402030:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402032:	4b27      	ldr	r3, [pc, #156]	; (4020d0 <Reset_Handler+0xa4>)
  402034:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402036:	4b27      	ldr	r3, [pc, #156]	; (4020d4 <Reset_Handler+0xa8>)
  402038:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40203a:	68fa      	ldr	r2, [r7, #12]
  40203c:	68bb      	ldr	r3, [r7, #8]
  40203e:	429a      	cmp	r2, r3
  402040:	d90d      	bls.n	40205e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402042:	e007      	b.n	402054 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402044:	68bb      	ldr	r3, [r7, #8]
  402046:	1d1a      	adds	r2, r3, #4
  402048:	60ba      	str	r2, [r7, #8]
  40204a:	68fa      	ldr	r2, [r7, #12]
  40204c:	1d11      	adds	r1, r2, #4
  40204e:	60f9      	str	r1, [r7, #12]
  402050:	6812      	ldr	r2, [r2, #0]
  402052:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402054:	68bb      	ldr	r3, [r7, #8]
  402056:	4a20      	ldr	r2, [pc, #128]	; (4020d8 <Reset_Handler+0xac>)
  402058:	4293      	cmp	r3, r2
  40205a:	d3f3      	bcc.n	402044 <Reset_Handler+0x18>
  40205c:	e020      	b.n	4020a0 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40205e:	68fa      	ldr	r2, [r7, #12]
  402060:	68bb      	ldr	r3, [r7, #8]
  402062:	429a      	cmp	r2, r3
  402064:	d21c      	bcs.n	4020a0 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402066:	4a1c      	ldr	r2, [pc, #112]	; (4020d8 <Reset_Handler+0xac>)
  402068:	4b1a      	ldr	r3, [pc, #104]	; (4020d4 <Reset_Handler+0xa8>)
  40206a:	1ad3      	subs	r3, r2, r3
  40206c:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40206e:	68fa      	ldr	r2, [r7, #12]
  402070:	687b      	ldr	r3, [r7, #4]
  402072:	4413      	add	r3, r2
  402074:	3b04      	subs	r3, #4
  402076:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402078:	68ba      	ldr	r2, [r7, #8]
  40207a:	687b      	ldr	r3, [r7, #4]
  40207c:	4413      	add	r3, r2
  40207e:	3b04      	subs	r3, #4
  402080:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402082:	e00a      	b.n	40209a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402084:	68bb      	ldr	r3, [r7, #8]
  402086:	1f1a      	subs	r2, r3, #4
  402088:	60ba      	str	r2, [r7, #8]
  40208a:	68fa      	ldr	r2, [r7, #12]
  40208c:	1f11      	subs	r1, r2, #4
  40208e:	60f9      	str	r1, [r7, #12]
  402090:	6812      	ldr	r2, [r2, #0]
  402092:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402094:	687b      	ldr	r3, [r7, #4]
  402096:	3b04      	subs	r3, #4
  402098:	607b      	str	r3, [r7, #4]
  40209a:	687b      	ldr	r3, [r7, #4]
  40209c:	2b00      	cmp	r3, #0
  40209e:	d1f1      	bne.n	402084 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4020a0:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4020a2:	4b0e      	ldr	r3, [pc, #56]	; (4020dc <Reset_Handler+0xb0>)
  4020a4:	60bb      	str	r3, [r7, #8]
  4020a6:	e004      	b.n	4020b2 <Reset_Handler+0x86>
		*pDest++ = 0;
  4020a8:	68bb      	ldr	r3, [r7, #8]
  4020aa:	1d1a      	adds	r2, r3, #4
  4020ac:	60ba      	str	r2, [r7, #8]
  4020ae:	2200      	movs	r2, #0
  4020b0:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4020b2:	68bb      	ldr	r3, [r7, #8]
  4020b4:	4a0a      	ldr	r2, [pc, #40]	; (4020e0 <Reset_Handler+0xb4>)
  4020b6:	4293      	cmp	r3, r2
  4020b8:	d3f6      	bcc.n	4020a8 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4020ba:	4b0a      	ldr	r3, [pc, #40]	; (4020e4 <Reset_Handler+0xb8>)
  4020bc:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4020be:	4a0a      	ldr	r2, [pc, #40]	; (4020e8 <Reset_Handler+0xbc>)
  4020c0:	68fb      	ldr	r3, [r7, #12]
  4020c2:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4020c4:	4b09      	ldr	r3, [pc, #36]	; (4020ec <Reset_Handler+0xc0>)
  4020c6:	4798      	blx	r3

	/* Branch to main function */
	main();
  4020c8:	4b09      	ldr	r3, [pc, #36]	; (4020f0 <Reset_Handler+0xc4>)
  4020ca:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4020cc:	e7fe      	b.n	4020cc <Reset_Handler+0xa0>
  4020ce:	bf00      	nop
  4020d0:	00403008 	.word	0x00403008
  4020d4:	20000000 	.word	0x20000000
  4020d8:	20000438 	.word	0x20000438
  4020dc:	20000438 	.word	0x20000438
  4020e0:	200008b0 	.word	0x200008b0
  4020e4:	00400000 	.word	0x00400000
  4020e8:	e000ed00 	.word	0xe000ed00
  4020ec:	00402705 	.word	0x00402705
  4020f0:	0040269d 	.word	0x0040269d

004020f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4020f4:	b480      	push	{r7}
  4020f6:	af00      	add	r7, sp, #0
	while (1) {
	}
  4020f8:	e7fe      	b.n	4020f8 <Dummy_Handler+0x4>
  4020fa:	bf00      	nop

004020fc <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4020fc:	b480      	push	{r7}
  4020fe:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402100:	4b5d      	ldr	r3, [pc, #372]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402104:	f003 0303 	and.w	r3, r3, #3
  402108:	2b03      	cmp	r3, #3
  40210a:	f200 8096 	bhi.w	40223a <SystemCoreClockUpdate+0x13e>
  40210e:	a201      	add	r2, pc, #4	; (adr r2, 402114 <SystemCoreClockUpdate+0x18>)
  402110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402114:	00402125 	.word	0x00402125
  402118:	00402145 	.word	0x00402145
  40211c:	0040218f 	.word	0x0040218f
  402120:	0040218f 	.word	0x0040218f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402124:	4b55      	ldr	r3, [pc, #340]	; (40227c <SystemCoreClockUpdate+0x180>)
  402126:	695b      	ldr	r3, [r3, #20]
  402128:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40212c:	2b00      	cmp	r3, #0
  40212e:	d004      	beq.n	40213a <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402130:	4b53      	ldr	r3, [pc, #332]	; (402280 <SystemCoreClockUpdate+0x184>)
  402132:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402136:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402138:	e080      	b.n	40223c <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40213a:	4b51      	ldr	r3, [pc, #324]	; (402280 <SystemCoreClockUpdate+0x184>)
  40213c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402140:	601a      	str	r2, [r3, #0]
			}
		break;
  402142:	e07b      	b.n	40223c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402144:	4b4c      	ldr	r3, [pc, #304]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402146:	6a1b      	ldr	r3, [r3, #32]
  402148:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40214c:	2b00      	cmp	r3, #0
  40214e:	d003      	beq.n	402158 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402150:	4b4b      	ldr	r3, [pc, #300]	; (402280 <SystemCoreClockUpdate+0x184>)
  402152:	4a4c      	ldr	r2, [pc, #304]	; (402284 <SystemCoreClockUpdate+0x188>)
  402154:	601a      	str	r2, [r3, #0]
  402156:	e019      	b.n	40218c <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402158:	4b49      	ldr	r3, [pc, #292]	; (402280 <SystemCoreClockUpdate+0x184>)
  40215a:	4a4b      	ldr	r2, [pc, #300]	; (402288 <SystemCoreClockUpdate+0x18c>)
  40215c:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40215e:	4b46      	ldr	r3, [pc, #280]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402160:	6a1b      	ldr	r3, [r3, #32]
  402162:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402166:	2b10      	cmp	r3, #16
  402168:	d008      	beq.n	40217c <SystemCoreClockUpdate+0x80>
  40216a:	2b20      	cmp	r3, #32
  40216c:	d00a      	beq.n	402184 <SystemCoreClockUpdate+0x88>
  40216e:	2b00      	cmp	r3, #0
  402170:	d000      	beq.n	402174 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  402172:	e00b      	b.n	40218c <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402174:	4b42      	ldr	r3, [pc, #264]	; (402280 <SystemCoreClockUpdate+0x184>)
  402176:	4a44      	ldr	r2, [pc, #272]	; (402288 <SystemCoreClockUpdate+0x18c>)
  402178:	601a      	str	r2, [r3, #0]
			break;
  40217a:	e007      	b.n	40218c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40217c:	4b40      	ldr	r3, [pc, #256]	; (402280 <SystemCoreClockUpdate+0x184>)
  40217e:	4a43      	ldr	r2, [pc, #268]	; (40228c <SystemCoreClockUpdate+0x190>)
  402180:	601a      	str	r2, [r3, #0]
			break;
  402182:	e003      	b.n	40218c <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402184:	4b3e      	ldr	r3, [pc, #248]	; (402280 <SystemCoreClockUpdate+0x184>)
  402186:	4a3f      	ldr	r2, [pc, #252]	; (402284 <SystemCoreClockUpdate+0x188>)
  402188:	601a      	str	r2, [r3, #0]
			break;
  40218a:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  40218c:	e056      	b.n	40223c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40218e:	4b3a      	ldr	r3, [pc, #232]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402190:	6a1b      	ldr	r3, [r3, #32]
  402192:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402196:	2b00      	cmp	r3, #0
  402198:	d003      	beq.n	4021a2 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40219a:	4b39      	ldr	r3, [pc, #228]	; (402280 <SystemCoreClockUpdate+0x184>)
  40219c:	4a39      	ldr	r2, [pc, #228]	; (402284 <SystemCoreClockUpdate+0x188>)
  40219e:	601a      	str	r2, [r3, #0]
  4021a0:	e019      	b.n	4021d6 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021a2:	4b37      	ldr	r3, [pc, #220]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021a4:	4a38      	ldr	r2, [pc, #224]	; (402288 <SystemCoreClockUpdate+0x18c>)
  4021a6:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4021a8:	4b33      	ldr	r3, [pc, #204]	; (402278 <SystemCoreClockUpdate+0x17c>)
  4021aa:	6a1b      	ldr	r3, [r3, #32]
  4021ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021b0:	2b10      	cmp	r3, #16
  4021b2:	d008      	beq.n	4021c6 <SystemCoreClockUpdate+0xca>
  4021b4:	2b20      	cmp	r3, #32
  4021b6:	d00a      	beq.n	4021ce <SystemCoreClockUpdate+0xd2>
  4021b8:	2b00      	cmp	r3, #0
  4021ba:	d000      	beq.n	4021be <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4021bc:	e00b      	b.n	4021d6 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021be:	4b30      	ldr	r3, [pc, #192]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021c0:	4a31      	ldr	r2, [pc, #196]	; (402288 <SystemCoreClockUpdate+0x18c>)
  4021c2:	601a      	str	r2, [r3, #0]
					break;
  4021c4:	e007      	b.n	4021d6 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4021c6:	4b2e      	ldr	r3, [pc, #184]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021c8:	4a30      	ldr	r2, [pc, #192]	; (40228c <SystemCoreClockUpdate+0x190>)
  4021ca:	601a      	str	r2, [r3, #0]
					break;
  4021cc:	e003      	b.n	4021d6 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4021ce:	4b2c      	ldr	r3, [pc, #176]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021d0:	4a2c      	ldr	r2, [pc, #176]	; (402284 <SystemCoreClockUpdate+0x188>)
  4021d2:	601a      	str	r2, [r3, #0]
					break;
  4021d4:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4021d6:	4b28      	ldr	r3, [pc, #160]	; (402278 <SystemCoreClockUpdate+0x17c>)
  4021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021da:	f003 0303 	and.w	r3, r3, #3
  4021de:	2b02      	cmp	r3, #2
  4021e0:	d115      	bne.n	40220e <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4021e2:	4b25      	ldr	r3, [pc, #148]	; (402278 <SystemCoreClockUpdate+0x17c>)
  4021e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4021e6:	4b2a      	ldr	r3, [pc, #168]	; (402290 <SystemCoreClockUpdate+0x194>)
  4021e8:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4021ea:	0c1b      	lsrs	r3, r3, #16
  4021ec:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4021ee:	4a24      	ldr	r2, [pc, #144]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021f0:	6812      	ldr	r2, [r2, #0]
  4021f2:	fb02 f303 	mul.w	r3, r2, r3
  4021f6:	4a22      	ldr	r2, [pc, #136]	; (402280 <SystemCoreClockUpdate+0x184>)
  4021f8:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4021fa:	4b1f      	ldr	r3, [pc, #124]	; (402278 <SystemCoreClockUpdate+0x17c>)
  4021fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4021fe:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402200:	4a1f      	ldr	r2, [pc, #124]	; (402280 <SystemCoreClockUpdate+0x184>)
  402202:	6812      	ldr	r2, [r2, #0]
  402204:	fbb2 f3f3 	udiv	r3, r2, r3
  402208:	4a1d      	ldr	r2, [pc, #116]	; (402280 <SystemCoreClockUpdate+0x184>)
  40220a:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40220c:	e016      	b.n	40223c <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40220e:	4b1a      	ldr	r3, [pc, #104]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402212:	4b1f      	ldr	r3, [pc, #124]	; (402290 <SystemCoreClockUpdate+0x194>)
  402214:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402216:	0c1b      	lsrs	r3, r3, #16
  402218:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40221a:	4a19      	ldr	r2, [pc, #100]	; (402280 <SystemCoreClockUpdate+0x184>)
  40221c:	6812      	ldr	r2, [r2, #0]
  40221e:	fb02 f303 	mul.w	r3, r2, r3
  402222:	4a17      	ldr	r2, [pc, #92]	; (402280 <SystemCoreClockUpdate+0x184>)
  402224:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402226:	4b14      	ldr	r3, [pc, #80]	; (402278 <SystemCoreClockUpdate+0x17c>)
  402228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  40222a:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40222c:	4a14      	ldr	r2, [pc, #80]	; (402280 <SystemCoreClockUpdate+0x184>)
  40222e:	6812      	ldr	r2, [r2, #0]
  402230:	fbb2 f3f3 	udiv	r3, r2, r3
  402234:	4a12      	ldr	r2, [pc, #72]	; (402280 <SystemCoreClockUpdate+0x184>)
  402236:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402238:	e000      	b.n	40223c <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  40223a:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40223c:	4b0e      	ldr	r3, [pc, #56]	; (402278 <SystemCoreClockUpdate+0x17c>)
  40223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402240:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402244:	2b70      	cmp	r3, #112	; 0x70
  402246:	d108      	bne.n	40225a <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402248:	4b0d      	ldr	r3, [pc, #52]	; (402280 <SystemCoreClockUpdate+0x184>)
  40224a:	681b      	ldr	r3, [r3, #0]
  40224c:	4a11      	ldr	r2, [pc, #68]	; (402294 <SystemCoreClockUpdate+0x198>)
  40224e:	fba2 2303 	umull	r2, r3, r2, r3
  402252:	085b      	lsrs	r3, r3, #1
  402254:	4a0a      	ldr	r2, [pc, #40]	; (402280 <SystemCoreClockUpdate+0x184>)
  402256:	6013      	str	r3, [r2, #0]
  402258:	e009      	b.n	40226e <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40225a:	4b07      	ldr	r3, [pc, #28]	; (402278 <SystemCoreClockUpdate+0x17c>)
  40225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40225e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402262:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402264:	4b06      	ldr	r3, [pc, #24]	; (402280 <SystemCoreClockUpdate+0x184>)
  402266:	681b      	ldr	r3, [r3, #0]
  402268:	40d3      	lsrs	r3, r2
  40226a:	4a05      	ldr	r2, [pc, #20]	; (402280 <SystemCoreClockUpdate+0x184>)
  40226c:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  40226e:	46bd      	mov	sp, r7
  402270:	f85d 7b04 	ldr.w	r7, [sp], #4
  402274:	4770      	bx	lr
  402276:	bf00      	nop
  402278:	400e0400 	.word	0x400e0400
  40227c:	400e1410 	.word	0x400e1410
  402280:	20000008 	.word	0x20000008
  402284:	00b71b00 	.word	0x00b71b00
  402288:	003d0900 	.word	0x003d0900
  40228c:	007a1200 	.word	0x007a1200
  402290:	07ff0000 	.word	0x07ff0000
  402294:	aaaaaaab 	.word	0xaaaaaaab

00402298 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402298:	b480      	push	{r7}
  40229a:	b083      	sub	sp, #12
  40229c:	af00      	add	r7, sp, #0
  40229e:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4022a0:	687b      	ldr	r3, [r7, #4]
  4022a2:	4a22      	ldr	r2, [pc, #136]	; (40232c <system_init_flash+0x94>)
  4022a4:	4293      	cmp	r3, r2
  4022a6:	d808      	bhi.n	4022ba <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022a8:	4b21      	ldr	r3, [pc, #132]	; (402330 <system_init_flash+0x98>)
  4022aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4022ae:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022b0:	4b20      	ldr	r3, [pc, #128]	; (402334 <system_init_flash+0x9c>)
  4022b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4022b6:	601a      	str	r2, [r3, #0]
  4022b8:	e033      	b.n	402322 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4022ba:	687b      	ldr	r3, [r7, #4]
  4022bc:	4a1e      	ldr	r2, [pc, #120]	; (402338 <system_init_flash+0xa0>)
  4022be:	4293      	cmp	r3, r2
  4022c0:	d806      	bhi.n	4022d0 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4022c2:	4b1b      	ldr	r3, [pc, #108]	; (402330 <system_init_flash+0x98>)
  4022c4:	4a1d      	ldr	r2, [pc, #116]	; (40233c <system_init_flash+0xa4>)
  4022c6:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4022c8:	4b1a      	ldr	r3, [pc, #104]	; (402334 <system_init_flash+0x9c>)
  4022ca:	4a1c      	ldr	r2, [pc, #112]	; (40233c <system_init_flash+0xa4>)
  4022cc:	601a      	str	r2, [r3, #0]
  4022ce:	e028      	b.n	402322 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4022d0:	687b      	ldr	r3, [r7, #4]
  4022d2:	4a1b      	ldr	r2, [pc, #108]	; (402340 <system_init_flash+0xa8>)
  4022d4:	4293      	cmp	r3, r2
  4022d6:	d806      	bhi.n	4022e6 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4022d8:	4b15      	ldr	r3, [pc, #84]	; (402330 <system_init_flash+0x98>)
  4022da:	4a1a      	ldr	r2, [pc, #104]	; (402344 <system_init_flash+0xac>)
  4022dc:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4022de:	4b15      	ldr	r3, [pc, #84]	; (402334 <system_init_flash+0x9c>)
  4022e0:	4a18      	ldr	r2, [pc, #96]	; (402344 <system_init_flash+0xac>)
  4022e2:	601a      	str	r2, [r3, #0]
  4022e4:	e01d      	b.n	402322 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4022e6:	687b      	ldr	r3, [r7, #4]
  4022e8:	4a17      	ldr	r2, [pc, #92]	; (402348 <system_init_flash+0xb0>)
  4022ea:	4293      	cmp	r3, r2
  4022ec:	d806      	bhi.n	4022fc <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022ee:	4b10      	ldr	r3, [pc, #64]	; (402330 <system_init_flash+0x98>)
  4022f0:	4a16      	ldr	r2, [pc, #88]	; (40234c <system_init_flash+0xb4>)
  4022f2:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022f4:	4b0f      	ldr	r3, [pc, #60]	; (402334 <system_init_flash+0x9c>)
  4022f6:	4a15      	ldr	r2, [pc, #84]	; (40234c <system_init_flash+0xb4>)
  4022f8:	601a      	str	r2, [r3, #0]
  4022fa:	e012      	b.n	402322 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4022fc:	687b      	ldr	r3, [r7, #4]
  4022fe:	4a14      	ldr	r2, [pc, #80]	; (402350 <system_init_flash+0xb8>)
  402300:	4293      	cmp	r3, r2
  402302:	d808      	bhi.n	402316 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402304:	4b0a      	ldr	r3, [pc, #40]	; (402330 <system_init_flash+0x98>)
  402306:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40230a:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40230c:	4b09      	ldr	r3, [pc, #36]	; (402334 <system_init_flash+0x9c>)
  40230e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402312:	601a      	str	r2, [r3, #0]
  402314:	e005      	b.n	402322 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402316:	4b06      	ldr	r3, [pc, #24]	; (402330 <system_init_flash+0x98>)
  402318:	4a0e      	ldr	r2, [pc, #56]	; (402354 <system_init_flash+0xbc>)
  40231a:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40231c:	4b05      	ldr	r3, [pc, #20]	; (402334 <system_init_flash+0x9c>)
  40231e:	4a0d      	ldr	r2, [pc, #52]	; (402354 <system_init_flash+0xbc>)
  402320:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402322:	370c      	adds	r7, #12
  402324:	46bd      	mov	sp, r7
  402326:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232a:	4770      	bx	lr
  40232c:	01312cff 	.word	0x01312cff
  402330:	400e0a00 	.word	0x400e0a00
  402334:	400e0c00 	.word	0x400e0c00
  402338:	026259ff 	.word	0x026259ff
  40233c:	04000100 	.word	0x04000100
  402340:	039386ff 	.word	0x039386ff
  402344:	04000200 	.word	0x04000200
  402348:	04c4b3ff 	.word	0x04c4b3ff
  40234c:	04000300 	.word	0x04000300
  402350:	05f5e0ff 	.word	0x05f5e0ff
  402354:	04000500 	.word	0x04000500

00402358 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402358:	b480      	push	{r7}
  40235a:	b083      	sub	sp, #12
  40235c:	af00      	add	r7, sp, #0
  40235e:	4603      	mov	r3, r0
  402360:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402362:	4908      	ldr	r1, [pc, #32]	; (402384 <NVIC_EnableIRQ+0x2c>)
  402364:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402368:	095b      	lsrs	r3, r3, #5
  40236a:	79fa      	ldrb	r2, [r7, #7]
  40236c:	f002 021f 	and.w	r2, r2, #31
  402370:	2001      	movs	r0, #1
  402372:	fa00 f202 	lsl.w	r2, r0, r2
  402376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40237a:	370c      	adds	r7, #12
  40237c:	46bd      	mov	sp, r7
  40237e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402382:	4770      	bx	lr
  402384:	e000e100 	.word	0xe000e100

00402388 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402388:	b480      	push	{r7}
  40238a:	b083      	sub	sp, #12
  40238c:	af00      	add	r7, sp, #0
  40238e:	4603      	mov	r3, r0
  402390:	6039      	str	r1, [r7, #0]
  402392:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402394:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402398:	2b00      	cmp	r3, #0
  40239a:	da0b      	bge.n	4023b4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40239c:	490d      	ldr	r1, [pc, #52]	; (4023d4 <NVIC_SetPriority+0x4c>)
  40239e:	79fb      	ldrb	r3, [r7, #7]
  4023a0:	f003 030f 	and.w	r3, r3, #15
  4023a4:	3b04      	subs	r3, #4
  4023a6:	683a      	ldr	r2, [r7, #0]
  4023a8:	b2d2      	uxtb	r2, r2
  4023aa:	0112      	lsls	r2, r2, #4
  4023ac:	b2d2      	uxtb	r2, r2
  4023ae:	440b      	add	r3, r1
  4023b0:	761a      	strb	r2, [r3, #24]
  4023b2:	e009      	b.n	4023c8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4023b4:	4908      	ldr	r1, [pc, #32]	; (4023d8 <NVIC_SetPriority+0x50>)
  4023b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023ba:	683a      	ldr	r2, [r7, #0]
  4023bc:	b2d2      	uxtb	r2, r2
  4023be:	0112      	lsls	r2, r2, #4
  4023c0:	b2d2      	uxtb	r2, r2
  4023c2:	440b      	add	r3, r1
  4023c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4023c8:	370c      	adds	r7, #12
  4023ca:	46bd      	mov	sp, r7
  4023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023d0:	4770      	bx	lr
  4023d2:	bf00      	nop
  4023d4:	e000ed00 	.word	0xe000ed00
  4023d8:	e000e100 	.word	0xe000e100

004023dc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4023dc:	b480      	push	{r7}
  4023de:	b083      	sub	sp, #12
  4023e0:	af00      	add	r7, sp, #0
  4023e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4023e4:	687b      	ldr	r3, [r7, #4]
  4023e6:	2b07      	cmp	r3, #7
  4023e8:	d825      	bhi.n	402436 <osc_get_rate+0x5a>
  4023ea:	a201      	add	r2, pc, #4	; (adr r2, 4023f0 <osc_get_rate+0x14>)
  4023ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4023f0:	00402411 	.word	0x00402411
  4023f4:	00402417 	.word	0x00402417
  4023f8:	0040241d 	.word	0x0040241d
  4023fc:	00402423 	.word	0x00402423
  402400:	00402427 	.word	0x00402427
  402404:	0040242b 	.word	0x0040242b
  402408:	0040242f 	.word	0x0040242f
  40240c:	00402433 	.word	0x00402433
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402410:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402414:	e010      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402416:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40241a:	e00d      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40241c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402420:	e00a      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402422:	4b08      	ldr	r3, [pc, #32]	; (402444 <osc_get_rate+0x68>)
  402424:	e008      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402426:	4b08      	ldr	r3, [pc, #32]	; (402448 <osc_get_rate+0x6c>)
  402428:	e006      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40242a:	4b08      	ldr	r3, [pc, #32]	; (40244c <osc_get_rate+0x70>)
  40242c:	e004      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40242e:	4b07      	ldr	r3, [pc, #28]	; (40244c <osc_get_rate+0x70>)
  402430:	e002      	b.n	402438 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402432:	4b06      	ldr	r3, [pc, #24]	; (40244c <osc_get_rate+0x70>)
  402434:	e000      	b.n	402438 <osc_get_rate+0x5c>
	}

	return 0;
  402436:	2300      	movs	r3, #0
}
  402438:	4618      	mov	r0, r3
  40243a:	370c      	adds	r7, #12
  40243c:	46bd      	mov	sp, r7
  40243e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402442:	4770      	bx	lr
  402444:	003d0900 	.word	0x003d0900
  402448:	007a1200 	.word	0x007a1200
  40244c:	00b71b00 	.word	0x00b71b00

00402450 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402450:	b580      	push	{r7, lr}
  402452:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402454:	2006      	movs	r0, #6
  402456:	4b04      	ldr	r3, [pc, #16]	; (402468 <sysclk_get_main_hz+0x18>)
  402458:	4798      	blx	r3
  40245a:	4602      	mov	r2, r0
  40245c:	4613      	mov	r3, r2
  40245e:	009b      	lsls	r3, r3, #2
  402460:	4413      	add	r3, r2
  402462:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402464:	4618      	mov	r0, r3
  402466:	bd80      	pop	{r7, pc}
  402468:	004023dd 	.word	0x004023dd

0040246c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40246c:	b580      	push	{r7, lr}
  40246e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402470:	4b02      	ldr	r3, [pc, #8]	; (40247c <sysclk_get_cpu_hz+0x10>)
  402472:	4798      	blx	r3
  402474:	4603      	mov	r3, r0
  402476:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402478:	4618      	mov	r0, r3
  40247a:	bd80      	pop	{r7, pc}
  40247c:	00402451 	.word	0x00402451

00402480 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  402480:	b580      	push	{r7, lr}
  402482:	b082      	sub	sp, #8
  402484:	af00      	add	r7, sp, #0
  402486:	6078      	str	r0, [r7, #4]
  402488:	6039      	str	r1, [r7, #0]
	adc_start(ADC);
  40248a:	4803      	ldr	r0, [pc, #12]	; (402498 <push_button_handle+0x18>)
  40248c:	4b03      	ldr	r3, [pc, #12]	; (40249c <push_button_handle+0x1c>)
  40248e:	4798      	blx	r3
}
  402490:	3708      	adds	r7, #8
  402492:	46bd      	mov	sp, r7
  402494:	bd80      	pop	{r7, pc}
  402496:	bf00      	nop
  402498:	40038000 	.word	0x40038000
  40249c:	004001fd 	.word	0x004001fd

004024a0 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4024a0:	b580      	push	{r7, lr}
  4024a2:	b082      	sub	sp, #8
  4024a4:	af00      	add	r7, sp, #0
	uint32_t status ;

	status = adc_get_status(ADC);
  4024a6:	4809      	ldr	r0, [pc, #36]	; (4024cc <ADC_Handler+0x2c>)
  4024a8:	4b09      	ldr	r3, [pc, #36]	; (4024d0 <ADC_Handler+0x30>)
  4024aa:	4798      	blx	r3
  4024ac:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  4024ae:	687b      	ldr	r3, [r7, #4]
  4024b0:	f003 0320 	and.w	r3, r3, #32
  4024b4:	2b00      	cmp	r3, #0
  4024b6:	d006      	beq.n	4024c6 <ADC_Handler+0x26>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  4024b8:	4804      	ldr	r0, [pc, #16]	; (4024cc <ADC_Handler+0x2c>)
  4024ba:	2105      	movs	r1, #5
  4024bc:	4b05      	ldr	r3, [pc, #20]	; (4024d4 <ADC_Handler+0x34>)
  4024be:	4798      	blx	r3
  4024c0:	4602      	mov	r2, r0
  4024c2:	4b05      	ldr	r3, [pc, #20]	; (4024d8 <ADC_Handler+0x38>)
  4024c4:	601a      	str	r2, [r3, #0]
	}
}
  4024c6:	3708      	adds	r7, #8
  4024c8:	46bd      	mov	sp, r7
  4024ca:	bd80      	pop	{r7, pc}
  4024cc:	40038000 	.word	0x40038000
  4024d0:	00400285 	.word	0x00400285
  4024d4:	00400239 	.word	0x00400239
  4024d8:	20000894 	.word	0x20000894

004024dc <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  4024dc:	b598      	push	{r3, r4, r7, lr}
  4024de:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4024e0:	200a      	movs	r0, #10
  4024e2:	4b1f      	ldr	r3, [pc, #124]	; (402560 <configure_lcd+0x84>)
  4024e4:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4024e6:	481f      	ldr	r0, [pc, #124]	; (402564 <configure_lcd+0x88>)
  4024e8:	2101      	movs	r1, #1
  4024ea:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4024ee:	4b1e      	ldr	r3, [pc, #120]	; (402568 <configure_lcd+0x8c>)
  4024f0:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4024f2:	481c      	ldr	r0, [pc, #112]	; (402564 <configure_lcd+0x88>)
  4024f4:	2101      	movs	r1, #1
  4024f6:	4a1d      	ldr	r2, [pc, #116]	; (40256c <configure_lcd+0x90>)
  4024f8:	4b1d      	ldr	r3, [pc, #116]	; (402570 <configure_lcd+0x94>)
  4024fa:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4024fc:	4819      	ldr	r0, [pc, #100]	; (402564 <configure_lcd+0x88>)
  4024fe:	2101      	movs	r1, #1
  402500:	4a1c      	ldr	r2, [pc, #112]	; (402574 <configure_lcd+0x98>)
  402502:	4b1d      	ldr	r3, [pc, #116]	; (402578 <configure_lcd+0x9c>)
  402504:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  402506:	4817      	ldr	r0, [pc, #92]	; (402564 <configure_lcd+0x88>)
  402508:	2101      	movs	r1, #1
  40250a:	2203      	movs	r2, #3
  40250c:	4b1b      	ldr	r3, [pc, #108]	; (40257c <configure_lcd+0xa0>)
  40250e:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  402510:	4b1b      	ldr	r3, [pc, #108]	; (402580 <configure_lcd+0xa4>)
  402512:	22f0      	movs	r2, #240	; 0xf0
  402514:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  402516:	4b1a      	ldr	r3, [pc, #104]	; (402580 <configure_lcd+0xa4>)
  402518:	f44f 72a0 	mov.w	r2, #320	; 0x140
  40251c:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  40251e:	4b18      	ldr	r3, [pc, #96]	; (402580 <configure_lcd+0xa4>)
  402520:	2200      	movs	r2, #0
  402522:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402524:	4b16      	ldr	r3, [pc, #88]	; (402580 <configure_lcd+0xa4>)
  402526:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40252a:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  40252c:	4b15      	ldr	r3, [pc, #84]	; (402584 <configure_lcd+0xa8>)
  40252e:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402530:	4813      	ldr	r0, [pc, #76]	; (402580 <configure_lcd+0xa4>)
  402532:	4b15      	ldr	r3, [pc, #84]	; (402588 <configure_lcd+0xac>)
  402534:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402536:	2008      	movs	r0, #8
  402538:	4b14      	ldr	r3, [pc, #80]	; (40258c <configure_lcd+0xb0>)
  40253a:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40253c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402540:	4b13      	ldr	r3, [pc, #76]	; (402590 <configure_lcd+0xb4>)
  402542:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402544:	2000      	movs	r0, #0
  402546:	2100      	movs	r1, #0
  402548:	22f0      	movs	r2, #240	; 0xf0
  40254a:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40254e:	4c11      	ldr	r4, [pc, #68]	; (402594 <configure_lcd+0xb8>)
  402550:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402552:	4b11      	ldr	r3, [pc, #68]	; (402598 <configure_lcd+0xbc>)
  402554:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402556:	2000      	movs	r0, #0
  402558:	2100      	movs	r1, #0
  40255a:	4b10      	ldr	r3, [pc, #64]	; (40259c <configure_lcd+0xc0>)
  40255c:	4798      	blx	r3
}
  40255e:	bd98      	pop	{r3, r4, r7, pc}
  402560:	00401fa9 	.word	0x00401fa9
  402564:	400e0000 	.word	0x400e0000
  402568:	00401509 	.word	0x00401509
  40256c:	0a0a0404 	.word	0x0a0a0404
  402570:	0040152d 	.word	0x0040152d
  402574:	0016000a 	.word	0x0016000a
  402578:	00401551 	.word	0x00401551
  40257c:	00401575 	.word	0x00401575
  402580:	200008a0 	.word	0x200008a0
  402584:	00400805 	.word	0x00400805
  402588:	00400c29 	.word	0x00400c29
  40258c:	0040077d 	.word	0x0040077d
  402590:	00400ff1 	.word	0x00400ff1
  402594:	004011ed 	.word	0x004011ed
  402598:	00400fb9 	.word	0x00400fb9
  40259c:	00401119 	.word	0x00401119

004025a0 <configure_botao>:

void configure_botao(void)
{
  4025a0:	b590      	push	{r4, r7, lr}
  4025a2:	b083      	sub	sp, #12
  4025a4:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  4025a6:	200c      	movs	r0, #12
  4025a8:	4b10      	ldr	r3, [pc, #64]	; (4025ec <configure_botao+0x4c>)
  4025aa:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4025ac:	4810      	ldr	r0, [pc, #64]	; (4025f0 <configure_botao+0x50>)
  4025ae:	2108      	movs	r1, #8
  4025b0:	2259      	movs	r2, #89	; 0x59
  4025b2:	4b10      	ldr	r3, [pc, #64]	; (4025f4 <configure_botao+0x54>)
  4025b4:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4025b6:	480e      	ldr	r0, [pc, #56]	; (4025f0 <configure_botao+0x50>)
  4025b8:	2108      	movs	r1, #8
  4025ba:	220a      	movs	r2, #10
  4025bc:	4b0e      	ldr	r3, [pc, #56]	; (4025f8 <configure_botao+0x58>)
  4025be:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  4025c0:	4b0e      	ldr	r3, [pc, #56]	; (4025fc <configure_botao+0x5c>)
  4025c2:	9300      	str	r3, [sp, #0]
  4025c4:	480a      	ldr	r0, [pc, #40]	; (4025f0 <configure_botao+0x50>)
  4025c6:	210c      	movs	r1, #12
  4025c8:	2208      	movs	r2, #8
  4025ca:	2359      	movs	r3, #89	; 0x59
  4025cc:	4c0c      	ldr	r4, [pc, #48]	; (402600 <configure_botao+0x60>)
  4025ce:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  4025d0:	4807      	ldr	r0, [pc, #28]	; (4025f0 <configure_botao+0x50>)
  4025d2:	2108      	movs	r1, #8
  4025d4:	4b0b      	ldr	r3, [pc, #44]	; (402604 <configure_botao+0x64>)
  4025d6:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  4025d8:	200c      	movs	r0, #12
  4025da:	2100      	movs	r1, #0
  4025dc:	4b0a      	ldr	r3, [pc, #40]	; (402608 <configure_botao+0x68>)
  4025de:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  4025e0:	200c      	movs	r0, #12
  4025e2:	4b0a      	ldr	r3, [pc, #40]	; (40260c <configure_botao+0x6c>)
  4025e4:	4798      	blx	r3
}
  4025e6:	3704      	adds	r7, #4
  4025e8:	46bd      	mov	sp, r7
  4025ea:	bd90      	pop	{r4, r7, pc}
  4025ec:	00401fa9 	.word	0x00401fa9
  4025f0:	400e1000 	.word	0x400e1000
  4025f4:	0040170d 	.word	0x0040170d
  4025f8:	004015c5 	.word	0x004015c5
  4025fc:	00402481 	.word	0x00402481
  402600:	00401c9d 	.word	0x00401c9d
  402604:	00401859 	.word	0x00401859
  402608:	00402389 	.word	0x00402389
  40260c:	00402359 	.word	0x00402359

00402610 <configure_adc>:


void configure_adc(void)
{
  402610:	b598      	push	{r3, r4, r7, lr}
  402612:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  402614:	201d      	movs	r0, #29
  402616:	4b15      	ldr	r3, [pc, #84]	; (40266c <configure_adc+0x5c>)
  402618:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  40261a:	4b15      	ldr	r3, [pc, #84]	; (402670 <configure_adc+0x60>)
  40261c:	4798      	blx	r3
  40261e:	4603      	mov	r3, r0
  402620:	4814      	ldr	r0, [pc, #80]	; (402674 <configure_adc+0x64>)
  402622:	4619      	mov	r1, r3
  402624:	4a14      	ldr	r2, [pc, #80]	; (402678 <configure_adc+0x68>)
  402626:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40262a:	4c14      	ldr	r4, [pc, #80]	; (40267c <configure_adc+0x6c>)
  40262c:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  40262e:	4811      	ldr	r0, [pc, #68]	; (402674 <configure_adc+0x64>)
  402630:	2101      	movs	r1, #1
  402632:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  402636:	2301      	movs	r3, #1
  402638:	4c11      	ldr	r4, [pc, #68]	; (402680 <configure_adc+0x70>)
  40263a:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40263c:	480d      	ldr	r0, [pc, #52]	; (402674 <configure_adc+0x64>)
  40263e:	2100      	movs	r1, #0
  402640:	2200      	movs	r2, #0
  402642:	4b10      	ldr	r3, [pc, #64]	; (402684 <configure_adc+0x74>)
  402644:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  402646:	480b      	ldr	r0, [pc, #44]	; (402674 <configure_adc+0x64>)
  402648:	2105      	movs	r1, #5
  40264a:	4b0f      	ldr	r3, [pc, #60]	; (402688 <configure_adc+0x78>)
  40264c:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  40264e:	4809      	ldr	r0, [pc, #36]	; (402674 <configure_adc+0x64>)
  402650:	4b0e      	ldr	r3, [pc, #56]	; (40268c <configure_adc+0x7c>)
  402652:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402654:	201d      	movs	r0, #29
  402656:	4b0e      	ldr	r3, [pc, #56]	; (402690 <configure_adc+0x80>)
  402658:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  40265a:	4806      	ldr	r0, [pc, #24]	; (402674 <configure_adc+0x64>)
  40265c:	4b0d      	ldr	r3, [pc, #52]	; (402694 <configure_adc+0x84>)
  40265e:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  402660:	4804      	ldr	r0, [pc, #16]	; (402674 <configure_adc+0x64>)
  402662:	2120      	movs	r1, #32
  402664:	4b0c      	ldr	r3, [pc, #48]	; (402698 <configure_adc+0x88>)
  402666:	4798      	blx	r3
}
  402668:	bd98      	pop	{r3, r4, r7, pc}
  40266a:	bf00      	nop
  40266c:	00401fa9 	.word	0x00401fa9
  402670:	0040246d 	.word	0x0040246d
  402674:	40038000 	.word	0x40038000
  402678:	0061a800 	.word	0x0061a800
  40267c:	00400129 	.word	0x00400129
  402680:	004001bd 	.word	0x004001bd
  402684:	0040018d 	.word	0x0040018d
  402688:	00400215 	.word	0x00400215
  40268c:	0040029d 	.word	0x0040029d
  402690:	00402359 	.word	0x00402359
  402694:	004001fd 	.word	0x004001fd
  402698:	00400269 	.word	0x00400269

0040269c <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  40269c:	b580      	push	{r7, lr}
  40269e:	af00      	add	r7, sp, #0
	sysclk_init();
  4026a0:	4b0e      	ldr	r3, [pc, #56]	; (4026dc <main+0x40>)
  4026a2:	4798      	blx	r3
	board_init();
  4026a4:	4b0e      	ldr	r3, [pc, #56]	; (4026e0 <main+0x44>)
  4026a6:	4798      	blx	r3

	configure_lcd();
  4026a8:	4b0e      	ldr	r3, [pc, #56]	; (4026e4 <main+0x48>)
  4026aa:	4798      	blx	r3
	configure_botao();
  4026ac:	4b0e      	ldr	r3, [pc, #56]	; (4026e8 <main+0x4c>)
  4026ae:	4798      	blx	r3
	configure_adc();
  4026b0:	4b0e      	ldr	r3, [pc, #56]	; (4026ec <main+0x50>)
  4026b2:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  4026b4:	2000      	movs	r0, #0
  4026b6:	4b0e      	ldr	r3, [pc, #56]	; (4026f0 <main+0x54>)
  4026b8:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  4026ba:	200a      	movs	r0, #10
  4026bc:	2114      	movs	r1, #20
  4026be:	4a0d      	ldr	r2, [pc, #52]	; (4026f4 <main+0x58>)
  4026c0:	4b0d      	ldr	r3, [pc, #52]	; (4026f8 <main+0x5c>)
  4026c2:	4798      	blx	r3
	ili93xx_draw_string(10, 60, (uint8_t *)"RESISTENCIA");
  4026c4:	200a      	movs	r0, #10
  4026c6:	213c      	movs	r1, #60	; 0x3c
  4026c8:	4a0c      	ldr	r2, [pc, #48]	; (4026fc <main+0x60>)
  4026ca:	4b0b      	ldr	r3, [pc, #44]	; (4026f8 <main+0x5c>)
  4026cc:	4798      	blx	r3
	ili93xx_draw_circle(120, 175, 50);
  4026ce:	2078      	movs	r0, #120	; 0x78
  4026d0:	21af      	movs	r1, #175	; 0xaf
  4026d2:	2232      	movs	r2, #50	; 0x32
  4026d4:	4b0a      	ldr	r3, [pc, #40]	; (402700 <main+0x64>)
  4026d6:	4798      	blx	r3

	while (1) {
	}
  4026d8:	e7fe      	b.n	4026d8 <main+0x3c>
  4026da:	bf00      	nop
  4026dc:	0040059d 	.word	0x0040059d
  4026e0:	00400641 	.word	0x00400641
  4026e4:	004024dd 	.word	0x004024dd
  4026e8:	004025a1 	.word	0x004025a1
  4026ec:	00402611 	.word	0x00402611
  4026f0:	00400ff1 	.word	0x00400ff1
  4026f4:	00402fc4 	.word	0x00402fc4
  4026f8:	004014a9 	.word	0x004014a9
  4026fc:	00402fd0 	.word	0x00402fd0
  402700:	004012c5 	.word	0x004012c5

00402704 <__libc_init_array>:
  402704:	b570      	push	{r4, r5, r6, lr}
  402706:	4e0f      	ldr	r6, [pc, #60]	; (402744 <__libc_init_array+0x40>)
  402708:	4d0f      	ldr	r5, [pc, #60]	; (402748 <__libc_init_array+0x44>)
  40270a:	1b76      	subs	r6, r6, r5
  40270c:	10b6      	asrs	r6, r6, #2
  40270e:	bf18      	it	ne
  402710:	2400      	movne	r4, #0
  402712:	d005      	beq.n	402720 <__libc_init_array+0x1c>
  402714:	3401      	adds	r4, #1
  402716:	f855 3b04 	ldr.w	r3, [r5], #4
  40271a:	4798      	blx	r3
  40271c:	42a6      	cmp	r6, r4
  40271e:	d1f9      	bne.n	402714 <__libc_init_array+0x10>
  402720:	4e0a      	ldr	r6, [pc, #40]	; (40274c <__libc_init_array+0x48>)
  402722:	4d0b      	ldr	r5, [pc, #44]	; (402750 <__libc_init_array+0x4c>)
  402724:	1b76      	subs	r6, r6, r5
  402726:	f000 fc5d 	bl	402fe4 <_init>
  40272a:	10b6      	asrs	r6, r6, #2
  40272c:	bf18      	it	ne
  40272e:	2400      	movne	r4, #0
  402730:	d006      	beq.n	402740 <__libc_init_array+0x3c>
  402732:	3401      	adds	r4, #1
  402734:	f855 3b04 	ldr.w	r3, [r5], #4
  402738:	4798      	blx	r3
  40273a:	42a6      	cmp	r6, r4
  40273c:	d1f9      	bne.n	402732 <__libc_init_array+0x2e>
  40273e:	bd70      	pop	{r4, r5, r6, pc}
  402740:	bd70      	pop	{r4, r5, r6, pc}
  402742:	bf00      	nop
  402744:	00402ff0 	.word	0x00402ff0
  402748:	00402ff0 	.word	0x00402ff0
  40274c:	00402ff8 	.word	0x00402ff8
  402750:	00402ff0 	.word	0x00402ff0

00402754 <register_fini>:
  402754:	4b02      	ldr	r3, [pc, #8]	; (402760 <register_fini+0xc>)
  402756:	b113      	cbz	r3, 40275e <register_fini+0xa>
  402758:	4802      	ldr	r0, [pc, #8]	; (402764 <register_fini+0x10>)
  40275a:	f000 b805 	b.w	402768 <atexit>
  40275e:	4770      	bx	lr
  402760:	00000000 	.word	0x00000000
  402764:	00402775 	.word	0x00402775

00402768 <atexit>:
  402768:	4601      	mov	r1, r0
  40276a:	2000      	movs	r0, #0
  40276c:	4602      	mov	r2, r0
  40276e:	4603      	mov	r3, r0
  402770:	f000 b816 	b.w	4027a0 <__register_exitproc>

00402774 <__libc_fini_array>:
  402774:	b538      	push	{r3, r4, r5, lr}
  402776:	4b08      	ldr	r3, [pc, #32]	; (402798 <__libc_fini_array+0x24>)
  402778:	4d08      	ldr	r5, [pc, #32]	; (40279c <__libc_fini_array+0x28>)
  40277a:	1aed      	subs	r5, r5, r3
  40277c:	10ac      	asrs	r4, r5, #2
  40277e:	bf18      	it	ne
  402780:	18ed      	addne	r5, r5, r3
  402782:	d005      	beq.n	402790 <__libc_fini_array+0x1c>
  402784:	3c01      	subs	r4, #1
  402786:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40278a:	4798      	blx	r3
  40278c:	2c00      	cmp	r4, #0
  40278e:	d1f9      	bne.n	402784 <__libc_fini_array+0x10>
  402790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402794:	f000 bc30 	b.w	402ff8 <_fini>
  402798:	00403004 	.word	0x00403004
  40279c:	00403008 	.word	0x00403008

004027a0 <__register_exitproc>:
  4027a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4027a4:	4c25      	ldr	r4, [pc, #148]	; (40283c <__register_exitproc+0x9c>)
  4027a6:	6825      	ldr	r5, [r4, #0]
  4027a8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4027ac:	4606      	mov	r6, r0
  4027ae:	4688      	mov	r8, r1
  4027b0:	4692      	mov	sl, r2
  4027b2:	4699      	mov	r9, r3
  4027b4:	b3cc      	cbz	r4, 40282a <__register_exitproc+0x8a>
  4027b6:	6860      	ldr	r0, [r4, #4]
  4027b8:	281f      	cmp	r0, #31
  4027ba:	dc18      	bgt.n	4027ee <__register_exitproc+0x4e>
  4027bc:	1c43      	adds	r3, r0, #1
  4027be:	b17e      	cbz	r6, 4027e0 <__register_exitproc+0x40>
  4027c0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4027c4:	2101      	movs	r1, #1
  4027c6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4027ca:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4027ce:	fa01 f200 	lsl.w	r2, r1, r0
  4027d2:	4317      	orrs	r7, r2
  4027d4:	2e02      	cmp	r6, #2
  4027d6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4027da:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4027de:	d01e      	beq.n	40281e <__register_exitproc+0x7e>
  4027e0:	3002      	adds	r0, #2
  4027e2:	6063      	str	r3, [r4, #4]
  4027e4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4027e8:	2000      	movs	r0, #0
  4027ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027ee:	4b14      	ldr	r3, [pc, #80]	; (402840 <__register_exitproc+0xa0>)
  4027f0:	b303      	cbz	r3, 402834 <__register_exitproc+0x94>
  4027f2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4027f6:	f3af 8000 	nop.w
  4027fa:	4604      	mov	r4, r0
  4027fc:	b1d0      	cbz	r0, 402834 <__register_exitproc+0x94>
  4027fe:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402802:	2700      	movs	r7, #0
  402804:	e880 0088 	stmia.w	r0, {r3, r7}
  402808:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40280c:	4638      	mov	r0, r7
  40280e:	2301      	movs	r3, #1
  402810:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402814:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402818:	2e00      	cmp	r6, #0
  40281a:	d0e1      	beq.n	4027e0 <__register_exitproc+0x40>
  40281c:	e7d0      	b.n	4027c0 <__register_exitproc+0x20>
  40281e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402822:	430a      	orrs	r2, r1
  402824:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402828:	e7da      	b.n	4027e0 <__register_exitproc+0x40>
  40282a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40282e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402832:	e7c0      	b.n	4027b6 <__register_exitproc+0x16>
  402834:	f04f 30ff 	mov.w	r0, #4294967295
  402838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40283c:	00402fe0 	.word	0x00402fe0
  402840:	00000000 	.word	0x00000000

00402844 <p_uc_charset10x14>:
	...
  402860:	ccffccff 00000000 00000000 00000000     ................
  402870:	00f000f0 00000000 00f000f0 00000000     ................
  402880:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  402890:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  4028a0:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  4028b0:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  4028c0:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  4028d0:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  4028e8:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  4028f8:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  402908:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  402918:	c0078003 600ce00e 00030003 00030003     .......`........
  402928:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  402938:	7000f800 00000000 00000000 00000000     ...p............
  402948:	00030003 00030003 00030003 00030003     ................
  402958:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  402970:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  402980:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  402990:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  4029a0:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  4029b0:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  4029c0:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  4029d0:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  4029e0:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  4029f0:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  402a00:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  402a10:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  402a20:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  402a30:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  402a40:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  402a50:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  402a60:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  402a70:	00000000 00030000 c00f8007 7038e01c     ..............8p
  402a80:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  402a90:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  402aa0:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  402ab0:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  402ac0:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  402ad0:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  402ae0:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  402af0:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  402b00:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  402b10:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  402b20:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  402b30:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  402b40:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  402b50:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  402b60:	f033f873 fcfffcff 00030003 00030003     s.3.............
  402b70:	00030003 fcfffcff 00000000 0cc00cc0     ................
  402b80:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  402b90:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  402ba0:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  402bb0:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  402bc0:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  402bd0:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  402be0:	000e001c 80030007 e000c001 fcfffcff     ................
  402bf0:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  402c00:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  402c10:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  402c20:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  402c30:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  402c40:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  402c50:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  402c60:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  402c70:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  402c80:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  402c90:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  402ca0:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  402cb0:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  402cc0:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  402cd0:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  402ce0:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  402cf0:	00000000 00300030 000c000c 00030003     ....0.0.........
  402d00:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  402d10:	fcff0cc0 0000fcff 00000000 001c000c     ................
  402d20:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  402d30:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  402d40:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  402d50:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  402d60:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  402d70:	0c030c03 0c030c03 9c030c03 f000f801     ................
  402d80:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  402d90:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  402da0:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  402db0:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  402dc0:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  402dd0:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  402de0:	f007f80f fcfffcff 00030003 00030003     ................
  402df0:	fc018003 0000fc00 00000000 00000000     ................
  402e00:	fc1bfc1b 00000000 00000000 30000000     ...............0
  402e10:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  402e20:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  402e30:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  402e40:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  402e50:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  402e60:	00070003 000c000e 000e000c fc03fc07     ................
  402e70:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  402e80:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  402e90:	c00fc00c 00038007 80070003 c00cc00f     ................
  402ea0:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  402eb0:	00078003 000c000e 000e000c 00030007     ................
  402ec0:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  402ed0:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  402ee0:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  402ef0:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  402f00:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  402f10:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  402f20:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  402f30:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  402f40:	f001f801 00078003 000c000e 1c0c0c0c     ................
  402f50:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  402f60:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  402f70:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  402f80:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  402f90:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  402fa0:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  402fb0:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  402fc0:	fcfffcff 2d203431 43444120 00000000     ....14 - ADC....
  402fd0:	49534552 4e455453 00414943 00000043     RESISTENCIA.C...

00402fe0 <_global_impure_ptr>:
  402fe0:	20000010                                ... 

00402fe4 <_init>:
  402fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402fe6:	bf00      	nop
  402fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402fea:	bc08      	pop	{r3}
  402fec:	469e      	mov	lr, r3
  402fee:	4770      	bx	lr

00402ff0 <__init_array_start>:
  402ff0:	00402755 	.word	0x00402755

00402ff4 <__frame_dummy_init_array_entry>:
  402ff4:	004000f1                                ..@.

00402ff8 <_fini>:
  402ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402ffa:	bf00      	nop
  402ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402ffe:	bc08      	pop	{r3}
  403000:	469e      	mov	lr, r3
  403002:	4770      	bx	lr

00403004 <__fini_array_start>:
  403004:	004000cd 	.word	0x004000cd
