# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing --trace --build --coverage -f ./../SubModule/COMP_UNIT/COMP_28BIT/flist.f -I./../SubModule/COMP_UNIT/COMP_28BIT -Wno-fatal -Wno-lint -Wno-style -Wno-width --Mdir ./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir --trace --o Vtb_COMP_28bit"
T      6522  3415172  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit.cpp"
T      4167  3415170  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit.h"
T      1794  3415213  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit.mk"
T      1573  3415177  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_COMP_4bit.h"
T     61167  3415206  1762172916   589867304  1762172916   589867304 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_COMP_4bit__DepSet_h1c55a325__0.cpp"
T      5942  3415205  1762172916   588867359  1762172916   588867359 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_COMP_4bit__DepSet_h1c55a325__0__Slow.cpp"
T      1380  3415204  1762172916   588867359  1762172916   588867359 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_COMP_4bit__DepSet_h9dbc9d83__0__Slow.cpp"
T      1577  3415203  1762172916   588867359  1762172916   588867359 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_COMP_4bit__Slow.cpp"
T      3753  3415160  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__Syms.cpp"
T      2166  3415169  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__Syms.h"
T       320  3415208  1762172916   589867304  1762172916   589867304 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__TraceDecls__0__Slow.cpp"
T     12323  3415209  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__Trace__0.cpp"
T     42425  3415207  1762172916   589867304  1762172916   589867304 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__Trace__0__Slow.cpp"
T      3739  3415176  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root.h"
T      6326  3415202  1762172916   588867359  1762172916   588867359 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root__DepSet_h24ee8694__0.cpp"
T      8328  3415181  1762172916   587867413  1762172916   587867413 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root__DepSet_h24ee8694__0__Slow.cpp"
T     44474  3415182  1762172916   587867413  1762172916   587867413 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root__DepSet_hdf226333__0.cpp"
T     61756  3415180  1762172916   587867413  1762172916   587867413 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root__DepSet_hdf226333__0__Slow.cpp"
T      1619  3415178  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit___024root__Slow.cpp"
T      1202  3415210  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__main.cpp"
T       734  3415175  1762172916   586867468  1762172916   586867468 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__pch.h"
T      2593  3415214  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__ver.d"
T         0        0  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit__verFiles.dat"
T      2075  3415211  1762172916   590867250  1762172916   590867250 "./../SubModule/COMP_UNIT/COMP_28BIT/Verilator/obj_dir/Vtb_COMP_28bit_classes.mk"
S       361  3414927  1762172760   576350183  1762172760   576350183 "./../SubModule/COMP_UNIT/COMP_28BIT/flist.f"
S      2309  3413104  1762172879   682928130  1762172879   682928130 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv"
S       546  3413101  1761871637   763343742  1761871637   763343742 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv"
S       676  3413102  1761871637   782343533  1761871637   782343533 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv"
S      2549  3414928  1762172082   920022628  1762172082   920022628 "/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/SubModule/COMP_UNIT/COMP_28BIT/tb_COMP_28bit.sv"
S  15522432 12747919  1754558099   685719083  1754558099   685719083 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 12747973  1754558099   784710520  1754558099   784710520 "/usr/local/share/verilator/include/verilated_std.sv"
