# do de1Top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /media/saad/Softs/laltera/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlib soc_simple_de1
# ** Warning: (vlib-34) Library already exists at "soc_simple_de1".
# vmap soc_simple_de1 soc_simple_de1
# Modifying /media/saad/Softs/laltera/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(2003): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Red_LEDs
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Red_LEDs
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Green_LEDs
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Green_LEDs
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v(584): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_JTAG_UART
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_RAM
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_RAM
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v(556): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/verilog {/home/saad/trashcan/risac/de1/verilog/de1Top.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module de1Top
# -- Compiling module tb
# ** Warning: /home/saad/trashcan/risac/de1/verilog/de1Top.v(51): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/ip {/home/saad/trashcan/risac/de1/ip/system_pll.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module system_pll
# ** Warning: /home/saad/trashcan/risac/de1/ip/system_pll.v(310): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	system_pll
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_pipeline_base
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v(143): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_mux_001
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_mux_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_demux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_mux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_mux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux_001
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_001_default_decode
# -- Compiling module soc_simple_de1_id_router_001
# 
# Top level modules:
# 	soc_simple_de1_id_router_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_default_decode
# -- Compiling module soc_simple_de1_id_router
# 
# Top level modules:
# 	soc_simple_de1_id_router
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_001_default_decode
# -- Compiling module soc_simple_de1_addr_router_001
# 
# Top level modules:
# 	soc_simple_de1_addr_router_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_default_decode
# -- Compiling module soc_simple_de1_addr_router
# 
# Top level modules:
# 	soc_simple_de1_addr_router
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# 
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/verilog {/home/saad/trashcan/risac/de1/verilog/de1Top.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module de1Top
# -- Compiling module tb
# ** Warning: /home/saad/trashcan/risac/de1/verilog/de1Top.v(51): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_pipeline_base
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v(143): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v(556): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_default_decode
# -- Compiling module soc_simple_de1_addr_router
# 
# Top level modules:
# 	soc_simple_de1_addr_router
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_001_default_decode
# -- Compiling module soc_simple_de1_addr_router_001
# 
# Top level modules:
# 	soc_simple_de1_addr_router_001
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux_001
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux_001
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_mux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_mux
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Green_LEDs
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Green_LEDs
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_default_decode
# -- Compiling module soc_simple_de1_id_router
# 
# Top level modules:
# 	soc_simple_de1_id_router
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_001_default_decode
# -- Compiling module soc_simple_de1_id_router_001
# 
# Top level modules:
# 	soc_simple_de1_id_router_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v(584): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_JTAG_UART
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_RAM
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_RAM
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Red_LEDs
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Red_LEDs
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_mux_001
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_mux_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(2003): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L soc_simple_de1 -voptargs="+acc"  tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L soc_simple_de1 -voptargs=\"+acc\" -t 1ps tb 
# Loading work.tb
# Loading work.de1Top
# Loading work.system_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.soc_simple_de1
# Loading work.risac_avalon
# Loading work.risac
# Loading work.soc_simple_de1_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.soc_simple_de1_JTAG_UART
# Loading work.soc_simple_de1_JTAG_UART_scfifo_w
# Loading work.soc_simple_de1_JTAG_UART_sim_scfifo_w
# Loading work.soc_simple_de1_JTAG_UART_scfifo_r
# Loading work.soc_simple_de1_JTAG_UART_sim_scfifo_r
# Loading work.soc_simple_de1_Green_LEDs
# Loading work.soc_simple_de1_Red_LEDs
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.altera_reset_controller
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# Loading work.altera_avalon_st_pipeline_base
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              3910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              4910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              5910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              6910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              7910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              8910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              9910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             10910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             11910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             12910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             13910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             14910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             15910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             16910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             17910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             18910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             19910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             20910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             21910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             22910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             23910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             24910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             25910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             26910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             27910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             28910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             29910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             30910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             31910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             32910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             33910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             34910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             35910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             36910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             37910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             38910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             39910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             40910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             41910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             42910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             43910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             44910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             45910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             46910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             47910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             48910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             49910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             50910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             51910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             52910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             53910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             54910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             55910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             56910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             57910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             58910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             59910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             60910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             61910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             62910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             63910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             64910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             65910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             66910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             67910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68010000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68110000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68510000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68610000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#             68810000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
do wave.do
restart
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
add wave -position 9  sim:/tb/uut/u0/rv32i_core/wr_negedge
restart
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules -O0 /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
restart
# Loading work.risac_avalon
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules -O0 /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
restart
# Loading work.risac_avalon
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/saad/trashcan/risac/de1/simulation/modelsim/wave.do
add wave -position end  sim:/tb/uut/u0/rv32i_core/u_risac/rdWeEx
add wave -position end  sim:/tb/uut/u0/rv32i_core/u_risac/validEx
add wave -position end  sim:/tb/uut/u0/rv32i_core/u_risac/rdEx
add wave -position end  sim:/tb/uut/u0/rv32i_core/u_risac/exRes
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/saad/trashcan/risac/de1/simulation/modelsim/wave.do
restart
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(389): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               210000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
run
#               310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
run
#               410000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/saad/trashcan/risac/de1/simulation/modelsim/wave.do
do de1Top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /media/saad/Softs/laltera/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlib soc_simple_de1
# ** Warning: (vlib-34) Library already exists at "soc_simple_de1".
# vmap soc_simple_de1 soc_simple_de1
# Modifying /media/saad/Softs/laltera/13.0sub/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(2373): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Red_LEDs
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Red_LEDs
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Green_LEDs
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Green_LEDs
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v(584): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_JTAG_UART
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_RAM
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_RAM
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v(556): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/verilog {/home/saad/trashcan/risac/de1/verilog/de1Top.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module de1Top
# -- Compiling module tb
# ** Warning: /home/saad/trashcan/risac/de1/verilog/de1Top.v(51): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/ip {/home/saad/trashcan/risac/de1/ip/system_pll.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module system_pll
# ** Warning: /home/saad/trashcan/risac/de1/ip/system_pll.v(310): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	system_pll
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# vlog -vlog01compat -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_pipeline_base
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v(143): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_mux_001
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_mux_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_demux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_mux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_mux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux_001
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_001_default_decode
# -- Compiling module soc_simple_de1_id_router_001
# 
# Top level modules:
# 	soc_simple_de1_id_router_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_default_decode
# -- Compiling module soc_simple_de1_id_router
# 
# Top level modules:
# 	soc_simple_de1_id_router
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_001_default_decode
# -- Compiling module soc_simple_de1_addr_router_001
# 
# Top level modules:
# 	soc_simple_de1_addr_router_001
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_default_decode
# -- Compiling module soc_simple_de1_addr_router
# 
# Top level modules:
# 	soc_simple_de1_addr_router
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work soc_simple_de1 +incdir+/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# 
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/verilog {/home/saad/trashcan/risac/de1/verilog/de1Top.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module de1Top
# -- Compiling module tb
# ** Warning: /home/saad/trashcan/risac/de1/verilog/de1Top.v(51): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_sc_fifo
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_sc_fifo.v(878): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_avalon_st_pipeline_base
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_base.v(143): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_arbitrator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_master_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_merlin_slave_translator.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_controller
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.v(111): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module altera_reset_synchronizer
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v(88): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v(556): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module risac_avalon
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/risac_avalon.v(73): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	risac_avalon
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_default_decode
# -- Compiling module soc_simple_de1_addr_router
# 
# Top level modules:
# 	soc_simple_de1_addr_router
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_addr_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_addr_router_001_default_decode
# -- Compiling module soc_simple_de1_addr_router_001
# 
# Top level modules:
# 	soc_simple_de1_addr_router_001
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_demux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_demux_001
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_demux_001
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_cmd_xbar_mux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_cmd_xbar_mux
# 
# Top level modules:
# 	soc_simple_de1_cmd_xbar_mux
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Green_LEDs
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Green_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Green_LEDs
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_default_decode
# -- Compiling module soc_simple_de1_id_router
# 
# Top level modules:
# 	soc_simple_de1_id_router
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_id_router_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_id_router_001_default_decode
# -- Compiling module soc_simple_de1_id_router_001
# 
# Top level modules:
# 	soc_simple_de1_id_router_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_w
# -- Compiling module soc_simple_de1_JTAG_UART_sim_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART_scfifo_r
# -- Compiling module soc_simple_de1_JTAG_UART
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_JTAG_UART.v(584): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_JTAG_UART
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_RAM
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(82): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_RAM
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1_Red_LEDs
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_Red_LEDs.v(67): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1_Red_LEDs
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_demux.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_demux
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_demux
# vlog -sv -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_rsp_xbar_mux_001.sv}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module soc_simple_de1_rsp_xbar_mux_001
# 
# Top level modules:
# 	soc_simple_de1_rsp_xbar_mux_001
# vlog -vlog01compat -work work +incdir+/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis {/home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v}
# ** Note: (vlog-1901) OptionFile "/home/saad/csu_extend_tfsp/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module soc_simple_de1
# ** Warning: /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(2373): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	soc_simple_de1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L soc_simple_de1 -voptargs="+acc"  tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -L soc_simple_de1 -voptargs=\"+acc\" -t 1ps tb 
# Loading work.tb
# Loading work.de1Top
# Loading work.system_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.soc_simple_de1
# Loading work.risac_avalon
# Loading work.risac
# Loading work.soc_simple_de1_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.soc_simple_de1_JTAG_UART
# Loading work.soc_simple_de1_JTAG_UART_scfifo_w
# Loading work.soc_simple_de1_JTAG_UART_sim_scfifo_w
# Loading work.soc_simple_de1_JTAG_UART_scfifo_r
# Loading work.soc_simple_de1_JTAG_UART_sim_scfifo_r
# Loading work.soc_simple_de1_Green_LEDs
# Loading work.soc_simple_de1_Red_LEDs
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.altera_reset_controller
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# Loading work.altera_avalon_st_pipeline_base
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#               250000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               390000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000008 --> 00000008
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               530000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000010 --> 00000010
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               710000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000014 --> 00000014
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#               850000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000018 --> 00000018
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1030000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      0000001c --> 0000001c
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1170000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000020 --> 00000020
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1310000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000024 --> 00000024
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1490000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000028 --> 00000028
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1630000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      0000002c --> 0000002c
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1770000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000030 --> 00000030
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              1910000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000034 --> 00000034
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2050000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      xxxxxxxx --> xxxxxxxx
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
#              2190000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      xxxxxxxx --> xxxxxxxx
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
do wave.do
restart
# Loading sv_std.std
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.soc_simple_de1_addr_router
# Loading work.soc_simple_de1_addr_router_default_decode
# Loading work.soc_simple_de1_addr_router_001
# Loading work.soc_simple_de1_addr_router_001_default_decode
# Loading work.soc_simple_de1_id_router
# Loading work.soc_simple_de1_id_router_default_decode
# Loading work.soc_simple_de1_id_router_001
# Loading work.soc_simple_de1_id_router_001_default_decode
# Loading work.soc_simple_de1_cmd_xbar_demux
# Loading work.soc_simple_de1_cmd_xbar_demux_001
# Loading work.soc_simple_de1_cmd_xbar_mux
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.soc_simple_de1_rsp_xbar_demux
# Loading work.soc_simple_de1_rsp_xbar_mux_001
# Loading work.altera_avalon_st_pipeline_stage
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Too few port connections. Expected 23, found 7.
#         Region: /tb/uut/u0/ram/the_altsyncram
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/submodules/soc_simple_de1_RAM.v(62): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Too few port connections. Expected 12, found 10.
#         Region: /tb/uut/u0/jtag_uart
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/saad/trashcan/risac/de1/../qsys_systems/soc_simple_de1/synthesis/soc_simple_de1.v(449): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 39 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
#  Note : Cyclone II PLL was reset
# Time: 60000  Instance: tb.uut.system_pll_inst.altpll_component.stratixii_pll.pll1
run
run
#               250000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000000 --> 00000000
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
run
#               390000: tb.uut.u0.rv32i_core_instruction_master_translator: Error: Input controls/data changed while av_waitrequest is asserted.
# av_address      00000008 --> 00000008
# av_byteenable   f --> f
# av_burstcount   1 --> 1
# av_writedata    00000000 --> 00000000
# av_writeresponserequest 0 --> 0
# av_write        0 --> 0
# av_read         1 --> 0
# av_lock         0 --> 0
# av_chipselect   0 --> 0
# av_debugaccess  0 --> 0 
