#include <stdint.h>
#include <string.h>
#include <limits.h>
#include <encoding.h>

#define uint64_t __uint64_t
#define CPU_FREQ_HZ 50000000ULL
#define asm __asm__
#define BARE_ALIGN __attribute__((aligned(4096)))

// Sized against the 32 KiB 8-way D-cache. The 40 KiB working set cannot be
// held, so the streaming phases keep missing, and SP_STRIDE is one 16-byte
// line so every access misses rather than one in four.
#define SP_VEC 512
#define SP_STREAM 8192
#define SP_STRIDE 4
#define SP_MM_N 8

#define SP_FP_REPS 2
#define SP_MM_REPS 2
#define SP_BR_REPS 8
#define SP_ST_REPS 2

BARE_ALIGN static double fp_x[SP_VEC];
static double fp_y[SP_VEC];
static int stream[SP_STREAM];
static int mm_a[SP_MM_N][SP_MM_N];
static int mm_b[SP_MM_N][SP_MM_N];
static volatile int mm_c[SP_MM_N][SP_MM_N];

typedef int (*fn_t)(int);

static fn_t fn_table[8];

static int fn_0(int v) { return v + 1; }
static int fn_1(int v) { return v + 2; }
static int fn_2(int v) { return v ^ 3; }
static int fn_3(int v) { return v - 1; }
static int fn_4(int v) { return v + 5; }
static int fn_5(int v) { return v ^ 6; }
static int fn_6(int v) { return v - 3; }
static int fn_7(int v) { return v + 8; }

static int leaf_fn(int v) { return v + 1; }
static int nest_3(int v) { return leaf_fn(v) + 1; }
static int nest_2(int v) { return nest_3(v) + 1; }
static int nest_1(int v) { return nest_2(v) + 1; }

void configure_pmu()
{
    asm volatile("csrw 0x320, %0" ::"r"(-1));

    // Configure PMU to count specific events
    write_csr(mhpmevent3, 1);  // ID 1:  L1 I-Cache Misses
    write_csr(mhpmevent4, 2);  // ID 2:  L1 D-Cache Misses
    write_csr(mhpmevent5, 16); // ID 16: L1 I-Cache Access
    write_csr(mhpmevent6, 17); // ID 17: L1 D-Cache Access
    write_csr(mhpmevent7, 9);  // ID 9:  Branch Instr
    write_csr(mhpmevent8, 10); // ID 10: Branch Mispredict + Unpredicted

    asm volatile("li t0, -1");
    asm volatile("csrw mcounteren, t0");
    asm volatile("csrw 0x320, zero");
}

int main()
{
    configure_pmu();

    // Initial read of performance counters
    uint64_t start_cyc = read_csr(mcycle);
    uint64_t start_ins = read_csr(minstret);
    uint64_t start_hpm3 = read_csr(mhpmcounter3);
    uint64_t start_hpm4 = read_csr(mhpmcounter4);
    uint64_t start_hpm5 = read_csr(mhpmcounter5);
    uint64_t start_hpm6 = read_csr(mhpmcounter6);
    uint64_t start_hpm7 = read_csr(mhpmcounter7);
    uint64_t start_hpm8 = read_csr(mhpmcounter8);

    // MAIN PROGRAM
    __asm__ volatile("j 1770f; .balign 4096; 1770:" ::: "memory");
    unsigned int rs = 2463534242u;
    int acc = 0;
    double fp_acc = 0.0;

    fn_table[0] = fn_0;
    fn_table[1] = fn_1;
    fn_table[2] = fn_2;
    fn_table[3] = fn_3;
    fn_table[4] = fn_4;
    fn_table[5] = fn_5;
    fn_table[6] = fn_6;
    fn_table[7] = fn_7;

    // Phase 1: initialisation. Every array is touched once, so this is the
    // cold miss phase, and the integer to double conversions exercise the
    // fpnew CONV group (LAT_CONV = 2) which no earlier kernel reached
    for (int i = 0; i < SP_VEC; i++)
    {
        fp_x[i] = (double)(i & 63) + 1.0;
        fp_y[i] = (double)(i & 31) + 2.0;
    }

    for (int i = 0; i < SP_STREAM; i += SP_STRIDE)
    {
        stream[i] = (i * 7) & 0xff;
    }

    for (int i = 0; i < SP_MM_N; i++)
    {
        for (int j = 0; j < SP_MM_N; j++)
        {
            mm_a[i][j] = (i * 7 + j * 3) & 0xff;
            mm_b[i][j] = (i * 5 + j * 11) & 0xff;
        }
    }

    // Phase 2: floating point vector update, the daxpy shape. Exercises the
    // fpnew ADDMUL group at LAT_COMP_FP64 = 3 and streams two arrays past the
    // D-cache, so it also leans on the miss penalty and the memory latency
    for (int rep = 0; rep < SP_FP_REPS; rep++)
    {
        double a = 2.5;
        for (int i = 0; i < SP_VEC; i++)
        {
            fp_y[i] = a * fp_x[i] + fp_y[i];
        }
    }

    // Phase 3: integer matrix multiply. Exercises the one cycle multiplier and
    // a working set small enough to hit, so the D-cache hit path and the stack
    // store-to-load collisions dominate here rather than the miss path
    for (int rep = 0; rep < SP_MM_REPS; rep++)
    {
        for (int i = 0; i < SP_MM_N; i++)
        {
            for (int j = 0; j < SP_MM_N; j++)
            {
                int sum = 0;
                for (int k = 0; k < SP_MM_N; k++)
                {
                    sum += mm_a[i][k] * mm_b[k][j];
                }
                mm_c[i][j] = sum;
            }
        }
    }

    // Phase 4a: well predicted loops. The BHT counters saturate and stay
    // saturated, so this is the branch accuracy baseline
    for (int rep = 0; rep < SP_BR_REPS; rep++)
    {
        for (int i = 0; i < 64; i++)
        {
            acc += (i & 3);
        }
    }

    // Phase 4b: data dependent conditionals. The xorshift bits are near
    // random, so each if is about half taken and the counters thrash. Inline,
    // so this phase makes no call and leaves the RAS alone.
    for (int rep = 0; rep < SP_BR_REPS; rep++)
    {
        for (int i = 0; i < 64; i++)
        {
            rs ^= rs << 13;
            rs ^= rs >> 17;
            rs ^= rs << 5;

            if (rs & 1u)
                acc += 3;
            else
                acc -= 1;

            if (rs & 2u)
                acc ^= 5;

            if (rs & 4u)
                acc += 7;
            else
                acc -= 2;
        }
    }

    // Phase 4c: indirect calls. One call site whose target rotates over eight
    // functions, so the BTB entry for that PC is overwritten constantly
    for (int rep = 0; rep < SP_BR_REPS; rep++)
    {
        for (int i = 0; i < 32; i++)
        {
            rs ^= rs << 13;
            rs ^= rs >> 17;
            rs ^= rs << 5;

            acc = fn_table[rs & 7u](acc);
        }
    }

    // Phase 4d: call nesting four deep against the depth 2 RAS, so the two
    // inner returns mispredict and the two outer ones hit
    for (int rep = 0; rep < SP_BR_REPS; rep++)
    {
        for (int i = 0; i < 32; i++)
        {
            acc += nest_1(i);
        }
    }

    // Phase 5: strided streaming read, a 32 KiB array walked one line at a
    // time so every access misses. The clearest test of the miss penalty, the
    // victim policy, and MinorCPU's single outstanding miss.
    for (int rep = 0; rep < SP_ST_REPS; rep++)
    {
        for (int i = 0; i < SP_STREAM; i += SP_STRIDE)
        {
            acc += stream[i];
        }
    }

    // Phase 6: everything at once. Unpredictable branches selecting between
    // floating point paths, an integer multiply, and a strided load, so no
    // single mechanism is isolated and the phases interact
    for (int i = 0; i < SP_VEC; i++)
    {
        rs ^= rs << 13;
        rs ^= rs >> 17;
        rs ^= rs << 5;

        if (rs & 1u)
            fp_acc += fp_y[i] * 0.5;
        else
            fp_acc -= fp_x[i];

        acc += stream[(i * SP_STRIDE) & (SP_STREAM - 1)] * (int)(i & 7u);
    }

    static volatile int sink;
    static volatile double fp_sink;
    sink = acc;
    fp_sink = fp_acc;
    // END OF MAIN PROGRAM

    // Final read of performance counters
    uint64_t end_cyc = read_csr(mcycle);
    uint64_t end_ins = read_csr(minstret);
    uint64_t end_hpm3 = read_csr(mhpmcounter3);
    uint64_t end_hpm4 = read_csr(mhpmcounter4);
    uint64_t end_hpm5 = read_csr(mhpmcounter5);
    uint64_t end_hpm6 = read_csr(mhpmcounter6);
    uint64_t end_hpm7 = read_csr(mhpmcounter7);
    uint64_t end_hpm8 = read_csr(mhpmcounter8);

    // Calculate deltas
    uint64_t d_cyc = end_cyc - start_cyc;
    uint64_t d_ins = end_ins - start_ins;
    uint64_t d_ic_miss = end_hpm3 - start_hpm3;
    uint64_t d_dc_miss = end_hpm4 - start_hpm4;
    uint64_t d_ic_acc = end_hpm5 - start_hpm5;
    uint64_t d_dc_acc = end_hpm6 - start_hpm6;
    uint64_t d_br_inst = end_hpm7 - start_hpm7;
    uint64_t d_br_miss_unp = end_hpm8 - start_hpm8;
    uint64_t time_us = (d_cyc * 1000000) / CPU_FREQ_HZ;

    // Show results by moving them to registers and calling exit
    asm volatile(
        "mv s2, %0 \n\t"  // x18
        "mv s3, %1 \n\t"  // x19
        "mv s4, %2 \n\t"  // x20
        "mv s5, %3 \n\t"  // x21
        "mv s6, %4 \n\t"  // x22
        "mv s7, %5 \n\t"  // x23
        "mv s8, %6 \n\t"  // x24
        "mv s9, %7 \n\t"  // x25
        "mv s10, %8 \n\t" // x26

        "li a0, 0 \n\t"
        "jal    exit\n\t"
        :
        : "r"(d_cyc), "r"(d_ins), "r"(d_ic_miss), "r"(d_dc_miss),
          "r"(d_ic_acc), "r"(d_dc_acc), "r"(d_br_inst), "r"(d_br_miss_unp),
          "r"(time_us)
        : "s2", "s3", "s4", "s5", "s6", "s7", "s8", "s9", "s10", "t0");

    return 0;
}