{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683557045390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683557045390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 11:44:05 2023 " "Processing started: Mon May  8 11:44:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683557045390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683557045390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683557045391 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683557045433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683557046026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683557046595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046596 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683557046601 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683557046601 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout " "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683557046606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683557046606 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683557046609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683557046610 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683557046611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683557046617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683557046769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683557046769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.672 " "Worst-case setup slack is -10.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.672           -4854.566 CLOCK_50  " "  -10.672           -4854.566 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 CLOCK_50  " "    0.443               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.100 " "Worst-case recovery slack is -8.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.100             -16.196 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -8.100             -16.196 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.909              -4.909 KEY\[2\]  " "   -4.909              -4.909 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.898              -4.898 SW\[9\]  " "   -4.898              -4.898 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.691              -4.691 KEY\[1\]  " "   -4.691              -4.691 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.595              -4.595 FPGA_RESET_N  " "   -4.595              -4.595 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.208 " "Worst-case removal slack is 1.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.208               0.000 FPGA_RESET_N  " "    1.208               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 KEY\[1\]  " "    1.388               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 SW\[9\]  " "    1.758               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.782               0.000 KEY\[2\]  " "    1.782               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.331               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    5.331               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.624 " "Worst-case minimum pulse width slack is -0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -1.162 SW\[9\]  " "   -0.624              -1.162 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -587.122 CLOCK_50  " "   -0.538            -587.122 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.538 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -0.538              -1.538 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.921 KEY\[2\]  " "   -0.538              -0.921 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.866 KEY\[1\]  " "   -0.538              -0.866 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.832 FPGA_RESET_N  " "   -0.538              -0.832 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557046791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557046791 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683557046810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683557046853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683557049269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout " "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683557049396 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683557049396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683557049397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683557049427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683557049427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.719 " "Worst-case setup slack is -10.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.719           -4745.737 CLOCK_50  " "  -10.719           -4745.737 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557049428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557049441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.274 " "Worst-case recovery slack is -8.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.274             -16.542 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -8.274             -16.542 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.209              -5.209 SW\[9\]  " "   -5.209              -5.209 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.144              -5.144 KEY\[2\]  " "   -5.144              -5.144 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.929              -4.929 KEY\[1\]  " "   -4.929              -4.929 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.862              -4.862 FPGA_RESET_N  " "   -4.862              -4.862 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557049446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.412 " "Worst-case removal slack is 1.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412               0.000 FPGA_RESET_N  " "    1.412               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533               0.000 KEY\[1\]  " "    1.533               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 SW\[9\]  " "    1.834               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.854               0.000 KEY\[2\]  " "    1.854               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.267               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    5.267               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557049451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.660 " "Worst-case minimum pulse width slack is -0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -1.198 SW\[9\]  " "   -0.660              -1.198 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -519.430 CLOCK_50  " "   -0.538            -519.430 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.542 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -0.538              -1.542 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.929 KEY\[2\]  " "   -0.538              -0.929 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.898 KEY\[1\]  " "   -0.538              -0.898 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.816 FPGA_RESET_N  " "   -0.538              -0.816 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557049453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557049453 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683557049469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683557049658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683557051882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout " "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683557052012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683557052012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683557052013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683557052022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683557052022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.933 " "Worst-case setup slack is -4.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.933           -2229.052 CLOCK_50  " "   -4.933           -2229.052 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 CLOCK_50  " "    0.040               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.674 " "Worst-case recovery slack is -3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674              -7.347 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -3.674              -7.347 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163              -2.163 SW\[9\]  " "   -2.163              -2.163 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848              -1.848 KEY\[2\]  " "   -1.848              -1.848 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752              -1.752 KEY\[1\]  " "   -1.752              -1.752 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -1.723 FPGA_RESET_N  " "   -1.723              -1.723 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 FPGA_RESET_N  " "    0.388               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 KEY\[1\]  " "    0.472               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 KEY\[2\]  " "    0.538               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 SW\[9\]  " "    0.895               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.535               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    2.535               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.731 " "Worst-case minimum pulse width slack is -0.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -1.880 SW\[9\]  " "   -0.731              -1.880 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -1.303 KEY\[1\]  " "   -0.459              -1.303 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -1.228 KEY\[2\]  " "   -0.436              -1.228 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -302.159 CLOCK_50  " "   -0.409            -302.159 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -0.848 FPGA_RESET_N  " "   -0.303              -0.848 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    0.141               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052042 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683557052059 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout " "Cell: div_KEY0\|mux\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683557052269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683557052269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683557052270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683557052284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683557052284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.409 " "Worst-case setup slack is -4.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.409           -1939.398 CLOCK_50  " "   -4.409           -1939.398 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.091 " "Worst-case hold slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.865 CLOCK_50  " "   -0.091              -0.865 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.405 " "Worst-case recovery slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405              -6.810 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "   -3.405              -6.810 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985              -1.985 SW\[9\]  " "   -1.985              -1.985 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625              -1.625 KEY\[2\]  " "   -1.625              -1.625 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550              -1.550 FPGA_RESET_N  " "   -1.550              -1.550 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517              -1.517 KEY\[1\]  " "   -1.517              -1.517 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FPGA_RESET_N  " "    0.363               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 KEY\[1\]  " "    0.416               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 KEY\[2\]  " "    0.476               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 SW\[9\]  " "    0.840               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.379               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    2.379               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.752 " "Worst-case minimum pulse width slack is -0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -2.048 SW\[9\]  " "   -0.752              -2.048 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -1.530 KEY\[2\]  " "   -0.520              -1.530 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -1.524 KEY\[1\]  " "   -0.507              -1.524 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -359.872 CLOCK_50  " "   -0.446            -359.872 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -1.112 FPGA_RESET_N  " "   -0.363              -1.112 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT  " "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraUmSegundo\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683557052314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683557052314 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683557054229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683557054230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683557054279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 11:44:14 2023 " "Processing ended: Mon May  8 11:44:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683557054279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683557054279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683557054279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683557054279 ""}
