
---------- Begin Simulation Statistics ----------
final_tick                                  300554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 777901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729892                       # Number of bytes of host memory used
host_op_rate                                  1510742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              124145828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      125103                       # Number of instructions simulated
sim_ops                                        243061                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    19975250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          806                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         9861                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1733                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         3447                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         1714                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups         10544                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           121                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          384                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           31262                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          19916                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          806                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             3867                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         2448                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        34947                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        21342                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        37503                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        34152                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.098120                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.290607                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        24790     72.59%     72.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         2225      6.51%     79.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1511      4.42%     83.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         1635      4.79%     88.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          599      1.75%     90.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          477      1.40%     91.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          283      0.83%     92.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          184      0.54%     92.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         2448      7.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        34152                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              966                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           80                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           36777                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                6434                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          230      0.61%      0.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        27838     74.23%     74.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     74.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          493      1.31%     76.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           26      0.07%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          104      0.28%     76.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          158      0.42%     76.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          208      0.55%     77.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          104      0.28%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         6174     16.46%     94.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1802      4.80%     99.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          260      0.69%     99.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          106      0.28%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        37503                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 8342                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             21342                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               37503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.871896                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.871896                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        24631                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        86005                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           2662                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            9131                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          814                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         2156                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses             10283                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 141                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              3851                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   0                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches             10544                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            4945                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               37486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                57338                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.SquashCycles          1628                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.263930                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         1070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1854                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.435244                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        39411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.562787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.486522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          24129     61.22%     61.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            389      0.99%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            771      1.96%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           1001      2.54%     66.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4           1115      2.83%     69.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            689      1.75%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            834      2.12%     73.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            705      1.79%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           9778     24.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        39411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            2663                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1336                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts          998                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           5175                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.485732                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs              14110                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             3851                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         16654                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts        12054                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         4564                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        72689                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts        10259                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         2102                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        59355                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           69                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          814                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          280                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          731                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         5609                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         2652                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           77931                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               58533                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.572904                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           44647                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.465156                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                59134                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          86033                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         49327                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.534218                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.534218                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          580      0.94%      0.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        44255     72.01%     72.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     72.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          526      0.86%     73.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           47      0.08%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          122      0.20%     74.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          528      0.86%     74.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     74.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          252      0.41%     75.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          120      0.20%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead        10487     17.06%     92.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         3692      6.01%     98.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          477      0.78%     99.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          371      0.60%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        61457                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          1983                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         3914                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         1779                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         3940                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1835                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029858                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu          1196     65.18%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     65.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.05%     65.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     65.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     65.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     65.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt           38      2.07%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     67.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          462     25.18%     92.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          111      6.05%     98.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           18      0.98%     99.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            9      0.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        60729                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       160892                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        56754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes       103838                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            72689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           61457                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined        35081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          646                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined        49285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        39411                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.559387                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.539741                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        26015     66.01%     66.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1477      3.75%     69.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1896      4.81%     74.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         1335      3.39%     77.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1506      3.82%     81.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1678      4.26%     86.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         2304      5.85%     91.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1655      4.20%     96.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1545      3.92%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        39411                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.538348                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              4945                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   8                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          269                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores           87                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads        12054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         4564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         26738                       # number of misc regfile reads
system.switch_cpus_1.numCycles                  39950                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         22229                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        48154                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents         1283                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           3602                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          748                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       217087                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        81177                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands       100315                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles           10187                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents          114                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          814                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         2563                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          52020                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         3902                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       124880                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            6096                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads             104102                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            150363                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          193                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                190                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           190                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 192                       # Request fanout histogram
system.membus.reqLayer2.occupancy              236500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1032000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    300554000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  17984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              216                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    214     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                216                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             275500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            264000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             55500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data           21                       # number of demand (read+write) hits
system.l2.demand_hits::total                       21                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data           21                       # number of overall hits
system.l2.overall_hits::total                      21                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          156                       # number of demand (read+write) misses
system.l2.demand_misses::total                    193                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          156                       # number of overall misses
system.l2.overall_misses::total                   193                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      3112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     14495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         17608000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      3112500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     14495500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        17608000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          177                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  214                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          177                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 214                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.881356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.901869                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.881356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.901869                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 84121.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92919.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91233.160622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 84121.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92919.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91233.160622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              193                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2927500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     13720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16648000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2927500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     13720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16648000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.881356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.881356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901869                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79121.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87951.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86259.067358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79121.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87951.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86259.067358                       # average overall mshr miss latency
system.l2.replacements                              2                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data       190000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        190000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data        95000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        95000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       180000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       180000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        90000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        90000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      3112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84121.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84121.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2927500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2927500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79121.621622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79121.621622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     14305500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14305500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.890173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.890173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92892.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92892.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     13540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13540500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.890173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.890173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 87925.324675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87925.324675                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2268.511925                       # Cycle average of tags in use
system.l2.tags.total_refs                        4098                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.737913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.762419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   540.001414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data         1624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    27.534600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    76.213493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.131836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.396484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.018607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.553836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1650                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.575195                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3513                       # Number of tag accesses
system.l2.tags.data_accesses                     3513                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       414                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               193                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            415                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          156                       # number of demand (read+write) misses
system.l3.demand_misses::total                    193                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           37                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          156                       # number of overall misses
system.l3.overall_misses::total                   193                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      2705500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     12790500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         15496000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      2705500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     12790500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        15496000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           37                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          156                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  193                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           37                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          156                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 193                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 73121.621622                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81990.384615                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 80290.155440                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 73121.621622                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81990.384615                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 80290.155440                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          156                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               193                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           37                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          156                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              193                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      2335500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     11240500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     13576000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      2335500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     11240500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     13576000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 63121.621622                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72054.487179                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70341.968912                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 63121.621622                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72054.487179                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70341.968912                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data       168000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total        168000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        84000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        84000                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       148000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total       148000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        74000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        74000                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           37                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          154                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             191                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      2705500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     12622500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     15328000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          154                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           191                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 73121.621622                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 81964.285714                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 80251.308901                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           37                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          154                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          191                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      2335500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     11092500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     13428000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 63121.621622                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 72029.220779                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 70303.664921                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2268.849018                       # Cycle average of tags in use
system.l3.tags.total_refs                        2357                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2357                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.switch_cpus.inst          541                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data         1624                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    27.554049                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    76.294969                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.switch_cpus.inst     0.016510                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.049561                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000841                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.002328                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.069240                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2357                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1652                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.071930                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      3280                       # Number of tag accesses
system.l3.tags.data_accesses                     3280                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                       192                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               192                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            193                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               190                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          191                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side          385                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              193                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    193    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                193                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy              96500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            288000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         9920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 192                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    118546702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    496614561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             615161262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    118546702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118546702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    118546702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    496614561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            615161262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000475500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2073000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5673000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10796.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29546.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           60                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.133333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.568253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.979407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           29     48.33%     48.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           12     20.00%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            2      3.33%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            3      5.00%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            6     10.00%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      5.00%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            3      5.00%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            2      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           60                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  12288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   12288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       615.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    615.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      21371500                       # Total gap between requests
system.mem_ctrls.avgGap                     111309.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         9920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 118546701.543159648776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 496614560.518641769886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       819500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      4853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     22148.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31312.90                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    60.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                75900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              542640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          8893710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           181440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           11115750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.476139                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       416500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     19038750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               151800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              828240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          9027090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            69120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           11648250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.134128                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       124750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     19330500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst       135741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         4882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           140623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       135741                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         4882                       # number of overall hits
system.cpu.icache.overall_hits::total          140623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            606                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total           606                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     48295000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      4515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52810000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     48295000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      4515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52810000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       136283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         4945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       141229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       136283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         4945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       141229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003977                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.012740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004291                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003977                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.012740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004291                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89105.166052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 71666.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87145.214521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89105.166052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 71666.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87145.214521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.icache.writebacks::total               121                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     48024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      3150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     48024000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      3150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51174000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88605.166052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85135.135135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88383.419689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88605.166052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85135.135135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88383.419689                       # average overall mshr miss latency
system.cpu.icache.replacements                    121                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       135741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         4882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          140623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           606                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     48295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      4515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52810000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       136283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         4945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       141229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003977                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.012740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89105.166052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 71666.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87145.214521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     48024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      3150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88605.166052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85135.135135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88383.419689                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.764392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               580                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            243.453448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.949327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   359.985753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.829312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.703097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708524                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            565496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           565496                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse            141203                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          580                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                 141229                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data        34428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data        11023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            45451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data        34428                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data        11023                       # number of overall hits
system.cpu.dcache.overall_hits::total           45451                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         1779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1779                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          345                       # number of overall misses
system.cpu.dcache.overall_misses::total          2124                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    145593000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     29419000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    175012000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    145593000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     29419000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    175012000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data        36207                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data        11368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        47575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        36207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data        11368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        47575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.049134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.030348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.049134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.030348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81839.797639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 85272.463768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82397.363465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81839.797639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 85272.463768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82397.363465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          638                       # number of writebacks
system.cpu.dcache.writebacks::total               638                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          177                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    144703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     14788500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    159492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    144703500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     14788500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    159492000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.049134                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.015570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041114                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.049134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.015570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81339.797639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 83550.847458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81539.877301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81339.797639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 83550.847458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81539.877301                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        25542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         9119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     94931000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     29212000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124143000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        26721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         9460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.044123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.036047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80518.235793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 85665.689150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81673.026316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         1179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     94341500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     14583500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    108925000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.044123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.018288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80018.235793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 84297.687861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80565.828402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         8886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          600                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     50662000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data       207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         9486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.063251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84436.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        51750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84220.198675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     50362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data       205000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50567000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.063251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83936.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        51250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83720.198675                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           408.885046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               47406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.248593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   403.426419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     5.458627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.787942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.010661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.798604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            192255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           192255                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse             47406                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         1955                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                  47575                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    300554000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF    300554000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
