Classic Timing Analyzer report for Ozy_Janus
Sat Jan 31 17:13:18 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                            ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.786 ns                         ; FLAGB                                                                                           ; state_FX[3]                                             ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.951 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0] ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.358 ns                        ; FLAGB                                                                                           ; full                                                    ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 7.500 ns                         ; ADC_OVERLOAD                                                                                    ; Tx_control_1[0]                                         ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 0.761 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 51.78 MHz ( period = 19.312 ns ) ; Penny_power[10]                                                                                 ; Tx_control_4[6]                                         ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 0.926 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 52.68 MHz ( period = 18.982 ns ) ; Penny_power[10]                                                                                 ; Tx_control_4[6]                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.484 ns ; 48.00 MHz ( period = 20.833 ns ) ; 157.51 MHz ( period = 6.349 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.552 ns ; 48.00 MHz ( period = 20.833 ns ) ; 304.79 MHz ( period = 3.281 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 29.563 ns ; 12.50 MHz ( period = 80.000 ns ) ; 47.91 MHz ( period = 20.874 ns ) ; Penny_power[10]                                                                                 ; Tx_control_4[6]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 32.050 ns ; 12.29 MHz ( period = 81.380 ns ) ; 57.87 MHz ( period = 17.280 ns ) ; Penny_power[10]                                                                                 ; Tx_control_4[6]                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; -8.673 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Penny_serialno[3]                                                                          ; Penny_serialno[3]                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 687          ;
; Clock Hold: 'IFCLK'          ; -7.892 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Penny_serialno[3]                                                                          ; Penny_serialno[3]                                       ; IFCLK      ; IFCLK      ; 376          ;
; Clock Hold: 'MCLK_12MHZ'     ; -7.727 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Penny_serialno[3]                                                                          ; Penny_serialno[3]                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 352          ;
; Clock Hold: 'CLK_12MHZ'      ; -6.876 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Penny_serialno[3]                                                                          ; Penny_serialno[3]                                       ; CLK_12MHZ  ; CLK_12MHZ  ; 162          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.198 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                 ;                                                         ;            ;            ; 1577         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe3|dffe4a   ; dcfifo_dtj1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.761 ns                                ; 51.78 MHz ( period = 19.312 ns )                    ; Penny_power[10]                                                                                  ; Tx_control_4[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.753 ns                ;
; 0.765 ns                                ; 51.80 MHz ( period = 19.304 ns )                    ; Penny_power[6]                                                                                   ; Tx_control_4[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.749 ns                ;
; 0.766 ns                                ; 51.81 MHz ( period = 19.302 ns )                    ; Penny_power[8]                                                                                   ; Tx_control_4[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.748 ns                ;
; 0.768 ns                                ; 51.82 MHz ( period = 19.298 ns )                    ; Penny_power[11]                                                                                  ; Tx_control_4[7]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.746 ns                ;
; 0.769 ns                                ; 51.82 MHz ( period = 19.296 ns )                    ; Penny_power[9]                                                                                   ; Tx_control_4[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.745 ns                ;
; 0.769 ns                                ; 51.82 MHz ( period = 19.296 ns )                    ; Penny_power[5]                                                                                   ; Tx_control_4[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.745 ns                ;
; 0.770 ns                                ; 51.83 MHz ( period = 19.294 ns )                    ; Penny_power[7]                                                                                   ; Tx_control_4[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.744 ns                ;
; 0.770 ns                                ; 51.83 MHz ( period = 19.294 ns )                    ; Penny_power[4]                                                                                   ; Tx_control_4[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 1.514 ns                  ; 0.744 ns                ;
; 1.131 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 6.043 ns                ;
; 1.186 ns                                ; 54.17 MHz ( period = 18.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.957 ns                ;
; 1.284 ns                                ; 54.75 MHz ( period = 18.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.890 ns                ;
; 1.339 ns                                ; 55.08 MHz ( period = 18.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.804 ns                ;
; 1.417 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.778 ns                ;
; 1.479 ns                                ; 55.95 MHz ( period = 17.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.664 ns                ;
; 1.522 ns                                ; 56.22 MHz ( period = 17.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.652 ns                ;
; 1.602 ns                                ; 56.73 MHz ( period = 17.628 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.572 ns                ;
; 1.632 ns                                ; 56.92 MHz ( period = 17.568 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.511 ns                ;
; 1.640 ns                                ; 56.97 MHz ( period = 17.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.534 ns                ;
; 1.675 ns                                ; 57.20 MHz ( period = 17.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.499 ns                ;
; 1.700 ns                                ; 57.37 MHz ( period = 17.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.474 ns                ;
; 1.725 ns                                ; 57.53 MHz ( period = 17.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.449 ns                ;
; 1.750 ns                                ; 57.70 MHz ( period = 17.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.424 ns                ;
; 1.755 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.419 ns                ;
; 1.755 ns                                ; 57.73 MHz ( period = 17.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.419 ns                ;
; 1.763 ns                                ; 57.78 MHz ( period = 17.308 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.432 ns                ;
; 1.777 ns                                ; 57.88 MHz ( period = 17.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.397 ns                ;
; 1.793 ns                                ; 57.98 MHz ( period = 17.246 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.381 ns                ;
; 1.799 ns                                ; 58.02 MHz ( period = 17.234 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.375 ns                ;
; 1.800 ns                                ; 58.02 MHz ( period = 17.234 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.395 ns                ;
; 1.814 ns                                ; 58.13 MHz ( period = 17.204 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.329 ns                ;
; 1.818 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.164 ns                  ; 5.346 ns                ;
; 1.853 ns                                ; 58.39 MHz ( period = 17.126 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.321 ns                ;
; 1.853 ns                                ; 58.39 MHz ( period = 17.126 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.290 ns                ;
; 1.867 ns                                ; 58.49 MHz ( period = 17.098 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.164 ns                  ; 5.297 ns                ;
; 1.878 ns                                ; 58.56 MHz ( period = 17.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.296 ns                ;
; 1.903 ns                                ; 58.73 MHz ( period = 17.026 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.271 ns                ;
; 1.908 ns                                ; 58.77 MHz ( period = 17.016 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.266 ns                ;
; 1.930 ns                                ; 58.92 MHz ( period = 16.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.244 ns                ;
; 1.937 ns                                ; 58.97 MHz ( period = 16.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.206 ns                ;
; 1.952 ns                                ; 59.07 MHz ( period = 16.928 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.222 ns                ;
; 1.967 ns                                ; 59.18 MHz ( period = 16.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.176 ns                ;
; 2.006 ns                                ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.137 ns                ;
; 2.006 ns                                ; 59.45 MHz ( period = 16.822 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.189 ns                ;
; 2.027 ns                                ; 59.59 MHz ( period = 16.780 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.168 ns                ;
; 2.050 ns                                ; 59.77 MHz ( period = 16.732 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.124 ns                ;
; 2.054 ns                                ; 59.79 MHz ( period = 16.726 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.141 ns                ;
; 2.090 ns                                ; 60.05 MHz ( period = 16.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 5.053 ns                ;
; 2.117 ns                                ; 60.24 MHz ( period = 16.600 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.078 ns                ;
; 2.136 ns                                ; 60.39 MHz ( period = 16.560 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 5.038 ns                ;
; 2.147 ns                                ; 60.46 MHz ( period = 16.540 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 5.048 ns                ;
; 2.203 ns                                ; 60.88 MHz ( period = 16.426 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.971 ns                ;
; 2.212 ns                                ; 60.94 MHz ( period = 16.410 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.983 ns                ;
; 2.250 ns                                ; 61.23 MHz ( period = 16.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.893 ns                ;
; 2.256 ns                                ; 61.27 MHz ( period = 16.320 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.918 ns                ;
; 2.289 ns                                ; 61.52 MHz ( period = 16.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.885 ns                ;
; 2.319 ns                                ; 61.75 MHz ( period = 16.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.824 ns                ;
; 2.337 ns                                ; 61.88 MHz ( period = 16.160 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.858 ns                ;
; 2.357 ns                                ; 62.03 MHz ( period = 16.120 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.838 ns                ;
; 2.389 ns                                ; 62.29 MHz ( period = 16.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.754 ns                ;
; 2.403 ns                                ; 62.40 MHz ( period = 16.026 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.740 ns                ;
; 2.409 ns                                ; 62.45 MHz ( period = 16.014 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.765 ns                ;
; 2.466 ns                                ; 62.89 MHz ( period = 15.900 ns )                    ; OC[6]                                                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.783 ns                ;
; 2.472 ns                                ; 62.94 MHz ( period = 15.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.671 ns                ;
; 2.510 ns                                ; 63.24 MHz ( period = 15.812 ns )                    ; frequency[24]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.739 ns                ;
; 2.542 ns                                ; 63.50 MHz ( period = 15.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.143 ns                  ; 4.601 ns                ;
; 2.569 ns                                ; 63.72 MHz ( period = 15.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.605 ns                ;
; 2.595 ns                                ; 63.92 MHz ( period = 15.644 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.600 ns                ;
; 2.604 ns                                ; 64.00 MHz ( period = 15.626 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.152 ns                  ; 4.548 ns                ;
; 2.632 ns                                ; 64.23 MHz ( period = 15.570 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.171 ns                  ; 4.539 ns                ;
; 2.633 ns                                ; 64.24 MHz ( period = 15.566 ns )                    ; PGA                                                                                              ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.617 ns                ;
; 2.634 ns                                ; 64.25 MHz ( period = 15.564 ns )                    ; OC[1]                                                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.616 ns                ;
; 2.649 ns                                ; 64.37 MHz ( period = 15.536 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.202 ns                  ; 4.553 ns                ;
; 2.667 ns                                ; 64.52 MHz ( period = 15.500 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.202 ns                  ; 4.535 ns                ;
; 2.674 ns                                ; 64.57 MHz ( period = 15.486 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.198 ns                  ; 4.524 ns                ;
; 2.686 ns                                ; 64.67 MHz ( period = 15.462 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.188 ns                  ; 4.502 ns                ;
; 2.692 ns                                ; 64.72 MHz ( period = 15.450 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.180 ns                  ; 4.488 ns                ;
; 2.704 ns                                ; 64.83 MHz ( period = 15.424 ns )                    ; frequency[11]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.258 ns                  ; 4.554 ns                ;
; 2.709 ns                                ; 64.88 MHz ( period = 15.414 ns )                    ; OC[3]                                                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.541 ns                ;
; 2.718 ns                                ; 64.95 MHz ( period = 15.396 ns )                    ; Rout                                                                                             ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.532 ns                ;
; 2.722 ns                                ; 64.99 MHz ( period = 15.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.452 ns                ;
; 2.747 ns                                ; 65.20 MHz ( period = 15.338 ns )                    ; frequency[28]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.502 ns                ;
; 2.764 ns                                ; 65.33 MHz ( period = 15.306 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.431 ns                ;
; 2.830 ns                                ; 65.91 MHz ( period = 15.172 ns )                    ; ATTEN[1]                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.419 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.842 ns                                ; 66.01 MHz ( period = 15.150 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.203 ns                  ; 4.361 ns                ;
; 2.846 ns                                ; 66.05 MHz ( period = 15.140 ns )                    ; mode                                                                                             ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.404 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.854 ns                                ; 66.11 MHz ( period = 15.126 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.175 ns                  ; 4.321 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.863 ns                                ; 66.19 MHz ( period = 15.108 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.218 ns                  ; 4.355 ns                ;
; 2.865 ns                                ; 66.22 MHz ( period = 15.102 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.185 ns                  ; 4.320 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; clock_s[0]                                                                                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.375 ns                ;
; 2.879 ns                                ; 66.33 MHz ( period = 15.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.155 ns                  ; 4.276 ns                ;
; 2.889 ns                                ; 66.43 MHz ( period = 15.054 ns )                    ; frequency[19]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.257 ns                  ; 4.368 ns                ;
; 2.899 ns                                ; 66.52 MHz ( period = 15.034 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.185 ns                  ; 4.286 ns                ;
; 2.928 ns                                ; 66.76 MHz ( period = 14.978 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.195 ns                  ; 4.267 ns                ;
; 2.931 ns                                ; 66.80 MHz ( period = 14.970 ns )                    ; ATTEN[0]                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.318 ns                ;
; 2.957 ns                                ; 67.02 MHz ( period = 14.920 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.174 ns                  ; 4.217 ns                ;
; 2.984 ns                                ; 67.28 MHz ( period = 14.864 ns )                    ; Rx_control_0[0]                                                                                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.267 ns                  ; 4.283 ns                ;
; 2.985 ns                                ; 67.28 MHz ( period = 14.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.205 ns                  ; 4.220 ns                ;
; 2.987 ns                                ; 67.30 MHz ( period = 14.858 ns )                    ; frequency[27]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.262 ns                ;
; 2.989 ns                                ; 67.32 MHz ( period = 14.854 ns )                    ; RX_relay[1]                                                                                      ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.250 ns                  ; 4.261 ns                ;
; 2.993 ns                                ; 67.35 MHz ( period = 14.848 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.183 ns                  ; 4.190 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.204 ns                  ; 4.201 ns                ;
; 3.005 ns                                ; 67.46 MHz ( period = 14.824 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.201 ns                  ; 4.196 ns                ;
; 3.012 ns                                ; 67.53 MHz ( period = 14.808 ns )                    ; clock_s[1]                                                                                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.237 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 4.174 ns                ;
; 3.075 ns                                ; 68.11 MHz ( period = 14.682 ns )                    ; frequency[25]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.174 ns                ;
; 3.075 ns                                ; 68.10 MHz ( period = 14.684 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.215 ns                  ; 4.140 ns                ;
; 3.075 ns                                ; 68.10 MHz ( period = 14.684 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.215 ns                  ; 4.140 ns                ;
; 3.078 ns                                ; 68.14 MHz ( period = 14.676 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.185 ns                  ; 4.107 ns                ;
; 3.079 ns                                ; 68.14 MHz ( period = 14.676 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.193 ns                  ; 4.114 ns                ;
; 3.100 ns                                ; 68.34 MHz ( period = 14.632 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.172 ns                  ; 4.072 ns                ;
; 3.118 ns                                ; 68.51 MHz ( period = 14.596 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.164 ns                  ; 4.046 ns                ;
; 3.133 ns                                ; 68.65 MHz ( period = 14.566 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.172 ns                  ; 4.039 ns                ;
; 3.139 ns                                ; 68.71 MHz ( period = 14.554 ns )                    ; OC[5]                                                                                            ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.110 ns                ;
; 3.150 ns                                ; 68.81 MHz ( period = 14.532 ns )                    ; frequency[0]                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.257 ns                  ; 4.107 ns                ;
; 3.152 ns                                ; 68.82 MHz ( period = 14.530 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.173 ns                  ; 4.021 ns                ;
; 3.152 ns                                ; 68.82 MHz ( period = 14.530 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.173 ns                  ; 4.021 ns                ;
; 3.166 ns                                ; 68.97 MHz ( period = 14.500 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11] ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.174 ns                  ; 4.008 ns                ;
; 3.168 ns                                ; 68.98 MHz ( period = 14.496 ns )                    ; frequency[22]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.081 ns                ;
; 3.169 ns                                ; 68.99 MHz ( period = 14.494 ns )                    ; frequency[16]                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.258 ns                  ; 4.089 ns                ;
; 3.186 ns                                ; 69.16 MHz ( period = 14.460 ns )                    ; frequency[6]                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.256 ns                  ; 4.070 ns                ;
; 3.201 ns                                ; 56.72 MHz ( period = 17.632 ns )                    ; DFS0~reg0                                                                                        ; AD_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 17.317 ns                 ; 14.116 ns               ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.892 ns                  ; 3.687 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.892 ns                  ; 3.687 ns                ;
; 3.205 ns                                ; 69.34 MHz ( period = 14.422 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.912 ns                  ; 3.707 ns                ;
; 3.215 ns                                ; 69.43 MHz ( period = 14.402 ns )                    ; Tx_fifo_enable_2                                                                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.891 ns                  ; 3.676 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.221 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.172 ns                  ; 3.951 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.232 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.200 ns                  ; 3.968 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; 3.254 ns                                ; 69.80 MHz ( period = 14.326 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.191 ns                  ; 3.937 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 32.050 ns                               ; 57.87 MHz ( period = 17.280 ns )                    ; Penny_power[10]                                                                                  ; Tx_control_4[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.753 ns                ;
; 32.054 ns                               ; 57.90 MHz ( period = 17.272 ns )                    ; Penny_power[6]                                                                                   ; Tx_control_4[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.749 ns                ;
; 32.055 ns                               ; 57.90 MHz ( period = 17.270 ns )                    ; Penny_power[8]                                                                                   ; Tx_control_4[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.748 ns                ;
; 32.057 ns                               ; 57.92 MHz ( period = 17.266 ns )                    ; Penny_power[11]                                                                                  ; Tx_control_4[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.746 ns                ;
; 32.058 ns                               ; 57.92 MHz ( period = 17.264 ns )                    ; Penny_power[9]                                                                                   ; Tx_control_4[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.745 ns                ;
; 32.058 ns                               ; 57.92 MHz ( period = 17.264 ns )                    ; Penny_power[5]                                                                                   ; Tx_control_4[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.745 ns                ;
; 32.059 ns                               ; 57.93 MHz ( period = 17.262 ns )                    ; Penny_power[7]                                                                                   ; Tx_control_4[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.744 ns                ;
; 32.059 ns                               ; 57.93 MHz ( period = 17.262 ns )                    ; Penny_power[4]                                                                                   ; Tx_control_4[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 32.803 ns                 ; 0.744 ns                ;
; 32.421 ns                               ; 60.47 MHz ( period = 16.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 6.043 ns                ;
; 32.476 ns                               ; 60.87 MHz ( period = 16.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.957 ns                ;
; 32.574 ns                               ; 61.61 MHz ( period = 16.232 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.890 ns                ;
; 32.629 ns                               ; 62.03 MHz ( period = 16.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.804 ns                ;
; 32.706 ns                               ; 62.63 MHz ( period = 15.968 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.778 ns                ;
; 32.769 ns                               ; 63.12 MHz ( period = 15.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.664 ns                ;
; 32.812 ns                               ; 63.47 MHz ( period = 15.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.652 ns                ;
; 32.892 ns                               ; 64.12 MHz ( period = 15.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.572 ns                ;
; 32.922 ns                               ; 64.37 MHz ( period = 15.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.511 ns                ;
; 32.930 ns                               ; 64.43 MHz ( period = 15.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.534 ns                ;
; 32.965 ns                               ; 64.72 MHz ( period = 15.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.499 ns                ;
; 32.990 ns                               ; 64.94 MHz ( period = 15.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.474 ns                ;
; 33.015 ns                               ; 65.15 MHz ( period = 15.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.449 ns                ;
; 33.040 ns                               ; 65.36 MHz ( period = 15.300 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.424 ns                ;
; 33.045 ns                               ; 65.40 MHz ( period = 15.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.419 ns                ;
; 33.045 ns                               ; 65.40 MHz ( period = 15.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.419 ns                ;
; 33.052 ns                               ; 65.46 MHz ( period = 15.276 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.432 ns                ;
; 33.067 ns                               ; 65.59 MHz ( period = 15.246 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.397 ns                ;
; 33.083 ns                               ; 65.73 MHz ( period = 15.214 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.381 ns                ;
; 33.089 ns                               ; 65.78 MHz ( period = 15.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.375 ns                ;
; 33.089 ns                               ; 65.78 MHz ( period = 15.202 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.395 ns                ;
; 33.104 ns                               ; 65.91 MHz ( period = 15.172 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.329 ns                ;
; 33.108 ns                               ; 65.95 MHz ( period = 15.164 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.454 ns                 ; 5.346 ns                ;
; 33.143 ns                               ; 66.25 MHz ( period = 15.094 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.321 ns                ;
; 33.143 ns                               ; 66.25 MHz ( period = 15.094 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.290 ns                ;
; 33.157 ns                               ; 66.37 MHz ( period = 15.066 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.454 ns                 ; 5.297 ns                ;
; 33.168 ns                               ; 66.47 MHz ( period = 15.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.296 ns                ;
; 33.193 ns                               ; 66.69 MHz ( period = 14.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.271 ns                ;
; 33.198 ns                               ; 66.74 MHz ( period = 14.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.266 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.244 ns                ;
; 33.227 ns                               ; 67.00 MHz ( period = 14.926 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.206 ns                ;
; 33.242 ns                               ; 67.13 MHz ( period = 14.896 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.222 ns                ;
; 33.257 ns                               ; 67.27 MHz ( period = 14.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.176 ns                ;
; 33.295 ns                               ; 67.61 MHz ( period = 14.790 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.189 ns                ;
; 33.296 ns                               ; 67.62 MHz ( period = 14.788 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.137 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.168 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.124 ns                ;
; 33.343 ns                               ; 68.05 MHz ( period = 14.694 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.141 ns                ;
; 33.380 ns                               ; 68.40 MHz ( period = 14.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 5.053 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.078 ns                ;
; 33.426 ns                               ; 68.83 MHz ( period = 14.528 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 5.038 ns                ;
; 33.436 ns                               ; 68.93 MHz ( period = 14.508 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 5.048 ns                ;
; 33.493 ns                               ; 69.47 MHz ( period = 14.394 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.971 ns                ;
; 33.501 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.983 ns                ;
; 33.540 ns                               ; 69.93 MHz ( period = 14.300 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.893 ns                ;
; 33.546 ns                               ; 69.99 MHz ( period = 14.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.918 ns                ;
; 33.579 ns                               ; 70.31 MHz ( period = 14.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.885 ns                ;
; 33.609 ns                               ; 70.61 MHz ( period = 14.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.824 ns                ;
; 33.626 ns                               ; 70.78 MHz ( period = 14.128 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.858 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.838 ns                ;
; 33.679 ns                               ; 71.32 MHz ( period = 14.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.754 ns                ;
; 33.693 ns                               ; 71.46 MHz ( period = 13.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.740 ns                ;
; 33.699 ns                               ; 71.52 MHz ( period = 13.982 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.765 ns                ;
; 33.762 ns                               ; 72.17 MHz ( period = 13.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.671 ns                ;
; 33.832 ns                               ; 72.91 MHz ( period = 13.716 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.433 ns                 ; 4.601 ns                ;
; 33.859 ns                               ; 73.20 MHz ( period = 13.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.605 ns                ;
; 33.884 ns                               ; 73.46 MHz ( period = 13.612 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.600 ns                ;
; 33.893 ns                               ; 73.56 MHz ( period = 13.594 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.441 ns                 ; 4.548 ns                ;
; 33.921 ns                               ; 73.87 MHz ( period = 13.538 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.460 ns                 ; 4.539 ns                ;
; 33.938 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.491 ns                 ; 4.553 ns                ;
; 33.956 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.491 ns                 ; 4.535 ns                ;
; 33.963 ns                               ; 74.33 MHz ( period = 13.454 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.487 ns                 ; 4.524 ns                ;
; 33.975 ns                               ; 74.46 MHz ( period = 13.430 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.477 ns                 ; 4.502 ns                ;
; 33.981 ns                               ; 74.53 MHz ( period = 13.418 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.469 ns                 ; 4.488 ns                ;
; 34.012 ns                               ; 74.87 MHz ( period = 13.356 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.452 ns                ;
; 34.053 ns                               ; 75.34 MHz ( period = 13.274 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.431 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.131 ns                               ; 76.23 MHz ( period = 13.118 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.492 ns                 ; 4.361 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.143 ns                               ; 76.37 MHz ( period = 13.094 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.321 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.507 ns                 ; 4.355 ns                ;
; 34.155 ns                               ; 76.51 MHz ( period = 13.070 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.475 ns                 ; 4.320 ns                ;
; 34.168 ns                               ; 76.66 MHz ( period = 13.044 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.444 ns                 ; 4.276 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.475 ns                 ; 4.286 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.484 ns                 ; 4.267 ns                ;
; 34.246 ns                               ; 77.59 MHz ( period = 12.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.463 ns                 ; 4.217 ns                ;
; 34.274 ns                               ; 77.93 MHz ( period = 12.832 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.494 ns                 ; 4.220 ns                ;
; 34.282 ns                               ; 78.03 MHz ( period = 12.816 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.472 ns                 ; 4.190 ns                ;
; 34.292 ns                               ; 78.15 MHz ( period = 12.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.493 ns                 ; 4.201 ns                ;
; 34.294 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.490 ns                 ; 4.196 ns                ;
; 34.306 ns                               ; 78.32 MHz ( period = 12.768 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 4.174 ns                ;
; 34.364 ns                               ; 79.04 MHz ( period = 12.652 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.504 ns                 ; 4.140 ns                ;
; 34.364 ns                               ; 79.04 MHz ( period = 12.652 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.504 ns                 ; 4.140 ns                ;
; 34.368 ns                               ; 79.09 MHz ( period = 12.644 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.482 ns                 ; 4.114 ns                ;
; 34.368 ns                               ; 79.09 MHz ( period = 12.644 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.475 ns                 ; 4.107 ns                ;
; 34.390 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.462 ns                 ; 4.072 ns                ;
; 34.408 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.454 ns                 ; 4.046 ns                ;
; 34.423 ns                               ; 79.78 MHz ( period = 12.534 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.462 ns                 ; 4.039 ns                ;
; 34.441 ns                               ; 80.01 MHz ( period = 12.498 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.462 ns                 ; 4.021 ns                ;
; 34.441 ns                               ; 80.01 MHz ( period = 12.498 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.462 ns                 ; 4.021 ns                ;
; 34.456 ns                               ; 80.21 MHz ( period = 12.468 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11] ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.464 ns                 ; 4.008 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.182 ns                 ; 3.687 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.182 ns                 ; 3.687 ns                ;
; 34.495 ns                               ; 80.71 MHz ( period = 12.390 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.202 ns                 ; 3.707 ns                ;
; 34.505 ns                               ; 80.84 MHz ( period = 12.370 ns )                    ; Tx_fifo_enable_2                                                                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.181 ns                 ; 3.676 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.510 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.461 ns                 ; 3.951 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.521 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.489 ns                 ; 3.968 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.543 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.480 ns                 ; 3.937 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.550 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.483 ns                 ; 3.933 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; 34.555 ns                               ; 81.50 MHz ( period = 12.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.513 ns                 ; 3.958 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 29.563 ns                               ; 47.91 MHz ( period = 20.874 ns )                    ; Penny_power[10]                                                                                  ; Tx_control_4[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.753 ns                ;
; 29.567 ns                               ; 47.92 MHz ( period = 20.866 ns )                    ; Penny_power[6]                                                                                   ; Tx_control_4[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.749 ns                ;
; 29.568 ns                               ; 47.93 MHz ( period = 20.864 ns )                    ; Penny_power[8]                                                                                   ; Tx_control_4[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.748 ns                ;
; 29.570 ns                               ; 47.94 MHz ( period = 20.860 ns )                    ; Penny_power[11]                                                                                  ; Tx_control_4[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.746 ns                ;
; 29.571 ns                               ; 47.94 MHz ( period = 20.858 ns )                    ; Penny_power[9]                                                                                   ; Tx_control_4[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.745 ns                ;
; 29.571 ns                               ; 47.94 MHz ( period = 20.858 ns )                    ; Penny_power[5]                                                                                   ; Tx_control_4[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.745 ns                ;
; 29.572 ns                               ; 47.95 MHz ( period = 20.856 ns )                    ; Penny_power[7]                                                                                   ; Tx_control_4[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.744 ns                ;
; 29.572 ns                               ; 47.95 MHz ( period = 20.856 ns )                    ; Penny_power[4]                                                                                   ; Tx_control_4[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 30.316 ns                 ; 0.744 ns                ;
; 29.934 ns                               ; 49.67 MHz ( period = 20.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 6.043 ns                ;
; 29.989 ns                               ; 49.95 MHz ( period = 20.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.957 ns                ;
; 30.087 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.890 ns                ;
; 30.142 ns                               ; 50.72 MHz ( period = 19.716 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.804 ns                ;
; 30.219 ns                               ; 51.12 MHz ( period = 19.562 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.778 ns                ;
; 30.282 ns                               ; 51.45 MHz ( period = 19.436 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.664 ns                ;
; 30.325 ns                               ; 51.68 MHz ( period = 19.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.652 ns                ;
; 30.405 ns                               ; 52.11 MHz ( period = 19.190 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.572 ns                ;
; 30.435 ns                               ; 52.27 MHz ( period = 19.130 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.511 ns                ;
; 30.443 ns                               ; 52.32 MHz ( period = 19.114 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.534 ns                ;
; 30.478 ns                               ; 52.51 MHz ( period = 19.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.499 ns                ;
; 30.503 ns                               ; 52.65 MHz ( period = 18.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.474 ns                ;
; 30.528 ns                               ; 52.79 MHz ( period = 18.944 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.449 ns                ;
; 30.553 ns                               ; 52.93 MHz ( period = 18.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.424 ns                ;
; 30.558 ns                               ; 52.95 MHz ( period = 18.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.419 ns                ;
; 30.558 ns                               ; 52.95 MHz ( period = 18.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.419 ns                ;
; 30.565 ns                               ; 52.99 MHz ( period = 18.870 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.432 ns                ;
; 30.580 ns                               ; 53.08 MHz ( period = 18.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.397 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.381 ns                ;
; 30.602 ns                               ; 53.20 MHz ( period = 18.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.375 ns                ;
; 30.602 ns                               ; 53.20 MHz ( period = 18.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.395 ns                ;
; 30.617 ns                               ; 53.29 MHz ( period = 18.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.329 ns                ;
; 30.621 ns                               ; 53.31 MHz ( period = 18.758 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.967 ns                 ; 5.346 ns                ;
; 30.656 ns                               ; 53.51 MHz ( period = 18.688 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.321 ns                ;
; 30.656 ns                               ; 53.51 MHz ( period = 18.688 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.290 ns                ;
; 30.670 ns                               ; 53.59 MHz ( period = 18.660 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.967 ns                 ; 5.297 ns                ;
; 30.681 ns                               ; 53.65 MHz ( period = 18.638 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.296 ns                ;
; 30.706 ns                               ; 53.80 MHz ( period = 18.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.271 ns                ;
; 30.711 ns                               ; 53.83 MHz ( period = 18.578 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.266 ns                ;
; 30.733 ns                               ; 53.95 MHz ( period = 18.534 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.244 ns                ;
; 30.740 ns                               ; 54.00 MHz ( period = 18.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.206 ns                ;
; 30.755 ns                               ; 54.08 MHz ( period = 18.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.222 ns                ;
; 30.770 ns                               ; 54.17 MHz ( period = 18.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.176 ns                ;
; 30.808 ns                               ; 54.40 MHz ( period = 18.384 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.189 ns                ;
; 30.809 ns                               ; 54.40 MHz ( period = 18.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.137 ns                ;
; 30.829 ns                               ; 54.52 MHz ( period = 18.342 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.168 ns                ;
; 30.853 ns                               ; 54.66 MHz ( period = 18.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.124 ns                ;
; 30.856 ns                               ; 54.68 MHz ( period = 18.288 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.141 ns                ;
; 30.893 ns                               ; 54.90 MHz ( period = 18.214 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 5.053 ns                ;
; 30.919 ns                               ; 55.06 MHz ( period = 18.162 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.078 ns                ;
; 30.939 ns                               ; 55.18 MHz ( period = 18.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 5.038 ns                ;
; 30.949 ns                               ; 55.24 MHz ( period = 18.102 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 5.048 ns                ;
; 31.006 ns                               ; 55.59 MHz ( period = 17.988 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.971 ns                ;
; 31.014 ns                               ; 55.64 MHz ( period = 17.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.983 ns                ;
; 31.053 ns                               ; 55.88 MHz ( period = 17.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.893 ns                ;
; 31.059 ns                               ; 55.92 MHz ( period = 17.882 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.918 ns                ;
; 31.092 ns                               ; 56.13 MHz ( period = 17.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.885 ns                ;
; 31.122 ns                               ; 56.32 MHz ( period = 17.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.824 ns                ;
; 31.139 ns                               ; 56.43 MHz ( period = 17.722 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.858 ns                ;
; 31.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.838 ns                ;
; 31.192 ns                               ; 56.77 MHz ( period = 17.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.754 ns                ;
; 31.206 ns                               ; 56.86 MHz ( period = 17.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.740 ns                ;
; 31.212 ns                               ; 56.90 MHz ( period = 17.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.765 ns                ;
; 31.275 ns                               ; 57.31 MHz ( period = 17.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.671 ns                ;
; 31.345 ns                               ; 57.77 MHz ( period = 17.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.946 ns                 ; 4.601 ns                ;
; 31.372 ns                               ; 57.95 MHz ( period = 17.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.605 ns                ;
; 31.397 ns                               ; 58.12 MHz ( period = 17.206 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.600 ns                ;
; 31.406 ns                               ; 58.18 MHz ( period = 17.188 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.954 ns                 ; 4.548 ns                ;
; 31.434 ns                               ; 58.37 MHz ( period = 17.132 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.973 ns                 ; 4.539 ns                ;
; 31.451 ns                               ; 58.49 MHz ( period = 17.098 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.004 ns                 ; 4.553 ns                ;
; 31.469 ns                               ; 58.61 MHz ( period = 17.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.004 ns                 ; 4.535 ns                ;
; 31.476 ns                               ; 58.66 MHz ( period = 17.048 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.000 ns                 ; 4.524 ns                ;
; 31.488 ns                               ; 58.74 MHz ( period = 17.024 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.990 ns                 ; 4.502 ns                ;
; 31.494 ns                               ; 58.78 MHz ( period = 17.012 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.982 ns                 ; 4.488 ns                ;
; 31.525 ns                               ; 59.00 MHz ( period = 16.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.452 ns                ;
; 31.566 ns                               ; 59.28 MHz ( period = 16.868 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.431 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.005 ns                 ; 4.361 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.656 ns                               ; 59.92 MHz ( period = 16.688 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.321 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.665 ns                               ; 59.99 MHz ( period = 16.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 4.355 ns                ;
; 31.668 ns                               ; 60.01 MHz ( period = 16.664 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.988 ns                 ; 4.320 ns                ;
; 31.681 ns                               ; 60.10 MHz ( period = 16.638 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.957 ns                 ; 4.276 ns                ;
; 31.702 ns                               ; 60.26 MHz ( period = 16.596 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.988 ns                 ; 4.286 ns                ;
; 31.730 ns                               ; 60.46 MHz ( period = 16.540 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.997 ns                 ; 4.267 ns                ;
; 31.759 ns                               ; 60.67 MHz ( period = 16.482 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.976 ns                 ; 4.217 ns                ;
; 31.787 ns                               ; 60.88 MHz ( period = 16.426 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.007 ns                 ; 4.220 ns                ;
; 31.795 ns                               ; 60.94 MHz ( period = 16.410 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.985 ns                 ; 4.190 ns                ;
; 31.805 ns                               ; 61.01 MHz ( period = 16.390 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.006 ns                 ; 4.201 ns                ;
; 31.807 ns                               ; 61.03 MHz ( period = 16.386 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.003 ns                 ; 4.196 ns                ;
; 31.819 ns                               ; 61.12 MHz ( period = 16.362 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 4.174 ns                ;
; 31.877 ns                               ; 61.55 MHz ( period = 16.246 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.017 ns                 ; 4.140 ns                ;
; 31.877 ns                               ; 61.55 MHz ( period = 16.246 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.017 ns                 ; 4.140 ns                ;
; 31.881 ns                               ; 61.58 MHz ( period = 16.238 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.995 ns                 ; 4.114 ns                ;
; 31.881 ns                               ; 61.58 MHz ( period = 16.238 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.988 ns                 ; 4.107 ns                ;
; 31.903 ns                               ; 61.75 MHz ( period = 16.194 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.975 ns                 ; 4.072 ns                ;
; 31.921 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.967 ns                 ; 4.046 ns                ;
; 31.936 ns                               ; 62.00 MHz ( period = 16.128 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.975 ns                 ; 4.039 ns                ;
; 31.954 ns                               ; 62.14 MHz ( period = 16.092 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.975 ns                 ; 4.021 ns                ;
; 31.954 ns                               ; 62.14 MHz ( period = 16.092 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.975 ns                 ; 4.021 ns                ;
; 31.969 ns                               ; 62.26 MHz ( period = 16.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11] ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.977 ns                 ; 4.008 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.695 ns                 ; 3.687 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.695 ns                 ; 3.687 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.715 ns                 ; 3.707 ns                ;
; 32.018 ns                               ; 62.64 MHz ( period = 15.964 ns )                    ; Tx_fifo_enable_2                                                                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.694 ns                 ; 3.676 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.023 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.974 ns                 ; 3.951 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.034 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.002 ns                 ; 3.968 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.993 ns                 ; 3.937 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.063 ns                               ; 63.00 MHz ( period = 15.874 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.996 ns                 ; 3.933 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.026 ns                 ; 3.958 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 0.926 ns                                ; 52.68 MHz ( period = 18.982 ns )                    ; Penny_power[10]                                                                                  ; Tx_control_4[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.753 ns                ;
; 0.930 ns                                ; 52.70 MHz ( period = 18.974 ns )                    ; Penny_power[6]                                                                                   ; Tx_control_4[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.749 ns                ;
; 0.931 ns                                ; 52.71 MHz ( period = 18.972 ns )                    ; Penny_power[8]                                                                                   ; Tx_control_4[4]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.748 ns                ;
; 0.933 ns                                ; 52.72 MHz ( period = 18.968 ns )                    ; Penny_power[11]                                                                                  ; Tx_control_4[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.746 ns                ;
; 0.934 ns                                ; 52.73 MHz ( period = 18.966 ns )                    ; Penny_power[9]                                                                                   ; Tx_control_4[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.745 ns                ;
; 0.934 ns                                ; 52.73 MHz ( period = 18.966 ns )                    ; Penny_power[5]                                                                                   ; Tx_control_4[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.745 ns                ;
; 0.935 ns                                ; 52.73 MHz ( period = 18.964 ns )                    ; Penny_power[7]                                                                                   ; Tx_control_4[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.744 ns                ;
; 0.935 ns                                ; 52.73 MHz ( period = 18.964 ns )                    ; Penny_power[4]                                                                                   ; Tx_control_4[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 1.679 ns                  ; 0.744 ns                ;
; 1.296 ns                                ; 54.82 MHz ( period = 18.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 6.043 ns                ;
; 1.351 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.957 ns                ;
; 1.449 ns                                ; 55.76 MHz ( period = 17.934 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.890 ns                ;
; 1.504 ns                                ; 56.10 MHz ( period = 17.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.804 ns                ;
; 1.582 ns                                ; 56.59 MHz ( period = 17.670 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.778 ns                ;
; 1.644 ns                                ; 57.00 MHz ( period = 17.544 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.664 ns                ;
; 1.687 ns                                ; 57.28 MHz ( period = 17.458 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.652 ns                ;
; 1.767 ns                                ; 57.81 MHz ( period = 17.298 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.572 ns                ;
; 1.797 ns                                ; 58.01 MHz ( period = 17.238 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.511 ns                ;
; 1.805 ns                                ; 58.07 MHz ( period = 17.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.534 ns                ;
; 1.840 ns                                ; 58.30 MHz ( period = 17.152 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.499 ns                ;
; 1.865 ns                                ; 58.47 MHz ( period = 17.102 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.474 ns                ;
; 1.890 ns                                ; 58.64 MHz ( period = 17.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.449 ns                ;
; 1.915 ns                                ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.424 ns                ;
; 1.920 ns                                ; 58.85 MHz ( period = 16.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.419 ns                ;
; 1.920 ns                                ; 58.85 MHz ( period = 16.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.419 ns                ;
; 1.928 ns                                ; 58.90 MHz ( period = 16.978 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.432 ns                ;
; 1.942 ns                                ; 59.00 MHz ( period = 16.948 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.397 ns                ;
; 1.958 ns                                ; 59.12 MHz ( period = 16.916 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.381 ns                ;
; 1.964 ns                                ; 59.16 MHz ( period = 16.904 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.375 ns                ;
; 1.965 ns                                ; 59.16 MHz ( period = 16.904 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.395 ns                ;
; 1.979 ns                                ; 59.26 MHz ( period = 16.874 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.329 ns                ;
; 1.983 ns                                ; 59.29 MHz ( period = 16.866 ns )                    ; CCcount[0]                                                                                       ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.329 ns                  ; 5.346 ns                ;
; 2.018 ns                                ; 59.54 MHz ( period = 16.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.321 ns                ;
; 2.018 ns                                ; 59.54 MHz ( period = 16.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.290 ns                ;
; 2.032 ns                                ; 59.64 MHz ( period = 16.768 ns )                    ; CCcount[1]                                                                                       ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.329 ns                  ; 5.297 ns                ;
; 2.043 ns                                ; 59.72 MHz ( period = 16.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.296 ns                ;
; 2.068 ns                                ; 59.89 MHz ( period = 16.696 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.271 ns                ;
; 2.073 ns                                ; 59.93 MHz ( period = 16.686 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.266 ns                ;
; 2.095 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.244 ns                ;
; 2.102 ns                                ; 60.14 MHz ( period = 16.628 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.206 ns                ;
; 2.117 ns                                ; 60.25 MHz ( period = 16.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.222 ns                ;
; 2.132 ns                                ; 60.36 MHz ( period = 16.568 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.176 ns                ;
; 2.171 ns                                ; 60.64 MHz ( period = 16.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.137 ns                ;
; 2.171 ns                                ; 60.64 MHz ( period = 16.492 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.189 ns                ;
; 2.192 ns                                ; 60.79 MHz ( period = 16.450 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.168 ns                ;
; 2.215 ns                                ; 60.97 MHz ( period = 16.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.124 ns                ;
; 2.219 ns                                ; 60.99 MHz ( period = 16.396 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.141 ns                ;
; 2.255 ns                                ; 61.27 MHz ( period = 16.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 5.053 ns                ;
; 2.282 ns                                ; 61.46 MHz ( period = 16.270 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.078 ns                ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 5.038 ns                ;
; 2.312 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 5.048 ns                ;
; 2.368 ns                                ; 62.13 MHz ( period = 16.096 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.971 ns                ;
; 2.377 ns                                ; 62.19 MHz ( period = 16.080 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.983 ns                ;
; 2.415 ns                                ; 62.49 MHz ( period = 16.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.893 ns                ;
; 2.421 ns                                ; 62.54 MHz ( period = 15.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.918 ns                ;
; 2.454 ns                                ; 62.80 MHz ( period = 15.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.885 ns                ;
; 2.484 ns                                ; 63.04 MHz ( period = 15.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.824 ns                ;
; 2.502 ns                                ; 63.17 MHz ( period = 15.830 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.858 ns                ;
; 2.522 ns                                ; 63.33 MHz ( period = 15.790 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.838 ns                ;
; 2.554 ns                                ; 63.60 MHz ( period = 15.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.754 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.740 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.765 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.671 ns                ;
; 2.707 ns                                ; 64.86 MHz ( period = 15.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10] ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.308 ns                  ; 4.601 ns                ;
; 2.734 ns                                ; 65.09 MHz ( period = 15.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.605 ns                ;
; 2.760 ns                                ; 65.30 MHz ( period = 15.314 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.600 ns                ;
; 2.769 ns                                ; 65.38 MHz ( period = 15.296 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.317 ns                  ; 4.548 ns                ;
; 2.797 ns                                ; 65.62 MHz ( period = 15.240 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.336 ns                  ; 4.539 ns                ;
; 2.814 ns                                ; 65.76 MHz ( period = 15.206 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.367 ns                  ; 4.553 ns                ;
; 2.832 ns                                ; 65.92 MHz ( period = 15.170 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.367 ns                  ; 4.535 ns                ;
; 2.839 ns                                ; 65.98 MHz ( period = 15.156 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.363 ns                  ; 4.524 ns                ;
; 2.851 ns                                ; 66.09 MHz ( period = 15.132 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.353 ns                  ; 4.502 ns                ;
; 2.857 ns                                ; 66.14 MHz ( period = 15.120 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.345 ns                  ; 4.488 ns                ;
; 2.887 ns                                ; 66.41 MHz ( period = 15.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]  ; state_PWM.00000                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.452 ns                ;
; 2.929 ns                                ; 66.77 MHz ( period = 14.976 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.431 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.007 ns                                ; 67.48 MHz ( period = 14.820 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.368 ns                  ; 4.361 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.019 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.340 ns                  ; 4.321 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.028 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.383 ns                  ; 4.355 ns                ;
; 3.030 ns                                ; 67.70 MHz ( period = 14.772 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.350 ns                  ; 4.320 ns                ;
; 3.044 ns                                ; 67.82 MHz ( period = 14.746 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.320 ns                  ; 4.276 ns                ;
; 3.064 ns                                ; 68.01 MHz ( period = 14.704 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                   ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.350 ns                  ; 4.286 ns                ;
; 3.093 ns                                ; 68.27 MHz ( period = 14.648 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.360 ns                  ; 4.267 ns                ;
; 3.122 ns                                ; 68.54 MHz ( period = 14.590 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.339 ns                  ; 4.217 ns                ;
; 3.150 ns                                ; 68.80 MHz ( period = 14.534 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.370 ns                  ; 4.220 ns                ;
; 3.158 ns                                ; 68.88 MHz ( period = 14.518 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.348 ns                  ; 4.190 ns                ;
; 3.168 ns                                ; 68.98 MHz ( period = 14.498 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.369 ns                  ; 4.201 ns                ;
; 3.170 ns                                ; 68.99 MHz ( period = 14.494 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.366 ns                  ; 4.196 ns                ;
; 3.182 ns                                ; 69.11 MHz ( period = 14.470 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 4.174 ns                ;
; 3.240 ns                                ; 69.67 MHz ( period = 14.354 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[12]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.380 ns                  ; 4.140 ns                ;
; 3.240 ns                                ; 69.67 MHz ( period = 14.354 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.380 ns                  ; 4.140 ns                ;
; 3.243 ns                                ; 69.71 MHz ( period = 14.346 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.350 ns                  ; 4.107 ns                ;
; 3.244 ns                                ; 69.71 MHz ( period = 14.346 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.358 ns                  ; 4.114 ns                ;
; 3.265 ns                                ; 69.92 MHz ( period = 14.302 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.337 ns                  ; 4.072 ns                ;
; 3.283 ns                                ; 70.10 MHz ( period = 14.266 ns )                    ; CCcount[2]                                                                                       ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.329 ns                  ; 4.046 ns                ;
; 3.298 ns                                ; 70.24 MHz ( period = 14.236 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.337 ns                  ; 4.039 ns                ;
; 3.317 ns                                ; 70.42 MHz ( period = 14.200 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[5]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.338 ns                  ; 4.021 ns                ;
; 3.317 ns                                ; 70.42 MHz ( period = 14.200 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[8]                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.338 ns                  ; 4.021 ns                ;
; 3.331 ns                                ; 70.57 MHz ( period = 14.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11] ; state_PWM.00001                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.339 ns                  ; 4.008 ns                ;
; 3.366 ns                                ; 57.25 MHz ( period = 17.467 ns )                    ; DFS0~reg0                                                                                        ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 17.482 ns                 ; 14.116 ns               ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.057 ns                  ; 3.687 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.057 ns                  ; 3.687 ns                ;
; 3.370 ns                                ; 70.96 MHz ( period = 14.092 ns )                    ; Tx_fifo_enable                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.077 ns                  ; 3.707 ns                ;
; 3.380 ns                                ; 71.06 MHz ( period = 14.072 ns )                    ; Tx_fifo_enable_2                                                                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.056 ns                  ; 3.676 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.386 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.337 ns                  ; 3.951 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.397 ns                                ; 71.23 MHz ( period = 14.040 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.365 ns                  ; 3.968 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.419 ns                                ; 71.45 MHz ( period = 13.996 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.356 ns                  ; 3.937 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.426 ns                                ; 71.52 MHz ( period = 13.982 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.359 ns                  ; 3.933 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; 3.431 ns                                ; 71.57 MHz ( period = 13.972 ns )                    ; fifo_enable                                                                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.389 ns                  ; 3.958 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.484 ns                               ; 157.51 MHz ( period = 6.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.085 ns                ;
; 14.554 ns                               ; 159.26 MHz ( period = 6.279 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 6.015 ns                ;
; 14.583 ns                               ; 160.00 MHz ( period = 6.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.986 ns                ;
; 14.644 ns                               ; 161.58 MHz ( period = 6.189 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.925 ns                ;
; 14.673 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.896 ns                ;
; 14.693 ns                               ; 162.87 MHz ( period = 6.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.876 ns                ;
; 14.694 ns                               ; 162.89 MHz ( period = 6.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.875 ns                ;
; 14.722 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.847 ns                ;
; 14.723 ns                               ; 163.67 MHz ( period = 6.110 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.846 ns                ;
; 14.739 ns                               ; 164.10 MHz ( period = 6.094 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.830 ns                ;
; 14.739 ns                               ; 164.10 MHz ( period = 6.094 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.830 ns                ;
; 14.826 ns                               ; 166.47 MHz ( period = 6.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.743 ns                ;
; 14.829 ns                               ; 166.56 MHz ( period = 6.004 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.740 ns                ;
; 14.871 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.698 ns                ;
; 14.872 ns                               ; 167.76 MHz ( period = 5.961 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.697 ns                ;
; 14.878 ns                               ; 167.93 MHz ( period = 5.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.691 ns                ;
; 14.879 ns                               ; 167.95 MHz ( period = 5.954 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.690 ns                ;
; 14.904 ns                               ; 168.66 MHz ( period = 5.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.665 ns                ;
; 14.946 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.623 ns                ;
; 14.963 ns                               ; 170.36 MHz ( period = 5.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.606 ns                ;
; 14.966 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.215 ns                ;
; 14.968 ns                               ; 170.50 MHz ( period = 5.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.213 ns                ;
; 14.991 ns                               ; 171.17 MHz ( period = 5.842 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.578 ns                ;
; 14.992 ns                               ; 171.20 MHz ( period = 5.841 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.577 ns                ;
; 14.994 ns                               ; 171.26 MHz ( period = 5.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.575 ns                ;
; 14.995 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.186 ns                ;
; 14.997 ns                               ; 171.35 MHz ( period = 5.836 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.184 ns                ;
; 15.001 ns                               ; 171.47 MHz ( period = 5.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.568 ns                ;
; 15.024 ns                               ; 172.15 MHz ( period = 5.809 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.545 ns                ;
; 15.043 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.526 ns                ;
; 15.044 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.525 ns                ;
; 15.146 ns                               ; 175.84 MHz ( period = 5.687 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.035 ns                ;
; 15.147 ns                               ; 175.87 MHz ( period = 5.686 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.034 ns                ;
; 15.151 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.030 ns                ;
; 15.153 ns                               ; 176.06 MHz ( period = 5.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 5.028 ns                ;
; 15.266 ns                               ; 179.63 MHz ( period = 5.567 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.915 ns                ;
; 15.267 ns                               ; 179.66 MHz ( period = 5.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.914 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.274 ns                ;
; 15.316 ns                               ; 181.26 MHz ( period = 5.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.865 ns                ;
; 15.318 ns                               ; 181.32 MHz ( period = 5.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.863 ns                ;
; 15.333 ns                               ; 181.82 MHz ( period = 5.500 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.236 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.396 ns                               ; 183.92 MHz ( period = 5.437 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.173 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.157 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.453 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.116 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.455 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.114 ns                ;
; 15.498 ns                               ; 187.44 MHz ( period = 5.335 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.071 ns                ;
; 15.513 ns                               ; 187.97 MHz ( period = 5.320 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.056 ns                ;
; 15.527 ns                               ; 188.47 MHz ( period = 5.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.042 ns                ;
; 15.542 ns                               ; 189.00 MHz ( period = 5.291 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.027 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.569 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.000 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.572 ns                               ; 190.08 MHz ( period = 5.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.997 ns                ;
; 15.683 ns                               ; 194.17 MHz ( period = 5.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.886 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.686 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.883 ns                ;
; 15.698 ns                               ; 194.74 MHz ( period = 5.135 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.871 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.729 ns                               ; 195.92 MHz ( period = 5.104 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.840 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.761 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.808 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.795 ns                               ; 198.49 MHz ( period = 5.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.774 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.755 ns                ;
; 15.820 ns                               ; 199.48 MHz ( period = 5.013 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.749 ns                ;
; 15.848 ns                               ; 200.60 MHz ( period = 4.985 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.721 ns                ;
; 15.863 ns                               ; 201.21 MHz ( period = 4.970 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.706 ns                ;
; 15.865 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.704 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.698 ns                ;
; 15.877 ns                               ; 201.78 MHz ( period = 4.956 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.692 ns                ;
; 15.922 ns                               ; 203.62 MHz ( period = 4.911 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.647 ns                ;
; 15.981 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.200 ns                ;
; 15.981 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.200 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.579 ns                ;
; 15.996 ns                               ; 206.74 MHz ( period = 4.837 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.573 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.534 ns                ;
; 16.038 ns                               ; 208.55 MHz ( period = 4.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.143 ns                ;
; 16.038 ns                               ; 208.55 MHz ( period = 4.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.143 ns                ;
; 16.041 ns                               ; 208.68 MHz ( period = 4.792 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.528 ns                ;
; 16.154 ns                               ; 213.72 MHz ( period = 4.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.027 ns                ;
; 16.154 ns                               ; 213.72 MHz ( period = 4.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.027 ns                ;
; 16.157 ns                               ; 213.86 MHz ( period = 4.676 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.024 ns                ;
; 16.157 ns                               ; 213.86 MHz ( period = 4.676 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 4.024 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.213 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.356 ns                ;
; 16.219 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.350 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.333 ns                ;
; 16.264 ns                               ; 218.87 MHz ( period = 4.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.305 ns                ;
; 16.271 ns                               ; 219.20 MHz ( period = 4.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.910 ns                ;
; 16.271 ns                               ; 219.20 MHz ( period = 4.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.910 ns                ;
; 16.312 ns                               ; 221.19 MHz ( period = 4.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.257 ns                ;
; 16.314 ns                               ; 221.29 MHz ( period = 4.519 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.867 ns                ;
; 16.314 ns                               ; 221.29 MHz ( period = 4.519 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.867 ns                ;
; 16.352 ns                               ; 223.16 MHz ( period = 4.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.217 ns                ;
; 16.357 ns                               ; 223.41 MHz ( period = 4.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.212 ns                ;
; 16.377 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.192 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.801 ns                ;
; 16.380 ns                               ; 224.57 MHz ( period = 4.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.801 ns                ;
; 16.397 ns                               ; 225.43 MHz ( period = 4.436 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.172 ns                ;
; 16.422 ns                               ; 226.71 MHz ( period = 4.411 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.147 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.561 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 3.561 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 16.774 ns                               ; 246.37 MHz ( period = 4.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.795 ns                ;
; 17.359 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 2.822 ns                ;
; 17.359 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 2.822 ns                ;
; 18.006 ns                               ; 353.73 MHz ( period = 2.827 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.181 ns                 ; 2.175 ns                ;
; 18.297 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.272 ns                ;
; 18.324 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.245 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.552 ns ; 304.79 MHz ( period = 3.281 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.019 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.656 ns ; 314.76 MHz ( period = 3.177 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.915 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.791 ns ; 328.73 MHz ( period = 3.042 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.780 ns                ;
; 17.869 ns ; 337.38 MHz ( period = 2.964 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.701 ns                ;
; 17.869 ns ; 337.38 MHz ( period = 2.964 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.701 ns                ;
; 17.877 ns ; 338.29 MHz ( period = 2.956 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.693 ns                ;
; 17.877 ns ; 338.29 MHz ( period = 2.956 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.693 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 17.895 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.676 ns                ;
; 18.108 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.462 ns                ;
; 18.108 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.462 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.454 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.454 ns                ;
; 19.369 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.200 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -7.892 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 0.749 ns                 ;
; -7.883 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 0.758 ns                 ;
; -7.881 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 0.760 ns                 ;
; -7.739 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 0.902 ns                 ;
; -7.599 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.642 ns                   ; 1.043 ns                 ;
; -7.588 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 1.053 ns                 ;
; -7.583 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.642 ns                   ; 1.059 ns                 ;
; -7.520 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 1.121 ns                 ;
; -7.507 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.642 ns                   ; 1.135 ns                 ;
; -7.422 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.641 ns                   ; 1.219 ns                 ;
; -7.251 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.644 ns                   ; 1.393 ns                 ;
; -7.229 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.639 ns                   ; 1.410 ns                 ;
; -7.220 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.652 ns                   ; 1.432 ns                 ;
; -7.119 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.614 ns                   ; 1.495 ns                 ;
; -6.900 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.669 ns                   ; 1.769 ns                 ;
; -6.897 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.669 ns                   ; 1.772 ns                 ;
; -6.891 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.669 ns                   ; 1.778 ns                 ;
; -6.856 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.645 ns                   ; 1.789 ns                 ;
; -6.673 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.650 ns                   ; 1.977 ns                 ;
; -6.446 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.663 ns                   ; 2.217 ns                 ;
; -6.433 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.627 ns                   ; 2.194 ns                 ;
; -6.425 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.632 ns                   ; 2.207 ns                 ;
; -6.328 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.650 ns                   ; 2.322 ns                 ;
; -4.681 ns                               ; conf[1]                                                                                                                        ; q[0]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.763 ns                   ; 4.082 ns                 ;
; -2.527 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.736 ns                 ;
; -2.522 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.741 ns                 ;
; -2.520 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.743 ns                 ;
; -2.519 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[4]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[4]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.744 ns                 ;
; -2.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.744 ns                 ;
; -2.480 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.586 ns                   ; 4.106 ns                 ;
; -2.452 ns                               ; Merc_serialno[1]                                                                                                               ; Tx_control_2[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.734 ns                 ;
; -2.450 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.736 ns                 ;
; -2.448 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.738 ns                 ;
; -2.445 ns                               ; spectrum[14]                                                                                                                   ; EP4_data[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.741 ns                 ;
; -2.443 ns                               ; spectrum[3]                                                                                                                    ; EP4_data[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.743 ns                 ;
; -2.441 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.745 ns                 ;
; -2.441 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.745 ns                 ;
; -2.440 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.746 ns                 ;
; -2.435 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.751 ns                 ;
; -2.369 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.894 ns                 ;
; -2.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.895 ns                 ;
; -2.362 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.901 ns                 ;
; -2.348 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 0.915 ns                 ;
; -2.293 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.893 ns                 ;
; -2.291 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.895 ns                 ;
; -2.291 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.895 ns                 ;
; -2.287 ns                               ; Penny_serialno[5]                                                                                                              ; Tx_control_3[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.899 ns                 ;
; -2.280 ns                               ; Merc_serialno[3]                                                                                                               ; Tx_control_2[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.906 ns                 ;
; -2.271 ns                               ; Penny_serialno[4]                                                                                                              ; Tx_control_3[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 0.915 ns                 ;
; -2.247 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.735 ns                 ;
; -2.246 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.736 ns                 ;
; -2.238 ns                               ; Tx_q[10]                                                                                                                       ; Tx_q[11]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.744 ns                 ;
; -2.236 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.746 ns                 ;
; -2.220 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.043 ns                 ;
; -2.114 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.262 ns                   ; 1.148 ns                 ;
; -2.087 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.895 ns                 ;
; -2.083 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.899 ns                 ;
; -2.083 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.899 ns                 ;
; -2.083 ns                               ; Tx_q[8]                                                                                                                        ; Tx_data[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.899 ns                 ;
; -2.080 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.902 ns                 ;
; -2.079 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.903 ns                 ;
; -2.078 ns                               ; Tx_q[15]                                                                                                                       ; Tx_data[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.904 ns                 ;
; -2.076 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.906 ns                 ;
; -2.074 ns                               ; Tx_q[14]                                                                                                                       ; Tx_data[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.908 ns                 ;
; -2.072 ns                               ; Tx_q[14]                                                                                                                       ; Tx_q[15]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.910 ns                 ;
; -2.070 ns                               ; Tx_q[12]                                                                                                                       ; Tx_data[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.912 ns                 ;
; -2.069 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.913 ns                 ;
; -2.069 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 0.913 ns                 ;
; -2.053 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.259 ns                   ; 1.206 ns                 ;
; -2.020 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.243 ns                 ;
; -2.019 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.244 ns                 ;
; -2.014 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.249 ns                 ;
; -2.014 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.249 ns                 ;
; -1.930 ns                               ; Tx_q[1]                                                                                                                        ; Tx_q[2]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.052 ns                 ;
; -1.921 ns                               ; Tx_q[8]                                                                                                                        ; Tx_q[9]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.061 ns                 ;
; -1.921 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.061 ns                 ;
; -1.868 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.354 ns                   ; 1.486 ns                 ;
; -1.864 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.358 ns                   ; 1.494 ns                 ;
; -1.855 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.366 ns                   ; 1.511 ns                 ;
; -1.809 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.454 ns                 ;
; -1.768 ns                               ; Tx_q[9]                                                                                                                        ; Tx_data[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.214 ns                 ;
; -1.767 ns                               ; Tx_q[1]                                                                                                                        ; Tx_data[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.214 ns                 ;
; -1.731 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.252 ns                 ;
; -1.724 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.264 ns                   ; 1.540 ns                 ;
; -1.700 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.001                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.586 ns                   ; 4.886 ns                 ;
; -1.692 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.254 ns                   ; 1.562 ns                 ;
; -1.672 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.001                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.339 ns                   ; 5.667 ns                 ;
; -1.669 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.313 ns                 ;
; -1.652 ns                               ; AD_state[6]                                                                                                                    ; register[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.262 ns                   ; 1.610 ns                 ;
; -1.635 ns                               ; Merc_serialno[4]                                                                                                               ; Tx_control_2[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.195 ns                   ; 1.560 ns                 ;
; -1.599 ns                               ; Penny_serialno[7]                                                                                                              ; Tx_control_3[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.186 ns                   ; 1.587 ns                 ;
; -1.584 ns                               ; Tx_q[9]                                                                                                                        ; Tx_q[10]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.399 ns                 ;
; -1.572 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.271 ns                   ; 1.699 ns                 ;
; -1.552 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.176 ns                   ; 1.624 ns                 ;
; -1.550 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.002 ns                   ; 1.452 ns                 ;
; -1.550 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.179 ns                   ; 1.629 ns                 ;
; -1.544 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.176 ns                   ; 1.632 ns                 ;
; -1.541 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 1.840 ns                 ;
; -1.540 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 1.841 ns                 ;
; -1.538 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.725 ns                 ;
; -1.538 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.725 ns                 ;
; -1.537 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.383 ns                   ; 1.846 ns                 ;
; -1.533 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.170 ns                   ; 1.637 ns                 ;
; -1.523 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.972 ns                   ; 1.449 ns                 ;
; -1.522 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.159 ns                   ; 1.637 ns                 ;
; -1.520 ns                               ; Merc_serialno[5]                                                                                                               ; Tx_control_2[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.161 ns                   ; 1.641 ns                 ;
; -1.506 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 1.875 ns                 ;
; -1.504 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.377 ns                   ; 1.873 ns                 ;
; -1.495 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.383 ns                   ; 1.888 ns                 ;
; -1.452 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.811 ns                 ;
; -1.416 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.326 ns                   ; 1.910 ns                 ;
; -1.408 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.351 ns                   ; 3.943 ns                 ;
; -1.405 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.326 ns                   ; 1.921 ns                 ;
; -1.404 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.577 ns                 ;
; -1.382 ns                               ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                       ; I2SAudioOut:I2SAO|data[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.601 ns                 ;
; -1.370 ns                               ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                        ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.613 ns                 ;
; -1.366 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.897 ns                 ;
; -1.361 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.354 ns                   ; 1.993 ns                 ;
; -1.352 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[4]                                                                                       ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.631 ns                 ;
; -1.352 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.972 ns                   ; 1.620 ns                 ;
; -1.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.915 ns                 ;
; -1.338 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.925 ns                 ;
; -1.325 ns                               ; AD_state[4]                                                                                                                    ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.264 ns                   ; 1.939 ns                 ;
; -1.280 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 1.983 ns                 ;
; -1.276 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.706 ns                 ;
; -1.259 ns                               ; q[7]                                                                                                                           ; q[8]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.258 ns                   ; 1.999 ns                 ;
; -1.253 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.010 ns                 ;
; -1.228 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.259 ns                   ; 2.031 ns                 ;
; -1.224 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.001                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.586 ns                   ; 5.362 ns                 ;
; -1.223 ns                               ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                       ; I2SAudioOut:I2SAO|data[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.983 ns                   ; 1.760 ns                 ;
; -1.215 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 2.166 ns                 ;
; -1.213 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.047 ns                   ; 1.834 ns                 ;
; -1.206 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.047 ns                   ; 1.841 ns                 ;
; -1.194 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.069 ns                 ;
; -1.190 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.047 ns                   ; 1.857 ns                 ;
; -1.189 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.074 ns                 ;
; -1.169 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.094 ns                 ;
; -1.168 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.047 ns                   ; 1.879 ns                 ;
; -1.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.100 ns                 ;
; -1.161 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.384 ns                   ; 2.223 ns                 ;
; -1.159 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 2.222 ns                 ;
; -1.158 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 2.223 ns                 ;
; -1.158 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.105 ns                 ;
; -1.152 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.830 ns                 ;
; -1.149 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.384 ns                   ; 2.235 ns                 ;
; -1.141 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.841 ns                 ;
; -1.126 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.380 ns                   ; 2.254 ns                 ;
; -1.114 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.868 ns                 ;
; -1.108 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.375 ns                   ; 2.267 ns                 ;
; -1.107 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 1.875 ns                 ;
; -1.103 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.160 ns                 ;
; -1.098 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.165 ns                 ;
; -1.085 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.345 ns                   ; 2.260 ns                 ;
; -1.081 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.372 ns                   ; 2.291 ns                 ;
; -1.072 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.191 ns                 ;
; -1.063 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.200 ns                 ;
; -1.041 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.349 ns                   ; 2.308 ns                 ;
; -1.031 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[4]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.950 ns                 ;
; -1.031 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[3]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.950 ns                 ;
; -1.031 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[1]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.950 ns                 ;
; -1.031 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[5]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.981 ns                   ; 1.950 ns                 ;
; -1.025 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.362 ns                   ; 2.337 ns                 ;
; -1.017 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.246 ns                 ;
; -1.006 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.330 ns                   ; 2.324 ns                 ;
; -0.997 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.359 ns                   ; 2.362 ns                 ;
; -0.989 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.274 ns                 ;
; -0.986 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.277 ns                 ;
; -0.982 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                      ; I2SAudioOut:I2SIQO|data[15]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.977 ns                   ; 1.995 ns                 ;
; -0.981 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.282 ns                 ;
; -0.977 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.286 ns                 ;
; -0.976 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.381 ns                   ; 2.405 ns                 ;
; -0.955 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.308 ns                 ;
; -0.931 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.332 ns                 ;
; -0.925 ns                               ; AD_state[6]                                                                                                                    ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.261 ns                   ; 2.336 ns                 ;
; -0.900 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.363 ns                 ;
; -0.891 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.372 ns                 ;
; -0.879 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.362 ns                   ; 2.483 ns                 ;
; -0.868 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.395 ns                 ;
; -0.856 ns                               ; AD_state[6]                                                                                                                    ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.226 ns                   ; 2.370 ns                 ;
; -0.856 ns                               ; AD_state[6]                                                                                                                    ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.226 ns                   ; 2.370 ns                 ;
; -0.856 ns                               ; AD_state[6]                                                                                                                    ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.226 ns                   ; 2.370 ns                 ;
; -0.856 ns                               ; AD_state[6]                                                                                                                    ; register[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.226 ns                   ; 2.370 ns                 ;
; -0.849 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 2.133 ns                 ;
; -0.845 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.418 ns                 ;
; -0.843 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.345 ns                   ; 2.502 ns                 ;
; -0.838 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.050 ns                   ; 2.212 ns                 ;
; -0.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.449 ns                 ;
; -0.813 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.982 ns                   ; 2.169 ns                 ;
; -0.810 ns                               ; AD_state[6]                                                                                                                    ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.228 ns                   ; 2.418 ns                 ;
; -0.809 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.050 ns                   ; 2.241 ns                 ;
; -0.805 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.458 ns                 ;
; -0.800 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.056 ns                   ; 2.256 ns                 ;
; -0.800 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.052 ns                   ; 2.252 ns                 ;
; -0.799 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.377 ns                   ; 2.578 ns                 ;
; -0.796 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.052 ns                   ; 2.256 ns                 ;
; -0.792 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.056 ns                   ; 2.264 ns                 ;
; -0.790 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.377 ns                   ; 2.587 ns                 ;
; -0.787 ns                               ; spectrum_state.001                                                                                                             ; bits[3]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.263 ns                   ; 2.476 ns                 ;
; -0.785 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.052 ns                   ; 2.267 ns                 ;
; -0.776 ns                               ; state_PWM.00101                                                                                                                ; fifo_enable                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.953 ns                   ; 2.177 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -6.876 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 0.749 ns                 ;
; -6.867 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 0.758 ns                 ;
; -6.865 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 0.760 ns                 ;
; -6.723 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 0.902 ns                 ;
; -6.583 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.626 ns                   ; 1.043 ns                 ;
; -6.572 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 1.053 ns                 ;
; -6.567 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.626 ns                   ; 1.059 ns                 ;
; -6.504 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 1.121 ns                 ;
; -6.491 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.626 ns                   ; 1.135 ns                 ;
; -6.406 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.625 ns                   ; 1.219 ns                 ;
; -6.235 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.628 ns                   ; 1.393 ns                 ;
; -6.213 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.623 ns                   ; 1.410 ns                 ;
; -6.204 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.636 ns                   ; 1.432 ns                 ;
; -6.103 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.598 ns                   ; 1.495 ns                 ;
; -5.884 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.653 ns                   ; 1.769 ns                 ;
; -5.881 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.653 ns                   ; 1.772 ns                 ;
; -5.875 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.653 ns                   ; 1.778 ns                 ;
; -5.840 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.629 ns                   ; 1.789 ns                 ;
; -5.657 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.634 ns                   ; 1.977 ns                 ;
; -5.430 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.647 ns                   ; 2.217 ns                 ;
; -5.417 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.611 ns                   ; 2.194 ns                 ;
; -5.409 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.616 ns                   ; 2.207 ns                 ;
; -5.312 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.634 ns                   ; 2.322 ns                 ;
; -1.511 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.736 ns                 ;
; -1.506 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.741 ns                 ;
; -1.504 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.743 ns                 ;
; -1.503 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[4]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[4]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.744 ns                 ;
; -1.503 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.744 ns                 ;
; -1.464 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.570 ns                   ; 4.106 ns                 ;
; -1.436 ns                               ; Merc_serialno[1]                                                                                                               ; Tx_control_2[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.734 ns                 ;
; -1.434 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.736 ns                 ;
; -1.432 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.738 ns                 ;
; -1.429 ns                               ; spectrum[14]                                                                                                                   ; EP4_data[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.741 ns                 ;
; -1.427 ns                               ; spectrum[3]                                                                                                                    ; EP4_data[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.743 ns                 ;
; -1.425 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.745 ns                 ;
; -1.425 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.745 ns                 ;
; -1.424 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.746 ns                 ;
; -1.419 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.751 ns                 ;
; -1.353 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.894 ns                 ;
; -1.352 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.895 ns                 ;
; -1.346 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.901 ns                 ;
; -1.332 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 0.915 ns                 ;
; -1.277 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.893 ns                 ;
; -1.275 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.895 ns                 ;
; -1.275 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.895 ns                 ;
; -1.271 ns                               ; Penny_serialno[5]                                                                                                              ; Tx_control_3[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.899 ns                 ;
; -1.264 ns                               ; Merc_serialno[3]                                                                                                               ; Tx_control_2[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.906 ns                 ;
; -1.255 ns                               ; Penny_serialno[4]                                                                                                              ; Tx_control_3[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 0.915 ns                 ;
; -1.231 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.735 ns                 ;
; -1.230 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.736 ns                 ;
; -1.222 ns                               ; Tx_q[10]                                                                                                                       ; Tx_q[11]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.744 ns                 ;
; -1.220 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.746 ns                 ;
; -1.204 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.043 ns                 ;
; -1.098 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.246 ns                   ; 1.148 ns                 ;
; -1.071 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.895 ns                 ;
; -1.067 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.899 ns                 ;
; -1.067 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.899 ns                 ;
; -1.067 ns                               ; Tx_q[8]                                                                                                                        ; Tx_data[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.899 ns                 ;
; -1.064 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.902 ns                 ;
; -1.063 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.903 ns                 ;
; -1.062 ns                               ; Tx_q[15]                                                                                                                       ; Tx_data[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.904 ns                 ;
; -1.060 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.906 ns                 ;
; -1.058 ns                               ; Tx_q[14]                                                                                                                       ; Tx_data[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.908 ns                 ;
; -1.056 ns                               ; Tx_q[14]                                                                                                                       ; Tx_q[15]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.910 ns                 ;
; -1.054 ns                               ; Tx_q[12]                                                                                                                       ; Tx_data[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.912 ns                 ;
; -1.053 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.913 ns                 ;
; -1.053 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 0.913 ns                 ;
; -1.037 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.243 ns                   ; 1.206 ns                 ;
; -1.004 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.243 ns                 ;
; -1.003 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.244 ns                 ;
; -0.998 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.249 ns                 ;
; -0.998 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.249 ns                 ;
; -0.914 ns                               ; Tx_q[1]                                                                                                                        ; Tx_q[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.052 ns                 ;
; -0.905 ns                               ; Tx_q[8]                                                                                                                        ; Tx_q[9]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.061 ns                 ;
; -0.905 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.061 ns                 ;
; -0.852 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.338 ns                   ; 1.486 ns                 ;
; -0.848 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.342 ns                   ; 1.494 ns                 ;
; -0.839 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.350 ns                   ; 1.511 ns                 ;
; -0.793 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.454 ns                 ;
; -0.752 ns                               ; Tx_q[9]                                                                                                                        ; Tx_data[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.214 ns                 ;
; -0.751 ns                               ; Tx_q[1]                                                                                                                        ; Tx_data[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.214 ns                 ;
; -0.715 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.252 ns                 ;
; -0.708 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.248 ns                   ; 1.540 ns                 ;
; -0.684 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.001                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.570 ns                   ; 4.886 ns                 ;
; -0.676 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.238 ns                   ; 1.562 ns                 ;
; -0.656 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.001                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.323 ns                   ; 5.667 ns                 ;
; -0.653 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.313 ns                 ;
; -0.636 ns                               ; AD_state[6]                                                                                                                    ; register[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.246 ns                   ; 1.610 ns                 ;
; -0.619 ns                               ; Merc_serialno[4]                                                                                                               ; Tx_control_2[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.179 ns                   ; 1.560 ns                 ;
; -0.583 ns                               ; Penny_serialno[7]                                                                                                              ; Tx_control_3[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.170 ns                   ; 1.587 ns                 ;
; -0.568 ns                               ; Tx_q[9]                                                                                                                        ; Tx_q[10]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.399 ns                 ;
; -0.556 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.255 ns                   ; 1.699 ns                 ;
; -0.536 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.160 ns                   ; 1.624 ns                 ;
; -0.534 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.986 ns                   ; 1.452 ns                 ;
; -0.534 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.163 ns                   ; 1.629 ns                 ;
; -0.528 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.160 ns                   ; 1.632 ns                 ;
; -0.525 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 1.840 ns                 ;
; -0.524 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 1.841 ns                 ;
; -0.522 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.725 ns                 ;
; -0.522 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.725 ns                 ;
; -0.521 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.367 ns                   ; 1.846 ns                 ;
; -0.517 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.154 ns                   ; 1.637 ns                 ;
; -0.507 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.956 ns                   ; 1.449 ns                 ;
; -0.506 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.143 ns                   ; 1.637 ns                 ;
; -0.504 ns                               ; Merc_serialno[5]                                                                                                               ; Tx_control_2[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.145 ns                   ; 1.641 ns                 ;
; -0.490 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 1.875 ns                 ;
; -0.488 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.361 ns                   ; 1.873 ns                 ;
; -0.479 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.367 ns                   ; 1.888 ns                 ;
; -0.436 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.811 ns                 ;
; -0.400 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.310 ns                   ; 1.910 ns                 ;
; -0.392 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.335 ns                   ; 3.943 ns                 ;
; -0.389 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.310 ns                   ; 1.921 ns                 ;
; -0.388 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.577 ns                 ;
; -0.366 ns                               ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                       ; I2SAudioOut:I2SAO|data[12]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.601 ns                 ;
; -0.354 ns                               ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                        ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.613 ns                 ;
; -0.350 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.897 ns                 ;
; -0.345 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.338 ns                   ; 1.993 ns                 ;
; -0.336 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[4]                                                                                       ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.631 ns                 ;
; -0.336 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.956 ns                   ; 1.620 ns                 ;
; -0.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.915 ns                 ;
; -0.322 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.925 ns                 ;
; -0.309 ns                               ; AD_state[4]                                                                                                                    ; register[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.248 ns                   ; 1.939 ns                 ;
; -0.264 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 1.983 ns                 ;
; -0.260 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.706 ns                 ;
; -0.243 ns                               ; q[7]                                                                                                                           ; q[8]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.242 ns                   ; 1.999 ns                 ;
; -0.237 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.010 ns                 ;
; -0.212 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.243 ns                   ; 2.031 ns                 ;
; -0.208 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.001                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.570 ns                   ; 5.362 ns                 ;
; -0.207 ns                               ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                       ; I2SAudioOut:I2SAO|data[11]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.967 ns                   ; 1.760 ns                 ;
; -0.199 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 2.166 ns                 ;
; -0.197 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.031 ns                   ; 1.834 ns                 ;
; -0.190 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.031 ns                   ; 1.841 ns                 ;
; -0.178 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.069 ns                 ;
; -0.174 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.031 ns                   ; 1.857 ns                 ;
; -0.173 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.074 ns                 ;
; -0.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.094 ns                 ;
; -0.152 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.031 ns                   ; 1.879 ns                 ;
; -0.147 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.100 ns                 ;
; -0.145 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.368 ns                   ; 2.223 ns                 ;
; -0.143 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 2.222 ns                 ;
; -0.142 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 2.223 ns                 ;
; -0.142 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.105 ns                 ;
; -0.136 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.830 ns                 ;
; -0.133 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.368 ns                   ; 2.235 ns                 ;
; -0.125 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.841 ns                 ;
; -0.110 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.364 ns                   ; 2.254 ns                 ;
; -0.098 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.868 ns                 ;
; -0.092 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.359 ns                   ; 2.267 ns                 ;
; -0.091 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 1.875 ns                 ;
; -0.087 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.160 ns                 ;
; -0.082 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.165 ns                 ;
; -0.069 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.329 ns                   ; 2.260 ns                 ;
; -0.065 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.356 ns                   ; 2.291 ns                 ;
; -0.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.191 ns                 ;
; -0.047 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.200 ns                 ;
; -0.025 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.333 ns                   ; 2.308 ns                 ;
; -0.015 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.950 ns                 ;
; -0.015 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.950 ns                 ;
; -0.015 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.950 ns                 ;
; -0.015 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.965 ns                   ; 1.950 ns                 ;
; -0.009 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.346 ns                   ; 2.337 ns                 ;
; -0.001 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.246 ns                 ;
; 0.010 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.314 ns                   ; 2.324 ns                 ;
; 0.019 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.343 ns                   ; 2.362 ns                 ;
; 0.027 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.274 ns                 ;
; 0.030 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.277 ns                 ;
; 0.034 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                      ; I2SAudioOut:I2SIQO|data[15]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.961 ns                   ; 1.995 ns                 ;
; 0.035 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.282 ns                 ;
; 0.039 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.286 ns                 ;
; 0.040 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.365 ns                   ; 2.405 ns                 ;
; 0.061 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.308 ns                 ;
; 0.085 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.332 ns                 ;
; 0.091 ns                                ; AD_state[6]                                                                                                                    ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.245 ns                   ; 2.336 ns                 ;
; 0.116 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.363 ns                 ;
; 0.125 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.372 ns                 ;
; 0.137 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.346 ns                   ; 2.483 ns                 ;
; 0.148 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.395 ns                 ;
; 0.160 ns                                ; AD_state[6]                                                                                                                    ; register[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.210 ns                   ; 2.370 ns                 ;
; 0.160 ns                                ; AD_state[6]                                                                                                                    ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.210 ns                   ; 2.370 ns                 ;
; 0.160 ns                                ; AD_state[6]                                                                                                                    ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.210 ns                   ; 2.370 ns                 ;
; 0.160 ns                                ; AD_state[6]                                                                                                                    ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.210 ns                   ; 2.370 ns                 ;
; 0.167 ns                                ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 2.133 ns                 ;
; 0.171 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.418 ns                 ;
; 0.173 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.329 ns                   ; 2.502 ns                 ;
; 0.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.034 ns                   ; 2.212 ns                 ;
; 0.202 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.449 ns                 ;
; 0.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.966 ns                   ; 2.169 ns                 ;
; 0.206 ns                                ; AD_state[6]                                                                                                                    ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.212 ns                   ; 2.418 ns                 ;
; 0.207 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.034 ns                   ; 2.241 ns                 ;
; 0.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.458 ns                 ;
; 0.216 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.040 ns                   ; 2.256 ns                 ;
; 0.216 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.036 ns                   ; 2.252 ns                 ;
; 0.217 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.361 ns                   ; 2.578 ns                 ;
; 0.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.036 ns                   ; 2.256 ns                 ;
; 0.224 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.040 ns                   ; 2.264 ns                 ;
; 0.226 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.361 ns                   ; 2.587 ns                 ;
; 0.229 ns                                ; spectrum_state.001                                                                                                             ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.247 ns                   ; 2.476 ns                 ;
; 0.231 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.036 ns                   ; 2.267 ns                 ;
; 0.240 ns                                ; state_PWM.00101                                                                                                                ; fifo_enable                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.937 ns                   ; 2.177 ns                 ;
; 0.245 ns                                ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.356 ns                   ; 2.601 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -8.673 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 0.749 ns                 ;
; -8.664 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 0.758 ns                 ;
; -8.662 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 0.760 ns                 ;
; -8.520 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 0.902 ns                 ;
; -8.380 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.423 ns                   ; 1.043 ns                 ;
; -8.369 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 1.053 ns                 ;
; -8.364 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.423 ns                   ; 1.059 ns                 ;
; -8.301 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 1.121 ns                 ;
; -8.288 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.423 ns                   ; 1.135 ns                 ;
; -8.203 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.422 ns                   ; 1.219 ns                 ;
; -8.032 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.425 ns                   ; 1.393 ns                 ;
; -8.010 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.420 ns                   ; 1.410 ns                 ;
; -8.001 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.433 ns                   ; 1.432 ns                 ;
; -7.900 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.395 ns                   ; 1.495 ns                 ;
; -7.681 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.450 ns                   ; 1.769 ns                 ;
; -7.678 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.450 ns                   ; 1.772 ns                 ;
; -7.672 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.450 ns                   ; 1.778 ns                 ;
; -7.637 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.426 ns                   ; 1.789 ns                 ;
; -7.454 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.431 ns                   ; 1.977 ns                 ;
; -7.227 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.444 ns                   ; 2.217 ns                 ;
; -7.214 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.408 ns                   ; 2.194 ns                 ;
; -7.206 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.413 ns                   ; 2.207 ns                 ;
; -7.109 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.431 ns                   ; 2.322 ns                 ;
; -3.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.736 ns                 ;
; -3.303 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.741 ns                 ;
; -3.301 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.743 ns                 ;
; -3.300 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[4]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[4]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.744 ns                 ;
; -3.300 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.744 ns                 ;
; -3.261 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.367 ns                   ; 4.106 ns                 ;
; -3.233 ns                               ; Merc_serialno[1]                                                                                                               ; Tx_control_2[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.734 ns                 ;
; -3.231 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.736 ns                 ;
; -3.229 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.738 ns                 ;
; -3.226 ns                               ; spectrum[14]                                                                                                                   ; EP4_data[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.741 ns                 ;
; -3.224 ns                               ; spectrum[3]                                                                                                                    ; EP4_data[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.743 ns                 ;
; -3.222 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.745 ns                 ;
; -3.222 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.745 ns                 ;
; -3.221 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.746 ns                 ;
; -3.216 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.751 ns                 ;
; -3.150 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.894 ns                 ;
; -3.149 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.895 ns                 ;
; -3.143 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.901 ns                 ;
; -3.129 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 0.915 ns                 ;
; -3.074 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.893 ns                 ;
; -3.072 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.895 ns                 ;
; -3.072 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.895 ns                 ;
; -3.068 ns                               ; Penny_serialno[5]                                                                                                              ; Tx_control_3[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.899 ns                 ;
; -3.061 ns                               ; Merc_serialno[3]                                                                                                               ; Tx_control_2[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.906 ns                 ;
; -3.052 ns                               ; Penny_serialno[4]                                                                                                              ; Tx_control_3[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 0.915 ns                 ;
; -3.028 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.735 ns                 ;
; -3.027 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.736 ns                 ;
; -3.019 ns                               ; Tx_q[10]                                                                                                                       ; Tx_q[11]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.744 ns                 ;
; -3.017 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.746 ns                 ;
; -3.001 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.043 ns                 ;
; -2.895 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.043 ns                   ; 1.148 ns                 ;
; -2.868 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.895 ns                 ;
; -2.864 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.899 ns                 ;
; -2.864 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.899 ns                 ;
; -2.864 ns                               ; Tx_q[8]                                                                                                                        ; Tx_data[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.899 ns                 ;
; -2.861 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.902 ns                 ;
; -2.860 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.903 ns                 ;
; -2.859 ns                               ; Tx_q[15]                                                                                                                       ; Tx_data[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.904 ns                 ;
; -2.857 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.906 ns                 ;
; -2.855 ns                               ; Tx_q[14]                                                                                                                       ; Tx_data[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.908 ns                 ;
; -2.853 ns                               ; Tx_q[14]                                                                                                                       ; Tx_q[15]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.910 ns                 ;
; -2.851 ns                               ; Tx_q[12]                                                                                                                       ; Tx_data[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.912 ns                 ;
; -2.850 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.913 ns                 ;
; -2.850 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 0.913 ns                 ;
; -2.834 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.040 ns                   ; 1.206 ns                 ;
; -2.801 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.243 ns                 ;
; -2.800 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.244 ns                 ;
; -2.795 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.249 ns                 ;
; -2.795 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.249 ns                 ;
; -2.711 ns                               ; Tx_q[1]                                                                                                                        ; Tx_q[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.052 ns                 ;
; -2.702 ns                               ; Tx_q[8]                                                                                                                        ; Tx_q[9]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.061 ns                 ;
; -2.702 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.061 ns                 ;
; -2.649 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.135 ns                   ; 1.486 ns                 ;
; -2.645 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.139 ns                   ; 1.494 ns                 ;
; -2.636 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.147 ns                   ; 1.511 ns                 ;
; -2.590 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.454 ns                 ;
; -2.549 ns                               ; Tx_q[9]                                                                                                                        ; Tx_data[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.214 ns                 ;
; -2.548 ns                               ; Tx_q[1]                                                                                                                        ; Tx_data[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.214 ns                 ;
; -2.512 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.252 ns                 ;
; -2.505 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.540 ns                 ;
; -2.481 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.001                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.367 ns                   ; 4.886 ns                 ;
; -2.473 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.035 ns                   ; 1.562 ns                 ;
; -2.453 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.001                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 8.120 ns                   ; 5.667 ns                 ;
; -2.450 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.313 ns                 ;
; -2.433 ns                               ; AD_state[6]                                                                                                                    ; register[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.043 ns                   ; 1.610 ns                 ;
; -2.416 ns                               ; Merc_serialno[4]                                                                                                               ; Tx_control_2[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.976 ns                   ; 1.560 ns                 ;
; -2.380 ns                               ; Penny_serialno[7]                                                                                                              ; Tx_control_3[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.967 ns                   ; 1.587 ns                 ;
; -2.365 ns                               ; Tx_q[9]                                                                                                                        ; Tx_q[10]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.399 ns                 ;
; -2.353 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.052 ns                   ; 1.699 ns                 ;
; -2.333 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.957 ns                   ; 1.624 ns                 ;
; -2.331 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.783 ns                   ; 1.452 ns                 ;
; -2.331 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.960 ns                   ; 1.629 ns                 ;
; -2.325 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.957 ns                   ; 1.632 ns                 ;
; -2.322 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 1.840 ns                 ;
; -2.321 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 1.841 ns                 ;
; -2.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.725 ns                 ;
; -2.319 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.725 ns                 ;
; -2.318 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.164 ns                   ; 1.846 ns                 ;
; -2.314 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.951 ns                   ; 1.637 ns                 ;
; -2.304 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.753 ns                   ; 1.449 ns                 ;
; -2.303 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.940 ns                   ; 1.637 ns                 ;
; -2.301 ns                               ; Merc_serialno[5]                                                                                                               ; Tx_control_2[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.942 ns                   ; 1.641 ns                 ;
; -2.287 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 1.875 ns                 ;
; -2.285 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.158 ns                   ; 1.873 ns                 ;
; -2.276 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.164 ns                   ; 1.888 ns                 ;
; -2.233 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.811 ns                 ;
; -2.197 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.107 ns                   ; 1.910 ns                 ;
; -2.189 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.132 ns                   ; 3.943 ns                 ;
; -2.186 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.107 ns                   ; 1.921 ns                 ;
; -2.185 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.577 ns                 ;
; -2.163 ns                               ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                       ; I2SAudioOut:I2SAO|data[12]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.601 ns                 ;
; -2.151 ns                               ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                        ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.613 ns                 ;
; -2.147 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.897 ns                 ;
; -2.142 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.135 ns                   ; 1.993 ns                 ;
; -2.133 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[4]                                                                                       ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.631 ns                 ;
; -2.133 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.753 ns                   ; 1.620 ns                 ;
; -2.129 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.915 ns                 ;
; -2.119 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.925 ns                 ;
; -2.106 ns                               ; AD_state[4]                                                                                                                    ; register[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.939 ns                 ;
; -2.061 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.983 ns                 ;
; -2.057 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.706 ns                 ;
; -2.040 ns                               ; q[7]                                                                                                                           ; q[8]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.039 ns                   ; 1.999 ns                 ;
; -2.034 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.010 ns                 ;
; -2.009 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.040 ns                   ; 2.031 ns                 ;
; -2.005 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.001                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.367 ns                   ; 5.362 ns                 ;
; -2.004 ns                               ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                       ; I2SAudioOut:I2SAO|data[11]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.764 ns                   ; 1.760 ns                 ;
; -1.996 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 2.166 ns                 ;
; -1.994 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.834 ns                 ;
; -1.987 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.841 ns                 ;
; -1.975 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.069 ns                 ;
; -1.971 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.857 ns                 ;
; -1.970 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.074 ns                 ;
; -1.950 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.094 ns                 ;
; -1.949 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.828 ns                   ; 1.879 ns                 ;
; -1.944 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.100 ns                 ;
; -1.942 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.165 ns                   ; 2.223 ns                 ;
; -1.940 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 2.222 ns                 ;
; -1.939 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 2.223 ns                 ;
; -1.939 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.105 ns                 ;
; -1.933 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.830 ns                 ;
; -1.930 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.165 ns                   ; 2.235 ns                 ;
; -1.922 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.841 ns                 ;
; -1.907 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.161 ns                   ; 2.254 ns                 ;
; -1.895 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.868 ns                 ;
; -1.889 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.156 ns                   ; 2.267 ns                 ;
; -1.888 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 1.875 ns                 ;
; -1.884 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.160 ns                 ;
; -1.879 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.165 ns                 ;
; -1.866 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.126 ns                   ; 2.260 ns                 ;
; -1.862 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.153 ns                   ; 2.291 ns                 ;
; -1.853 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.191 ns                 ;
; -1.844 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.200 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.130 ns                   ; 2.308 ns                 ;
; -1.812 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.950 ns                 ;
; -1.812 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.950 ns                 ;
; -1.812 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.950 ns                 ;
; -1.812 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.762 ns                   ; 1.950 ns                 ;
; -1.806 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.143 ns                   ; 2.337 ns                 ;
; -1.798 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.246 ns                 ;
; -1.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.111 ns                   ; 2.324 ns                 ;
; -1.778 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.140 ns                   ; 2.362 ns                 ;
; -1.770 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.274 ns                 ;
; -1.767 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.277 ns                 ;
; -1.763 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                      ; I2SAudioOut:I2SIQO|data[15]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.758 ns                   ; 1.995 ns                 ;
; -1.762 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.282 ns                 ;
; -1.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.286 ns                 ;
; -1.757 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.162 ns                   ; 2.405 ns                 ;
; -1.736 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.308 ns                 ;
; -1.712 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.332 ns                 ;
; -1.706 ns                               ; AD_state[6]                                                                                                                    ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.042 ns                   ; 2.336 ns                 ;
; -1.681 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.363 ns                 ;
; -1.672 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.372 ns                 ;
; -1.660 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.143 ns                   ; 2.483 ns                 ;
; -1.649 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.395 ns                 ;
; -1.637 ns                               ; AD_state[6]                                                                                                                    ; register[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.007 ns                   ; 2.370 ns                 ;
; -1.637 ns                               ; AD_state[6]                                                                                                                    ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.007 ns                   ; 2.370 ns                 ;
; -1.637 ns                               ; AD_state[6]                                                                                                                    ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.007 ns                   ; 2.370 ns                 ;
; -1.637 ns                               ; AD_state[6]                                                                                                                    ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.007 ns                   ; 2.370 ns                 ;
; -1.630 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.133 ns                 ;
; -1.626 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.418 ns                 ;
; -1.624 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.126 ns                   ; 2.502 ns                 ;
; -1.619 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.831 ns                   ; 2.212 ns                 ;
; -1.595 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.449 ns                 ;
; -1.594 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.169 ns                 ;
; -1.591 ns                               ; AD_state[6]                                                                                                                    ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.009 ns                   ; 2.418 ns                 ;
; -1.590 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.831 ns                   ; 2.241 ns                 ;
; -1.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.458 ns                 ;
; -1.581 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.837 ns                   ; 2.256 ns                 ;
; -1.581 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.833 ns                   ; 2.252 ns                 ;
; -1.580 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.158 ns                   ; 2.578 ns                 ;
; -1.577 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.833 ns                   ; 2.256 ns                 ;
; -1.573 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.837 ns                   ; 2.264 ns                 ;
; -1.571 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.158 ns                   ; 2.587 ns                 ;
; -1.568 ns                               ; spectrum_state.001                                                                                                             ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 2.476 ns                 ;
; -1.566 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.833 ns                   ; 2.267 ns                 ;
; -1.557 ns                               ; state_PWM.00101                                                                                                                ; fifo_enable                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.734 ns                   ; 2.177 ns                 ;
; -1.552 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.153 ns                   ; 2.601 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -7.727 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 0.749 ns                 ;
; -7.718 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 0.758 ns                 ;
; -7.716 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 0.760 ns                 ;
; -7.574 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 0.902 ns                 ;
; -7.434 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.477 ns                   ; 1.043 ns                 ;
; -7.423 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 1.053 ns                 ;
; -7.418 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.477 ns                   ; 1.059 ns                 ;
; -7.355 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 1.121 ns                 ;
; -7.342 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.477 ns                   ; 1.135 ns                 ;
; -7.257 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.476 ns                   ; 1.219 ns                 ;
; -7.086 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.479 ns                   ; 1.393 ns                 ;
; -7.064 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.474 ns                   ; 1.410 ns                 ;
; -7.055 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.487 ns                   ; 1.432 ns                 ;
; -6.954 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.449 ns                   ; 1.495 ns                 ;
; -6.735 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.504 ns                   ; 1.769 ns                 ;
; -6.732 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.504 ns                   ; 1.772 ns                 ;
; -6.726 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.504 ns                   ; 1.778 ns                 ;
; -6.691 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.480 ns                   ; 1.789 ns                 ;
; -6.508 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.485 ns                   ; 1.977 ns                 ;
; -6.281 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.498 ns                   ; 2.217 ns                 ;
; -6.268 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.462 ns                   ; 2.194 ns                 ;
; -6.260 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.467 ns                   ; 2.207 ns                 ;
; -6.163 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.485 ns                   ; 2.322 ns                 ;
; -2.362 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.736 ns                 ;
; -2.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.741 ns                 ;
; -2.355 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.743 ns                 ;
; -2.354 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[4]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[4]                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.744 ns                 ;
; -2.354 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.744 ns                 ;
; -2.315 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.001                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.106 ns                 ;
; -2.287 ns                               ; Merc_serialno[1]                                                                                                               ; Tx_control_2[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.734 ns                 ;
; -2.285 ns                               ; spectrum[0]                                                                                                                    ; EP4_data[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.736 ns                 ;
; -2.283 ns                               ; spectrum[10]                                                                                                                   ; EP4_data[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.738 ns                 ;
; -2.280 ns                               ; spectrum[14]                                                                                                                   ; EP4_data[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.741 ns                 ;
; -2.278 ns                               ; spectrum[3]                                                                                                                    ; EP4_data[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.743 ns                 ;
; -2.276 ns                               ; spectrum[7]                                                                                                                    ; EP4_data[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.745 ns                 ;
; -2.276 ns                               ; spectrum[6]                                                                                                                    ; EP4_data[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.745 ns                 ;
; -2.275 ns                               ; spectrum[5]                                                                                                                    ; EP4_data[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.746 ns                 ;
; -2.270 ns                               ; Penny_serialno[0]                                                                                                              ; Tx_control_3[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.751 ns                 ;
; -2.204 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[11]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[11]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.894 ns                 ;
; -2.203 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.895 ns                 ;
; -2.197 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.901 ns                 ;
; -2.183 ns                               ; q[14]                                                                                                                          ; q[15]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 0.915 ns                 ;
; -2.128 ns                               ; spectrum[12]                                                                                                                   ; EP4_data[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.893 ns                 ;
; -2.126 ns                               ; spectrum[4]                                                                                                                    ; EP4_data[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.895 ns                 ;
; -2.126 ns                               ; spectrum[15]                                                                                                                   ; EP4_data[15]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.895 ns                 ;
; -2.122 ns                               ; Penny_serialno[5]                                                                                                              ; Tx_control_3[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.899 ns                 ;
; -2.115 ns                               ; Merc_serialno[3]                                                                                                               ; Tx_control_2[3]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.906 ns                 ;
; -2.106 ns                               ; Penny_serialno[4]                                                                                                              ; Tx_control_3[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 0.915 ns                 ;
; -2.082 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.735 ns                 ;
; -2.081 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.736 ns                 ;
; -2.073 ns                               ; Tx_q[10]                                                                                                                       ; Tx_q[11]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.744 ns                 ;
; -2.071 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.746 ns                 ;
; -2.055 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[3]    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[3]                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.043 ns                 ;
; -1.949 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.097 ns                   ; 1.148 ns                 ;
; -1.922 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.895 ns                 ;
; -1.918 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.899 ns                 ;
; -1.918 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.899 ns                 ;
; -1.918 ns                               ; Tx_q[8]                                                                                                                        ; Tx_data[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.899 ns                 ;
; -1.915 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.902 ns                 ;
; -1.914 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.903 ns                 ;
; -1.913 ns                               ; Tx_q[15]                                                                                                                       ; Tx_data[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.904 ns                 ;
; -1.911 ns                               ; Tx_q[3]                                                                                                                        ; Tx_q[4]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.906 ns                 ;
; -1.909 ns                               ; Tx_q[14]                                                                                                                       ; Tx_data[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.908 ns                 ;
; -1.907 ns                               ; Tx_q[14]                                                                                                                       ; Tx_q[15]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.910 ns                 ;
; -1.905 ns                               ; Tx_q[12]                                                                                                                       ; Tx_data[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.912 ns                 ;
; -1.904 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.913 ns                 ;
; -1.904 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 0.913 ns                 ;
; -1.888 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.094 ns                   ; 1.206 ns                 ;
; -1.855 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.243 ns                 ;
; -1.854 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.244 ns                 ;
; -1.849 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.249 ns                 ;
; -1.849 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.249 ns                 ;
; -1.765 ns                               ; Tx_q[1]                                                                                                                        ; Tx_q[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.052 ns                 ;
; -1.756 ns                               ; Tx_q[8]                                                                                                                        ; Tx_q[9]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.061 ns                 ;
; -1.756 ns                               ; Tx_q[12]                                                                                                                       ; Tx_q[13]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.061 ns                 ;
; -1.703 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.189 ns                   ; 1.486 ns                 ;
; -1.699 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.193 ns                   ; 1.494 ns                 ;
; -1.690 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.201 ns                   ; 1.511 ns                 ;
; -1.644 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.454 ns                 ;
; -1.603 ns                               ; Tx_q[9]                                                                                                                        ; Tx_data[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.214 ns                 ;
; -1.602 ns                               ; Tx_q[1]                                                                                                                        ; Tx_data[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.214 ns                 ;
; -1.566 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.252 ns                 ;
; -1.559 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe4a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe3|dffe5a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.099 ns                   ; 1.540 ns                 ;
; -1.535 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                              ; spectrum_state.001                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.886 ns                 ;
; -1.527 ns                               ; q[9]                                                                                                                           ; q[10]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.562 ns                 ;
; -1.507 ns                               ; AK_reset~reg0                                                                                                                  ; spectrum_state.001                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 7.174 ns                   ; 5.667 ns                 ;
; -1.504 ns                               ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.313 ns                 ;
; -1.487 ns                               ; AD_state[6]                                                                                                                    ; register[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.097 ns                   ; 1.610 ns                 ;
; -1.470 ns                               ; Merc_serialno[4]                                                                                                               ; Tx_control_2[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.030 ns                   ; 1.560 ns                 ;
; -1.434 ns                               ; Penny_serialno[7]                                                                                                              ; Tx_control_3[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.021 ns                   ; 1.587 ns                 ;
; -1.419 ns                               ; Tx_q[9]                                                                                                                        ; Tx_q[10]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.399 ns                 ;
; -1.407 ns                               ; q[11]                                                                                                                          ; q[12]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.106 ns                   ; 1.699 ns                 ;
; -1.387 ns                               ; Merc_serialno[7]                                                                                                               ; Tx_control_2[7]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.011 ns                   ; 1.624 ns                 ;
; -1.385 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[10]                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.837 ns                   ; 1.452 ns                 ;
; -1.385 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.014 ns                   ; 1.629 ns                 ;
; -1.379 ns                               ; Merc_serialno[0]                                                                                                               ; Tx_control_2[0]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.011 ns                   ; 1.632 ns                 ;
; -1.376 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 1.840 ns                 ;
; -1.375 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 1.841 ns                 ;
; -1.373 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.725 ns                 ;
; -1.373 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.725 ns                 ;
; -1.372 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.218 ns                   ; 1.846 ns                 ;
; -1.368 ns                               ; Penny_serialno[2]                                                                                                              ; Tx_control_3[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.005 ns                   ; 1.637 ns                 ;
; -1.358 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[4]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.807 ns                   ; 1.449 ns                 ;
; -1.357 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.994 ns                   ; 1.637 ns                 ;
; -1.355 ns                               ; Merc_serialno[5]                                                                                                               ; Tx_control_2[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.996 ns                   ; 1.641 ns                 ;
; -1.341 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 1.875 ns                 ;
; -1.339 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.212 ns                   ; 1.873 ns                 ;
; -1.330 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.218 ns                   ; 1.888 ns                 ;
; -1.287 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.811 ns                 ;
; -1.251 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.161 ns                   ; 1.910 ns                 ;
; -1.243 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 3.943 ns                 ;
; -1.240 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.161 ns                   ; 1.921 ns                 ;
; -1.239 ns                               ; Tx_q[3]                                                                                                                        ; Tx_data[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.577 ns                 ;
; -1.217 ns                               ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                       ; I2SAudioOut:I2SAO|data[12]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.601 ns                 ;
; -1.205 ns                               ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                        ; I2SAudioOut:I2SAO|data[0]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.613 ns                 ;
; -1.201 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.897 ns                 ;
; -1.196 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.189 ns                   ; 1.993 ns                 ;
; -1.187 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[4]                                                                                       ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.631 ns                 ;
; -1.187 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|rdptr_g[0]                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.807 ns                   ; 1.620 ns                 ;
; -1.183 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.915 ns                 ;
; -1.173 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.925 ns                 ;
; -1.160 ns                               ; AD_state[4]                                                                                                                    ; register[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.099 ns                   ; 1.939 ns                 ;
; -1.115 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 1.983 ns                 ;
; -1.111 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.706 ns                 ;
; -1.094 ns                               ; q[7]                                                                                                                           ; q[8]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.093 ns                   ; 1.999 ns                 ;
; -1.088 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.010 ns                 ;
; -1.063 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.094 ns                   ; 2.031 ns                 ;
; -1.059 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.001                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 5.362 ns                 ;
; -1.058 ns                               ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                       ; I2SAudioOut:I2SAO|data[11]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.818 ns                   ; 1.760 ns                 ;
; -1.050 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 2.166 ns                 ;
; -1.048 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.882 ns                   ; 1.834 ns                 ;
; -1.041 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.882 ns                   ; 1.841 ns                 ;
; -1.029 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.069 ns                 ;
; -1.025 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.882 ns                   ; 1.857 ns                 ;
; -1.024 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.074 ns                 ;
; -1.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.094 ns                 ;
; -1.003 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.882 ns                   ; 1.879 ns                 ;
; -0.998 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.100 ns                 ;
; -0.996 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.219 ns                   ; 2.223 ns                 ;
; -0.994 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 2.222 ns                 ;
; -0.993 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 2.223 ns                 ;
; -0.993 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.105 ns                 ;
; -0.987 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.830 ns                 ;
; -0.984 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.219 ns                   ; 2.235 ns                 ;
; -0.976 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.841 ns                 ;
; -0.961 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.215 ns                   ; 2.254 ns                 ;
; -0.949 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.868 ns                 ;
; -0.943 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.210 ns                   ; 2.267 ns                 ;
; -0.942 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 1.875 ns                 ;
; -0.938 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.160 ns                 ;
; -0.933 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.165 ns                 ;
; -0.920 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.180 ns                   ; 2.260 ns                 ;
; -0.916 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.207 ns                   ; 2.291 ns                 ;
; -0.907 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.191 ns                 ;
; -0.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.200 ns                 ;
; -0.876 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.184 ns                   ; 2.308 ns                 ;
; -0.866 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[4]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.950 ns                 ;
; -0.866 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[3]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.950 ns                 ;
; -0.866 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[1]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.950 ns                 ;
; -0.866 ns                               ; state_PWM.00011                                                                                                                ; Right_Data[5]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.816 ns                   ; 1.950 ns                 ;
; -0.860 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.197 ns                   ; 2.337 ns                 ;
; -0.852 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.246 ns                 ;
; -0.841 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.165 ns                   ; 2.324 ns                 ;
; -0.832 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.194 ns                   ; 2.362 ns                 ;
; -0.824 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.274 ns                 ;
; -0.821 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.277 ns                 ;
; -0.817 ns                               ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                      ; I2SAudioOut:I2SIQO|data[15]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.812 ns                   ; 1.995 ns                 ;
; -0.816 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.282 ns                 ;
; -0.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.286 ns                 ;
; -0.811 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.216 ns                   ; 2.405 ns                 ;
; -0.790 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.308 ns                 ;
; -0.766 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.332 ns                 ;
; -0.760 ns                               ; AD_state[6]                                                                                                                    ; register[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.096 ns                   ; 2.336 ns                 ;
; -0.735 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.363 ns                 ;
; -0.726 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.372 ns                 ;
; -0.714 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.197 ns                   ; 2.483 ns                 ;
; -0.703 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.395 ns                 ;
; -0.691 ns                               ; AD_state[6]                                                                                                                    ; register[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.061 ns                   ; 2.370 ns                 ;
; -0.691 ns                               ; AD_state[6]                                                                                                                    ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.061 ns                   ; 2.370 ns                 ;
; -0.691 ns                               ; AD_state[6]                                                                                                                    ; register[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.061 ns                   ; 2.370 ns                 ;
; -0.691 ns                               ; AD_state[6]                                                                                                                    ; register[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.061 ns                   ; 2.370 ns                 ;
; -0.684 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 2.133 ns                 ;
; -0.680 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.418 ns                 ;
; -0.678 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.180 ns                   ; 2.502 ns                 ;
; -0.673 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.885 ns                   ; 2.212 ns                 ;
; -0.649 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.449 ns                 ;
; -0.648 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.817 ns                   ; 2.169 ns                 ;
; -0.645 ns                               ; AD_state[6]                                                                                                                    ; register[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.063 ns                   ; 2.418 ns                 ;
; -0.644 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.885 ns                   ; 2.241 ns                 ;
; -0.640 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.458 ns                 ;
; -0.635 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.891 ns                   ; 2.256 ns                 ;
; -0.635 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.887 ns                   ; 2.252 ns                 ;
; -0.634 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.212 ns                   ; 2.578 ns                 ;
; -0.631 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.887 ns                   ; 2.256 ns                 ;
; -0.627 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.891 ns                   ; 2.264 ns                 ;
; -0.625 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.212 ns                   ; 2.587 ns                 ;
; -0.622 ns                               ; spectrum_state.001                                                                                                             ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.098 ns                   ; 2.476 ns                 ;
; -0.620 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.887 ns                   ; 2.267 ns                 ;
; -0.611 ns                               ; state_PWM.00101                                                                                                                ; fifo_enable                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.788 ns                   ; 2.177 ns                 ;
; -0.606 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.207 ns                   ; 2.601 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.947 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.949 ns                 ;
; 0.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.973 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.202 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.212 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.318 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.390 ns                   ; 1.708 ns                 ;
; 1.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.652 ns                 ;
; 1.658 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.660 ns                 ;
; 1.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.738 ns                 ;
; 1.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.746 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.777 ns                 ;
; 1.822 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.824 ns                 ;
; 1.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.934 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.936 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.994 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.996 ns                 ;
; 2.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.036 ns                 ;
; 2.080 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.082 ns                 ;
; 2.153 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.270 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.272 ns                 ;
; 2.362 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.364 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.481 ns                 ;
; 2.561 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.175 ns                 ;
; 3.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.808 ns                 ;
; 3.197 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.811 ns                 ;
; 3.208 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.822 ns                 ;
; 3.208 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.822 ns                 ;
; 3.324 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.938 ns                 ;
; 3.327 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 2.941 ns                 ;
; 3.547 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.161 ns                 ;
; 3.550 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.164 ns                 ;
; 3.666 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.280 ns                 ;
; 3.669 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.283 ns                 ;
; 3.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.337 ns                 ;
; 3.726 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.340 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 3.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.795 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.106 ns                 ;
; 4.151 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.153 ns                 ;
; 4.152 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.154 ns                 ;
; 4.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.156 ns                 ;
; 4.155 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.157 ns                 ;
; 4.155 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.157 ns                 ;
; 4.155 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.157 ns                 ;
; 4.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.192 ns                 ;
; 4.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.217 ns                 ;
; 4.253 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.867 ns                 ;
; 4.253 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.867 ns                 ;
; 4.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.257 ns                 ;
; 4.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.283 ns                 ;
; 4.282 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.284 ns                 ;
; 4.284 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.286 ns                 ;
; 4.285 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.287 ns                 ;
; 4.285 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.287 ns                 ;
; 4.285 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.287 ns                 ;
; 4.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.910 ns                 ;
; 4.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 3.910 ns                 ;
; 4.303 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.305 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.333 ns                 ;
; 4.348 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.350 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.356 ns                 ;
; 4.413 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 4.027 ns                 ;
; 4.413 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 4.027 ns                 ;
; 4.504 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.506 ns                 ;
; 4.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.507 ns                 ;
; 4.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.509 ns                 ;
; 4.508 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.510 ns                 ;
; 4.508 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.510 ns                 ;
; 4.508 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.510 ns                 ;
; 4.571 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.573 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.579 ns                 ;
; 4.623 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.625 ns                 ;
; 4.624 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.626 ns                 ;
; 4.626 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.628 ns                 ;
; 4.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.629 ns                 ;
; 4.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.629 ns                 ;
; 4.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.629 ns                 ;
; 4.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 4.255 ns                 ;
; 4.645 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.647 ns                 ;
; 4.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.682 ns                 ;
; 4.681 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.683 ns                 ;
; 4.683 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.685 ns                 ;
; 4.684 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.686 ns                 ;
; 4.684 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.686 ns                 ;
; 4.684 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.686 ns                 ;
; 4.690 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.692 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.698 ns                 ;
; 4.702 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.704 ns                 ;
; 4.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.706 ns                 ;
; 4.719 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.721 ns                 ;
; 4.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.749 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.755 ns                 ;
; 4.810 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 4.424 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.840 ns                 ;
; 4.869 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.871 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.883 ns                 ;
; 4.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.886 ns                 ;
; 4.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.913 ns                 ;
; 4.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.918 ns                 ;
; 4.925 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.927 ns                 ;
; 4.953 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.386 ns                  ; 4.567 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 4.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.000 ns                 ;
; 5.025 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.027 ns                 ;
; 5.031 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.033 ns                 ;
; 5.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.042 ns                 ;
; 5.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.047 ns                 ;
; 5.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.056 ns                 ;
; 5.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 5.071 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.198 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.454 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.454 ns                 ;
; 2.459 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.462 ns                 ;
; 2.459 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.462 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.672 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.676 ns                 ;
; 2.690 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.693 ns                 ;
; 2.690 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.693 ns                 ;
; 2.698 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.701 ns                 ;
; 2.698 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.701 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.776 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.780 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 2.911 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.915 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
; 3.015 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.019 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 8.786 ns   ; FLAGB       ; state_FX[3]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.717 ns   ; FLAGC       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.155 ns   ; GPIO[18]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.870 ns   ; GPIO[16]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.787 ns   ; GPIO[22]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.516 ns   ; GPIO[23]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.457 ns   ; FLAGB       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.428 ns   ; FLAGB       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.355 ns   ; GPIO[21]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.351 ns   ; FLAGA       ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.233 ns   ; GPIO[20]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.178 ns   ; GPIO[17]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.141 ns   ; GPIO[19]    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.139 ns   ; FLAGA       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.112 ns   ; FLAGC       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.085 ns   ; FLAGC       ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.057 ns   ; FLAGB       ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.495 ns   ; FLAGC       ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.079 ns   ; FX2_FD[9]   ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.973 ns   ; FX2_FD[14]  ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.935 ns   ; FX2_FD[8]   ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.881 ns   ; FX2_FD[5]   ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.820 ns   ; FX2_FD[11]  ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.682 ns   ; FX2_FD[15]  ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.631 ns   ; FX2_FD[1]   ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.598 ns   ; FLAGB       ; Tx_read_clock_2                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.593 ns   ; FX2_FD[10]  ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.550 ns   ; GPIO[22]    ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.545 ns   ; FX2_FD[2]   ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.527 ns   ; FX2_FD[4]   ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.433 ns   ; FX2_FD[3]   ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.430 ns   ; FX2_FD[12]  ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.385 ns   ; FX2_FD[0]   ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.383 ns   ; FX2_FD[13]  ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.356 ns   ; GPIO[21]    ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.326 ns   ; FX2_FD[7]   ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.259 ns   ; FX2_FD[6]   ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; PTT_in      ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.084 ns   ; FLAGC       ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 4.826 ns   ; FLAGB       ; spec.10                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.539 ns   ; FLAGB       ; spec.10                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.461 ns   ; SPI_CS      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 4.379 ns   ; FLAGB       ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.172 ns   ; FLAGA       ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 3.881 ns   ; spectrum_in ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.775 ns   ; spectrum_in ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.744 ns   ; serno       ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.688 ns   ; MCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 3.659 ns   ; spectrum_in ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.620 ns   ; FLAGB       ; spec.10                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.594 ns   ; spectrum_in ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.583 ns   ; spectrum_in ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.567 ns   ; spectrum_in ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.558 ns   ; serno       ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.557 ns   ; spectrum_in ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.523 ns   ; spectrum_in ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.500 ns   ; serno       ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.488 ns   ; spectrum_in ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.457 ns   ; serno       ; temp_Merc_serialno[7]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.439 ns   ; serno       ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.380 ns   ; serno       ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.372 ns   ; spectrum_in ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.340 ns   ; spectrum_in ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.326 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.323 ns   ; serno       ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.315 ns   ; MCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.312 ns   ; serno       ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.296 ns   ; spectrum_in ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.280 ns   ; spectrum_in ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.271 ns   ; serno       ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.270 ns   ; spectrum_in ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.258 ns   ; serno       ; temp_Penny_power[7]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.254 ns   ; serno       ; temp_Penny_power[8]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.250 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.236 ns   ; spectrum_in ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.213 ns   ; serno       ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.204 ns   ; serno       ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.182 ns   ; serno       ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.170 ns   ; serno       ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.152 ns   ; serno       ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.109 ns   ; serno       ; temp_Penny_power[10]                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.107 ns   ; spectrum_in ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.093 ns   ; serno       ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.062 ns   ; serno       ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.053 ns   ; spectrum_in ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.036 ns   ; serno       ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.025 ns   ; serno       ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.023 ns   ; serno       ; temp_Penny_power[9]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.975 ns   ; serno       ; temp_Penny_power[6]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.971 ns   ; serno       ; temp_Penny_power[7]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.967 ns   ; serno       ; temp_Penny_power[8]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.948 ns   ; serno       ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.920 ns   ; SPI_SI      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 2.917 ns   ; serno       ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.899 ns   ; serno       ; temp_Penny_power[4]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.895 ns   ; serno       ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.883 ns   ; serno       ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.874 ns   ; serno       ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.837 ns   ; spectrum_in ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.822 ns   ; serno       ; temp_Penny_power[10]                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.820 ns   ; spectrum_in ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.812 ns   ; spectrum_in ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.775 ns   ; serno       ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.769 ns   ; PCLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 2.753 ns   ; spectrum_in ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.736 ns   ; serno       ; temp_Penny_power[9]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.734 ns   ; spectrum_in ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.688 ns   ; serno       ; temp_Penny_power[6]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.675 ns   ; spectrum_in ; spectrum_data[0]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.661 ns   ; serno       ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.635 ns   ; spectrum_in ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.612 ns   ; serno       ; temp_Penny_power[4]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.601 ns   ; spectrum_in ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.587 ns   ; serno       ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.578 ns   ; serno       ; temp_Penny_power[5]                                     ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.569 ns   ; spectrum_in ; spectrum_data[1]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.568 ns   ; spectrum_in ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.561 ns   ; serno       ; temp_Penny_power[11]                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.551 ns   ; CDOUT       ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.550 ns   ; spectrum_in ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.543 ns   ; serno       ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.538 ns   ; serno       ; temp_Merc_serialno[7]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.525 ns   ; spectrum_in ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.506 ns   ; serno       ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.482 ns   ; CLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 2.466 ns   ; spectrum_in ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.453 ns   ; spectrum_in ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.447 ns   ; spectrum_in ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.407 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.396 ns   ; PCLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.377 ns   ; spectrum_in ; spectrum_data[14]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.361 ns   ; spectrum_in ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.352 ns   ; serno       ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.351 ns   ; spectrum_in ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.348 ns   ; spectrum_in ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.317 ns   ; spectrum_in ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.314 ns   ; spectrum_in ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.294 ns   ; serno       ; temp_Merc_serialno[3]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.291 ns   ; serno       ; temp_Penny_power[5]                                     ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.281 ns   ; spectrum_in ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.274 ns   ; serno       ; temp_Penny_power[11]                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.264 ns   ; CDOUT       ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.256 ns   ; serno       ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.233 ns   ; serno       ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.219 ns   ; serno       ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.174 ns   ; serno       ; temp_Merc_serialno[6]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.164 ns   ; serno       ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.134 ns   ; spectrum_in ; spectrum_data[9]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.120 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.117 ns   ; serno       ; temp_Merc_serialno[0]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.109 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.109 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.109 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.109 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.109 ns   ; CLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                           ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 23.951 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.896 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.603 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.560 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.480 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.442 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.382 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.357 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.332 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.327 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.305 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.283 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.229 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.145 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 23.032 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.946 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.832 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.826 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.763 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                               ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.693 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                               ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 22.513 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 21.916 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                               ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 21.808 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                               ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 21.427 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.400 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.372 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.350 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN       ; IFCLK      ;
; N/A                                     ; None                                                ; 21.345 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.172 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT      ; IFCLK      ;
; N/A                                     ; None                                                ; 21.079 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.052 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.036 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 21.009 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.956 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.929 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.918 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.891 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.858 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.833 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.831 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.808 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.806 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.803 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.781 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.781 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.776 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.759 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.754 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.744 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.732 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.717 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.705 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.678 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.621 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.601 ns  ; DFS0~reg0                                                                                                                      ; DFS0       ; IFCLK      ;
; N/A                                     ; None                                                ; 20.594 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.508 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.494 ns  ; got_sync                                                                                                                       ; DEBUG_LED3 ; IFCLK      ;
; N/A                                     ; None                                                ; 20.481 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.422 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.395 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.325 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2 ; IFCLK      ;
; N/A                                     ; None                                                ; 20.308 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.302 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.281 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.275 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.239 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                               ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.212 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                               ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.169 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                               ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.142 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                               ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 20.075 ns  ; DFS1~reg0                                                                                                                      ; DFS1       ; IFCLK      ;
; N/A                                     ; None                                                ; 19.989 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.962 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.854 ns  ; CC~reg0                                                                                                                        ; CC         ; IFCLK      ;
; N/A                                     ; None                                                ; 19.392 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                               ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.365 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                               ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.343 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 19.288 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[1]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 19.284 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                               ; DEBUG_LED3 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 19.257 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                               ; DEBUG_LED3 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.995 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[4]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.952 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[0]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.872 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[1]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.834 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[2]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.826 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.799 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.774 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[2]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.749 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[3]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.724 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[5]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.719 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[6]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.697 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[3]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.675 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[4]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.660 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[7]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.648 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT      ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.621 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[7]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.621 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT      ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.537 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[8]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.424 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[5]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.338 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[6]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.224 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[9]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.218 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[8]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.155 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[10]                               ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.085 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[10]                               ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 18.077 ns  ; DFS0~reg0                                                                                                                      ; DFS0       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 18.050 ns  ; DFS0~reg0                                                                                                                      ; DFS0       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.905 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[9]                                ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 17.551 ns  ; DFS1~reg0                                                                                                                      ; DFS1       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.524 ns  ; DFS1~reg0                                                                                                                      ; DFS1       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.330 ns  ; CC~reg0                                                                                                                        ; CC         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.308 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_brp|dffe8a[11]                               ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 17.303 ns  ; CC~reg0                                                                                                                        ; CC         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 17.200 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[11]                               ; DEBUG_LED3 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 16.742 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 16.564 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT      ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 15.993 ns  ; DFS0~reg0                                                                                                                      ; DFS0       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 15.488 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset   ; IFCLK      ;
; N/A                                     ; None                                                ; 15.467 ns  ; DFS1~reg0                                                                                                                      ; DFS1       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 15.246 ns  ; CC~reg0                                                                                                                        ; CC         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 14.970 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 13.948 ns  ; conf[1]                                                                                                                        ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 13.824 ns  ; conf[0]                                                                                                                        ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 13.334 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK   ; IFCLK      ;
; N/A                                     ; None                                                ; 12.964 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 12.937 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 12.831 ns  ; SLEN_2                                                                                                                         ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.632 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]   ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.592 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11]  ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.560 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.540 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.446 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 12.419 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 12.417 ns  ; SLEN_2                                                                                                                         ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.359 ns  ; SLEN_2                                                                                                                         ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.334 ns  ; SLEN                                                                                                                           ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.307 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14]  ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.300 ns  ; SLEN                                                                                                                           ; FX2_FD[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.287 ns  ; SLEN_2                                                                                                                         ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.269 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.237 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15]  ; FX2_FD[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.229 ns  ; SLEN                                                                                                                           ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.201 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.189 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10]  ; FX2_FD[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.053 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0 ; IFCLK      ;
; N/A                                     ; None                                                ; 11.962 ns  ; SLEN_2                                                                                                                         ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.959 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.934 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13]  ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.907 ns  ; SLEN                                                                                                                           ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.895 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]   ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.818 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.815 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.785 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12]  ; FX2_FD[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.631 ns  ; SLEN_2                                                                                                                         ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.542 ns  ; SLEN                                                                                                                           ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.499 ns  ; SLEN                                                                                                                           ; FX2_FD[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.412 ns  ; SLEN                                                                                                                           ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.402 ns  ; SLEN                                                                                                                           ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.341 ns  ; SLEN_2                                                                                                                         ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.297 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.181 ns  ; SLEN_2                                                                                                                         ; FX2_FD[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.145 ns  ; SLEN_2                                                                                                                         ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.134 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; 11.101 ns  ; SLEN_2                                                                                                                         ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 11.056 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.999 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.880 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 10.809 ns  ; SLEN_2                                                                                                                         ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.806 ns  ; SLEN_2                                                                                                                         ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.615 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.582 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.362 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 10.320 ns  ; SLEN_2                                                                                                                         ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.281 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.221 ns  ; SLEN                                                                                                                           ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.219 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.205 ns  ; SLEN                                                                                                                           ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.205 ns  ; SLEN_2                                                                                                                         ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.199 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 10.194 ns  ; SLEN                                                                                                                           ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 10.031 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 10.012 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]   ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.997 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.976 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.895 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.795 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]   ; FX2_FD[11] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.788 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]   ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.746 ns   ; SLEN                                                                                                                           ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.648 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.624 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]    ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.617 ns   ; SLEN_2                                                                                                                         ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.597 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 9.585 ns   ; SLEN_2                                                                                                                         ; FX2_FD[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.537 ns   ; SLEN                                                                                                                           ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.527 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]   ; FX2_FD[10] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.524 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]   ; FX2_FD[13] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.520 ns   ; SLEN                                                                                                                           ; FX2_FD[15] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.517 ns   ; SLEN                                                                                                                           ; FX2_FD[12] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.407 ns   ; SLEN                                                                                                                           ; FX2_FD[14] ; IFCLK      ;
; N/A                                     ; None                                                ; 9.383 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]   ; FX2_FD[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; 9.359 ns   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_dtj1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]   ; FX2_FD[8]  ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To         ;
+-------+-------------------+-----------------+------------+------------+
; N/A   ; None              ; 12.358 ns       ; FLAGB      ; full       ;
; N/A   ; None              ; 11.935 ns       ; SDOBACK    ; FX2_PE1    ;
; N/A   ; None              ; 11.361 ns       ; FX2_PE0    ; TDO        ;
; N/A   ; None              ; 11.166 ns       ; FX2_PE2    ; TCK        ;
; N/A   ; None              ; 11.158 ns       ; FX2_PE3    ; TMS        ;
; N/A   ; None              ; 10.664 ns       ; FLAGB      ; DEBUG_LED1 ;
; N/A   ; None              ; 9.604 ns        ; MCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 8.685 ns        ; PCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 8.398 ns        ; CLK_12MHZ  ; CLK_MCLK   ;
; N/A   ; None              ; 7.682 ns        ; IFCLK      ; CLK_48MHZ  ;
+-------+-------------------+-----------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                              ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; N/A                                     ; None                                                ; 7.500 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; IFCLK      ;
; N/A                                     ; None                                                ; 6.545 ns  ; MDOUT        ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.122 ns  ; DOUT         ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.011 ns  ; CDOUT_P      ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.976 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.955 ns  ; serno        ; temp_Merc_serialno[1]           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.949 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.613 ns  ; serno        ; temp_Merc_serialno[4]           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.576 ns  ; serno        ; temp_Penny_serialno[4]          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.558 ns  ; serno        ; temp_Penny_power[11]            ; IFCLK      ;
; N/A                                     ; None                                                ; 4.551 ns  ; spectrum_in  ; spectrum_data[5]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.541 ns  ; serno        ; temp_Penny_power[5]             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.518 ns  ; spectrum_in  ; spectrum_data[15]               ; IFCLK      ;
; N/A                                     ; None                                                ; 4.484 ns  ; spectrum_in  ; spectrum_data[2]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.385 ns  ; spectrum_in  ; spectrum_data[10]               ; IFCLK      ;
; N/A                                     ; None                                                ; 4.366 ns  ; spectrum_in  ; spectrum_data[6]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.307 ns  ; spectrum_in  ; spectrum_data[4]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.287 ns  ; CDOUT        ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.282 ns  ; spectrum_in  ; spectrum_data[8]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.245 ns  ; serno        ; temp_Penny_serialno[6]          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.220 ns  ; serno        ; temp_Penny_power[4]             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.171 ns  ; serno        ; temp_Penny_serialno[0]          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.144 ns  ; serno        ; temp_Penny_power[6]             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.096 ns  ; serno        ; temp_Penny_power[9]             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.057 ns  ; serno        ; temp_Merc_serialno[2]           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.021 ns  ; MDOUT        ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.012 ns  ; spectrum_in  ; spectrum_data[7]                ; IFCLK      ;
; N/A                                     ; None                                                ; 4.010 ns  ; serno        ; temp_Penny_power[10]            ; IFCLK      ;
; N/A                                     ; None                                                ; 3.994 ns  ; MDOUT        ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.949 ns  ; serno        ; temp_Penny_serialno[3]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.937 ns  ; serno        ; temp_Penny_serialno[1]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.915 ns  ; serno        ; temp_Penny_serialno[7]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.865 ns  ; serno        ; temp_Penny_power[8]             ; IFCLK      ;
; N/A                                     ; None                                                ; 3.861 ns  ; serno        ; temp_Penny_power[7]             ; IFCLK      ;
; N/A                                     ; None                                                ; 3.807 ns  ; serno        ; temp_Penny_serialno[2]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.796 ns  ; serno        ; temp_Merc_serialno[0]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.779 ns  ; spectrum_in  ; spectrum_data[9]                ; IFCLK      ;
; N/A                                     ; None                                                ; 3.739 ns  ; serno        ; temp_Merc_serialno[6]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.680 ns  ; serno        ; temp_Merc_serialno[5]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.619 ns  ; serno        ; temp_Merc_serialno[3]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.596 ns  ; spectrum_in  ; spectrum_data[3]                ; IFCLK      ;
; N/A                                     ; None                                                ; 3.562 ns  ; spectrum_in  ; spectrum_data[11]               ; IFCLK      ;
; N/A                                     ; None                                                ; 3.561 ns  ; serno        ; temp_Penny_serialno[5]          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.552 ns  ; spectrum_in  ; spectrum_data[13]               ; IFCLK      ;
; N/A                                     ; None                                                ; 3.536 ns  ; spectrum_in  ; spectrum_data[14]               ; IFCLK      ;
; N/A                                     ; None                                                ; 3.460 ns  ; spectrum_in  ; spectrum_data[12]               ; IFCLK      ;
; N/A                                     ; None                                                ; 3.375 ns  ; serno        ; temp_Merc_serialno[7]           ; IFCLK      ;
; N/A                                     ; None                                                ; 3.344 ns  ; spectrum_in  ; spectrum_data[1]                ; IFCLK      ;
; N/A                                     ; None                                                ; 3.238 ns  ; spectrum_in  ; spectrum_data[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 2.892 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.598 ns  ; DOUT         ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.571 ns  ; DOUT         ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.487 ns  ; CDOUT_P      ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.460 ns  ; CDOUT_P      ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.431 ns  ; serno        ; temp_Merc_serialno[1]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.404 ns  ; serno        ; temp_Merc_serialno[1]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.293 ns  ; FLAGB        ; spec.10                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.089 ns  ; serno        ; temp_Merc_serialno[4]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.062 ns  ; serno        ; temp_Merc_serialno[4]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.052 ns  ; serno        ; temp_Penny_serialno[4]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.034 ns  ; serno        ; temp_Penny_power[11]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.027 ns  ; spectrum_in  ; spectrum_data[5]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.025 ns  ; serno        ; temp_Penny_serialno[4]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.017 ns  ; serno        ; temp_Penny_power[5]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.007 ns  ; serno        ; temp_Penny_power[11]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.000 ns  ; spectrum_in  ; spectrum_data[5]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.994 ns  ; spectrum_in  ; spectrum_data[15]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.990 ns  ; serno        ; temp_Penny_power[5]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.967 ns  ; spectrum_in  ; spectrum_data[15]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.960 ns  ; spectrum_in  ; spectrum_data[2]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.937 ns  ; MDOUT        ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.933 ns  ; spectrum_in  ; spectrum_data[2]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.861 ns  ; spectrum_in  ; spectrum_data[10]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.842 ns  ; spectrum_in  ; spectrum_data[6]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.834 ns  ; spectrum_in  ; spectrum_data[10]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.815 ns  ; spectrum_in  ; spectrum_data[6]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.783 ns  ; spectrum_in  ; spectrum_data[4]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.763 ns  ; CDOUT        ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.758 ns  ; spectrum_in  ; spectrum_data[8]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.756 ns  ; spectrum_in  ; spectrum_data[4]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.736 ns  ; CDOUT        ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.731 ns  ; spectrum_in  ; spectrum_data[8]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.721 ns  ; serno        ; temp_Penny_serialno[6]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.696 ns  ; serno        ; temp_Penny_power[4]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.694 ns  ; serno        ; temp_Penny_serialno[6]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.669 ns  ; serno        ; temp_Penny_power[4]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.647 ns  ; serno        ; temp_Penny_serialno[0]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.620 ns  ; serno        ; temp_Penny_serialno[0]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.620 ns  ; serno        ; temp_Penny_power[6]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.593 ns  ; serno        ; temp_Penny_power[6]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.572 ns  ; serno        ; temp_Penny_power[9]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.545 ns  ; serno        ; temp_Penny_power[9]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.533 ns  ; serno        ; temp_Merc_serialno[2]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.506 ns  ; serno        ; temp_Merc_serialno[2]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.488 ns  ; spectrum_in  ; spectrum_data[7]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.486 ns  ; serno        ; temp_Penny_power[10]            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.461 ns  ; spectrum_in  ; spectrum_data[7]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.459 ns  ; serno        ; temp_Penny_power[10]            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.425 ns  ; serno        ; temp_Penny_serialno[3]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.413 ns  ; serno        ; temp_Penny_serialno[1]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.398 ns  ; serno        ; temp_Penny_serialno[3]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.391 ns  ; serno        ; temp_Penny_serialno[7]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.386 ns  ; serno        ; temp_Penny_serialno[1]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.364 ns  ; serno        ; temp_Penny_serialno[7]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.341 ns  ; serno        ; temp_Penny_power[8]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.337 ns  ; serno        ; temp_Penny_power[7]             ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.314 ns  ; serno        ; temp_Penny_power[8]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.310 ns  ; serno        ; temp_Penny_power[7]             ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.283 ns  ; serno        ; temp_Penny_serialno[2]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.272 ns  ; serno        ; temp_Merc_serialno[0]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.256 ns  ; serno        ; temp_Penny_serialno[2]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.255 ns  ; spectrum_in  ; spectrum_data[9]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.245 ns  ; serno        ; temp_Merc_serialno[0]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.228 ns  ; spectrum_in  ; spectrum_data[9]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.215 ns  ; serno        ; temp_Merc_serialno[6]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.188 ns  ; serno        ; temp_Merc_serialno[6]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.156 ns  ; serno        ; temp_Merc_serialno[5]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.129 ns  ; serno        ; temp_Merc_serialno[5]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.095 ns  ; serno        ; temp_Merc_serialno[3]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.072 ns  ; spectrum_in  ; spectrum_data[3]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.068 ns  ; serno        ; temp_Merc_serialno[3]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.045 ns  ; spectrum_in  ; spectrum_data[3]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.038 ns  ; spectrum_in  ; spectrum_data[11]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.037 ns  ; serno        ; temp_Penny_serialno[5]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.028 ns  ; spectrum_in  ; spectrum_data[13]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.012 ns  ; spectrum_in  ; spectrum_data[14]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.011 ns  ; spectrum_in  ; spectrum_data[11]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.010 ns  ; serno        ; temp_Penny_serialno[5]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.001 ns  ; spectrum_in  ; spectrum_data[13]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.985 ns  ; spectrum_in  ; spectrum_data[14]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.936 ns  ; spectrum_in  ; spectrum_data[12]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.909 ns  ; spectrum_in  ; spectrum_data[12]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.851 ns  ; serno        ; temp_Merc_serialno[7]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.824 ns  ; serno        ; temp_Merc_serialno[7]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.820 ns  ; spectrum_in  ; spectrum_data[1]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.793 ns  ; spectrum_in  ; spectrum_data[1]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.714 ns  ; spectrum_in  ; spectrum_data[0]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.687 ns  ; spectrum_in  ; spectrum_data[0]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.514 ns  ; DOUT         ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.403 ns  ; CDOUT_P      ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.347 ns  ; serno        ; temp_Merc_serialno[1]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.005 ns  ; serno        ; temp_Merc_serialno[4]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.032 ns ; serno        ; temp_Penny_serialno[4]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.050 ns ; serno        ; temp_Penny_power[11]            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.057 ns ; spectrum_in  ; spectrum_data[5]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.067 ns ; serno        ; temp_Penny_power[5]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.090 ns ; spectrum_in  ; spectrum_data[15]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.124 ns ; spectrum_in  ; spectrum_data[2]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.223 ns ; spectrum_in  ; spectrum_data[10]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.231 ns ; FLAGB        ; spec.10                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.242 ns ; spectrum_in  ; spectrum_data[6]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.258 ns ; FLAGB        ; spec.10                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.301 ns ; spectrum_in  ; spectrum_data[4]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.321 ns ; CDOUT        ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.326 ns ; spectrum_in  ; spectrum_data[8]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.363 ns ; serno        ; temp_Penny_serialno[6]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.388 ns ; serno        ; temp_Penny_power[4]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.437 ns ; serno        ; temp_Penny_serialno[0]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.464 ns ; serno        ; temp_Penny_power[6]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.512 ns ; serno        ; temp_Penny_power[9]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.551 ns ; serno        ; temp_Merc_serialno[2]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.596 ns ; spectrum_in  ; spectrum_data[7]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.598 ns ; serno        ; temp_Penny_power[10]            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.659 ns ; serno        ; temp_Penny_serialno[3]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.671 ns ; serno        ; temp_Penny_serialno[1]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.693 ns ; serno        ; temp_Penny_serialno[7]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.743 ns ; serno        ; temp_Penny_power[8]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.747 ns ; serno        ; temp_Penny_power[7]             ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.801 ns ; serno        ; temp_Penny_serialno[2]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.812 ns ; serno        ; temp_Merc_serialno[0]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.829 ns ; spectrum_in  ; spectrum_data[9]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.869 ns ; serno        ; temp_Merc_serialno[6]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.928 ns ; serno        ; temp_Merc_serialno[5]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.989 ns ; serno        ; temp_Merc_serialno[3]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.012 ns ; spectrum_in  ; spectrum_data[3]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.046 ns ; spectrum_in  ; spectrum_data[11]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.047 ns ; serno        ; temp_Penny_serialno[5]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.056 ns ; spectrum_in  ; spectrum_data[13]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.072 ns ; spectrum_in  ; spectrum_data[14]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.148 ns ; spectrum_in  ; spectrum_data[12]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.233 ns ; serno        ; temp_Merc_serialno[7]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.264 ns ; spectrum_in  ; spectrum_data[1]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.370 ns ; spectrum_in  ; spectrum_data[0]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.843 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.854 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13] ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                 ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Jan 31 17:13:16 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 761 ps for clock "IFCLK" between source register "Penny_power[10]" and destination register "Tx_control_4[6]"
    Info: Fmax is 51.78 MHz (period= 19.312 ns)
    Info: + Largest register to register requirement is 1.514 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -8.639 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.703 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(2.933 ns) + CELL(0.589 ns) = 6.045 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 6.612 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.748 ns) + CELL(0.624 ns) = 8.984 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.140 ns) + CELL(0.000 ns) = 10.124 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.913 ns) + CELL(0.666 ns) = 11.703 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
                Info: Total cell delay = 4.185 ns ( 35.76 % )
                Info: Total interconnect delay = 7.518 ns ( 64.24 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 20.342 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(2.556 ns) + CELL(0.970 ns) = 6.488 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.450 ns) + CELL(0.206 ns) = 7.144 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 7.718 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.372 ns) + CELL(0.370 ns) = 8.460 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 9.025 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.361 ns) + CELL(0.206 ns) = 9.592 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.343 ns) + CELL(0.970 ns) = 10.905 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 10: + IC(0.689 ns) + CELL(0.651 ns) = 12.245 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.140 ns) + CELL(0.000 ns) = 13.385 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.879 ns) + CELL(0.970 ns) = 15.234 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(0.760 ns) + CELL(0.370 ns) = 16.364 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.370 ns) + CELL(0.370 ns) = 17.104 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.360 ns) + CELL(0.589 ns) = 18.053 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.710 ns) + CELL(0.000 ns) = 18.763 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.913 ns) + CELL(0.666 ns) = 20.342 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
                Info: Total cell delay = 8.850 ns ( 43.51 % )
                Info: Total interconnect delay = 11.492 ns ( 56.49 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
        Info: 2: + IC(0.439 ns) + CELL(0.206 ns) = 0.645 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'Tx_control_4[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.753 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
        Info: Total cell delay = 0.314 ns ( 41.70 % )
        Info: Total interconnect delay = 0.439 ns ( 58.30 % )
Info: Slack time is 32.05 ns for clock "CLK_12MHZ" between source register "Penny_power[10]" and destination register "Tx_control_4[6]"
    Info: Fmax is 57.87 MHz (period= 17.28 ns)
    Info: + Largest register to register requirement is 32.803 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -7.623 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 8.111 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.411 ns) + CELL(0.624 ns) = 3.020 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.748 ns) + CELL(0.624 ns) = 5.392 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 6.532 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.913 ns) + CELL(0.666 ns) = 8.111 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
                Info: Total cell delay = 2.899 ns ( 35.74 % )
                Info: Total interconnect delay = 5.212 ns ( 64.26 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 15.734 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.934 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.149 ns) + CELL(0.206 ns) = 4.244 ns; Loc. = LCCOMB_X33_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.984 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 6.297 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.689 ns) + CELL(0.651 ns) = 7.637 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.140 ns) + CELL(0.000 ns) = 8.777 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 10.626 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 9: + IC(0.760 ns) + CELL(0.370 ns) = 11.756 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 10: + IC(0.370 ns) + CELL(0.370 ns) = 12.496 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 11: + IC(0.360 ns) + CELL(0.589 ns) = 13.445 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 12: + IC(0.710 ns) + CELL(0.000 ns) = 14.155 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.913 ns) + CELL(0.666 ns) = 15.734 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
                Info: Total cell delay = 7.117 ns ( 45.23 % )
                Info: Total interconnect delay = 8.617 ns ( 54.77 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
        Info: 2: + IC(0.439 ns) + CELL(0.206 ns) = 0.645 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'Tx_control_4[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.753 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
        Info: Total cell delay = 0.314 ns ( 41.70 % )
        Info: Total interconnect delay = 0.439 ns ( 58.30 % )
Info: Slack time is 29.563 ns for clock "PCLK_12MHZ" between source register "Penny_power[10]" and destination register "Tx_control_4[6]"
    Info: Fmax is 47.91 MHz (period= 20.874 ns)
    Info: + Largest register to register requirement is 30.316 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -9.420 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.398 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.974 ns) + CELL(0.206 ns) = 2.175 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 2.740 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 3.307 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.748 ns) + CELL(0.624 ns) = 5.679 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.140 ns) + CELL(0.000 ns) = 6.819 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.913 ns) + CELL(0.666 ns) = 8.398 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
                Info: Total cell delay = 2.903 ns ( 34.57 % )
                Info: Total interconnect delay = 5.495 ns ( 65.43 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 17.818 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.289 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(1.057 ns) + CELL(0.624 ns) = 4.935 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 5.936 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 6.501 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.361 ns) + CELL(0.206 ns) = 7.068 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.343 ns) + CELL(0.970 ns) = 8.381 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.689 ns) + CELL(0.651 ns) = 9.721 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 9: + IC(1.140 ns) + CELL(0.000 ns) = 10.861 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.710 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 11: + IC(0.760 ns) + CELL(0.370 ns) = 13.840 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 14.580 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 13: + IC(0.360 ns) + CELL(0.589 ns) = 15.529 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 14: + IC(0.710 ns) + CELL(0.000 ns) = 16.239 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.913 ns) + CELL(0.666 ns) = 17.818 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
                Info: Total cell delay = 8.211 ns ( 46.08 % )
                Info: Total interconnect delay = 9.607 ns ( 53.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
        Info: 2: + IC(0.439 ns) + CELL(0.206 ns) = 0.645 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'Tx_control_4[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.753 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
        Info: Total cell delay = 0.314 ns ( 41.70 % )
        Info: Total interconnect delay = 0.439 ns ( 58.30 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 926 ps for clock "MCLK_12MHZ" between source register "Penny_power[10]" and destination register "Tx_control_4[6]"
    Info: Fmax is 52.68 MHz (period= 18.982 ns)
    Info: + Largest register to register requirement is 1.679 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -8.474 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.317 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.991 ns) + CELL(0.366 ns) = 2.352 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 3.094 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 3.659 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.226 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.748 ns) + CELL(0.624 ns) = 6.598 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.140 ns) + CELL(0.000 ns) = 7.738 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.913 ns) + CELL(0.666 ns) = 9.317 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
                Info: Total cell delay = 3.433 ns ( 36.85 % )
                Info: Total interconnect delay = 5.884 ns ( 63.15 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 17.791 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.292 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.747 ns) + CELL(0.589 ns) = 4.593 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 5.167 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.372 ns) + CELL(0.370 ns) = 5.909 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.359 ns) + CELL(0.206 ns) = 6.474 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 7.041 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.343 ns) + CELL(0.970 ns) = 8.354 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.689 ns) + CELL(0.651 ns) = 9.694 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.140 ns) + CELL(0.000 ns) = 10.834 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.970 ns) = 12.683 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(0.760 ns) + CELL(0.370 ns) = 13.813 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.370 ns) + CELL(0.370 ns) = 14.553 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.360 ns) + CELL(0.589 ns) = 15.502 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.710 ns) + CELL(0.000 ns) = 16.212 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.913 ns) + CELL(0.666 ns) = 17.791 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
                Info: Total cell delay = 8.128 ns ( 45.69 % )
                Info: Total interconnect delay = 9.663 ns ( 54.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N1; Fanout = 1; REG Node = 'Penny_power[10]'
        Info: 2: + IC(0.439 ns) + CELL(0.206 ns) = 0.645 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 1; COMB Node = 'Tx_control_4[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.753 ns; Loc. = LCFF_X22_Y15_N11; Fanout = 1; REG Node = 'Tx_control_4[6]'
        Info: Total cell delay = 0.314 ns ( 41.70 % )
        Info: Total interconnect delay = 0.439 ns ( 58.30 % )
Info: Slack time is 14.484 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 157.51 MHz (period= 6.349 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.622 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 45.86 % )
                Info: Total interconnect delay = 1.961 ns ( 54.14 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 3.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.622 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 45.86 % )
                Info: Total interconnect delay = 1.961 ns ( 54.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.085 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(2.185 ns) + CELL(0.589 ns) = 2.774 ns; Loc. = LCCOMB_X5_Y8_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 3: + IC(0.391 ns) + CELL(0.650 ns) = 3.815 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 4: + IC(1.810 ns) + CELL(0.460 ns) = 6.085 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.699 ns ( 27.92 % )
        Info: Total interconnect delay = 4.386 ns ( 72.08 % )
Info: Slack time is 17.552 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]"
    Info: Fmax is 304.79 MHz (period= 3.281 ns)
    Info: + Largest register to register requirement is 20.571 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.837 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.837 ns; Loc. = LCFF_X5_Y8_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 63.66 % )
                Info: Total interconnect delay = 1.031 ns ( 36.34 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.430 ns) + CELL(0.202 ns) = 0.632 ns; Loc. = LCCOMB_X3_Y8_N16; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.671 ns) + CELL(0.206 ns) = 1.509 ns; Loc. = LCCOMB_X4_Y8_N16; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.655 ns) + CELL(0.855 ns) = 3.019 ns; Loc. = LCFF_X5_Y8_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
        Info: Total cell delay = 1.263 ns ( 41.84 % )
        Info: Total interconnect delay = 1.756 ns ( 58.16 % )
Info: Minimum slack time is -7.892 ns for clock "IFCLK" between source register "temp_Penny_serialno[3]" and destination register "Penny_serialno[3]"
    Info: + Shortest register to register delay is 0.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
        Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'Penny_serialno[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
        Info: Total cell delay = 0.314 ns ( 41.92 % )
        Info: Total interconnect delay = 0.435 ns ( 58.08 % )
    Info: - Smallest register to register requirement is 8.641 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.639 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 20.335 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(2.556 ns) + CELL(0.970 ns) = 6.488 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.450 ns) + CELL(0.206 ns) = 7.144 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 7.718 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.372 ns) + CELL(0.370 ns) = 8.460 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 9.025 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.361 ns) + CELL(0.206 ns) = 9.592 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.343 ns) + CELL(0.970 ns) = 10.905 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 10: + IC(0.689 ns) + CELL(0.651 ns) = 12.245 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.140 ns) + CELL(0.000 ns) = 13.385 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.879 ns) + CELL(0.970 ns) = 15.234 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(0.760 ns) + CELL(0.370 ns) = 16.364 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.370 ns) + CELL(0.370 ns) = 17.104 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.360 ns) + CELL(0.589 ns) = 18.053 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.710 ns) + CELL(0.000 ns) = 18.763 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.906 ns) + CELL(0.666 ns) = 20.335 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
                Info: Total cell delay = 8.850 ns ( 43.52 % )
                Info: Total interconnect delay = 11.485 ns ( 56.48 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 11.696 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(2.933 ns) + CELL(0.589 ns) = 6.045 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 6.612 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.748 ns) + CELL(0.624 ns) = 8.984 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.140 ns) + CELL(0.000 ns) = 10.124 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 11.696 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
                Info: Total cell delay = 4.185 ns ( 35.78 % )
                Info: Total interconnect delay = 7.511 ns ( 64.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 376 path(s). See Report window for details.
Info: Minimum slack time is -6.876 ns for clock "CLK_12MHZ" between source register "temp_Penny_serialno[3]" and destination register "Penny_serialno[3]"
    Info: + Shortest register to register delay is 0.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
        Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'Penny_serialno[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
        Info: Total cell delay = 0.314 ns ( 41.92 % )
        Info: Total interconnect delay = 0.435 ns ( 58.08 % )
    Info: - Smallest register to register requirement is 7.625 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.623 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 15.727 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.934 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.149 ns) + CELL(0.206 ns) = 4.244 ns; Loc. = LCCOMB_X33_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 4.984 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 6.297 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.689 ns) + CELL(0.651 ns) = 7.637 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.140 ns) + CELL(0.000 ns) = 8.777 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.879 ns) + CELL(0.970 ns) = 10.626 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 9: + IC(0.760 ns) + CELL(0.370 ns) = 11.756 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 10: + IC(0.370 ns) + CELL(0.370 ns) = 12.496 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 11: + IC(0.360 ns) + CELL(0.589 ns) = 13.445 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 12: + IC(0.710 ns) + CELL(0.000 ns) = 14.155 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.906 ns) + CELL(0.666 ns) = 15.727 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
                Info: Total cell delay = 7.117 ns ( 45.25 % )
                Info: Total interconnect delay = 8.610 ns ( 54.75 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 8.104 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.411 ns) + CELL(0.624 ns) = 3.020 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.748 ns) + CELL(0.624 ns) = 5.392 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.140 ns) + CELL(0.000 ns) = 6.532 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 8.104 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
                Info: Total cell delay = 2.899 ns ( 35.77 % )
                Info: Total interconnect delay = 5.205 ns ( 64.23 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 162 path(s). See Report window for details.
Info: Minimum slack time is -8.673 ns for clock "PCLK_12MHZ" between source register "temp_Penny_serialno[3]" and destination register "Penny_serialno[3]"
    Info: + Shortest register to register delay is 0.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
        Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'Penny_serialno[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
        Info: Total cell delay = 0.314 ns ( 41.92 % )
        Info: Total interconnect delay = 0.435 ns ( 58.08 % )
    Info: - Smallest register to register requirement is 9.422 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 9.420 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 17.811 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.289 ns) + CELL(0.970 ns) = 3.254 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(1.057 ns) + CELL(0.624 ns) = 4.935 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 5.936 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 6.501 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.361 ns) + CELL(0.206 ns) = 7.068 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.343 ns) + CELL(0.970 ns) = 8.381 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.689 ns) + CELL(0.651 ns) = 9.721 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 9: + IC(1.140 ns) + CELL(0.000 ns) = 10.861 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.710 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 11: + IC(0.760 ns) + CELL(0.370 ns) = 13.840 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 12: + IC(0.370 ns) + CELL(0.370 ns) = 14.580 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 13: + IC(0.360 ns) + CELL(0.589 ns) = 15.529 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 14: + IC(0.710 ns) + CELL(0.000 ns) = 16.239 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.906 ns) + CELL(0.666 ns) = 17.811 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
                Info: Total cell delay = 8.211 ns ( 46.10 % )
                Info: Total interconnect delay = 9.600 ns ( 53.90 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.974 ns) + CELL(0.206 ns) = 2.175 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 2.740 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 3.307 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.748 ns) + CELL(0.624 ns) = 5.679 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.140 ns) + CELL(0.000 ns) = 6.819 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 8.391 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
                Info: Total cell delay = 2.903 ns ( 34.60 % )
                Info: Total interconnect delay = 5.488 ns ( 65.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 687 path(s). See Report window for details.
Info: Minimum slack time is -7.727 ns for clock "MCLK_12MHZ" between source register "temp_Penny_serialno[3]" and destination register "Penny_serialno[3]"
    Info: + Shortest register to register delay is 0.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
        Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'Penny_serialno[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.749 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
        Info: Total cell delay = 0.314 ns ( 41.92 % )
        Info: Total interconnect delay = 0.435 ns ( 58.08 % )
    Info: - Smallest register to register requirement is 8.476 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.474 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 17.784 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.292 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.747 ns) + CELL(0.589 ns) = 4.593 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 5.167 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.372 ns) + CELL(0.370 ns) = 5.909 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.359 ns) + CELL(0.206 ns) = 6.474 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 7.041 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.343 ns) + CELL(0.970 ns) = 8.354 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.689 ns) + CELL(0.651 ns) = 9.694 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.140 ns) + CELL(0.000 ns) = 10.834 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.879 ns) + CELL(0.970 ns) = 12.683 ns; Loc. = LCFF_X32_Y10_N1; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(0.760 ns) + CELL(0.370 ns) = 13.813 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.370 ns) + CELL(0.370 ns) = 14.553 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.360 ns) + CELL(0.589 ns) = 15.502 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 15; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.710 ns) + CELL(0.000 ns) = 16.212 ns; Loc. = CLKCTRL_G4; Fanout = 40; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.906 ns) + CELL(0.666 ns) = 17.784 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'Penny_serialno[3]'
                Info: Total cell delay = 8.128 ns ( 45.70 % )
                Info: Total interconnect delay = 9.656 ns ( 54.30 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.310 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.991 ns) + CELL(0.366 ns) = 2.352 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 3.094 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 3.659 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.226 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.748 ns) + CELL(0.624 ns) = 6.598 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.140 ns) + CELL(0.000 ns) = 7.738 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.906 ns) + CELL(0.666 ns) = 9.310 ns; Loc. = LCFF_X25_Y13_N11; Fanout = 2; REG Node = 'temp_Penny_serialno[3]'
                Info: Total cell delay = 3.433 ns ( 36.87 % )
                Info: Total interconnect delay = 5.877 ns ( 63.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 352 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.622 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 45.86 % )
                Info: Total interconnect delay = 1.961 ns ( 54.14 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.622 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 45.86 % )
                Info: Total interconnect delay = 1.961 ns ( 54.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.198 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.740 ns) + CELL(0.460 ns) = 1.200 ns; Loc. = LCFF_X3_Y8_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.33 % )
        Info: Total interconnect delay = 0.740 ns ( 61.67 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.835 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X3_Y8_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.70 % )
                Info: Total interconnect delay = 1.029 ns ( 36.30 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "state_FX[3]" (data pin = "FLAGB", clock pin = "IFCLK") is 8.786 ns
    Info: + Longest pin to register delay is 11.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 8; PIN Node = 'FLAGB'
        Info: 2: + IC(5.820 ns) + CELL(0.370 ns) = 7.164 ns; Loc. = LCCOMB_X6_Y16_N30; Fanout = 2; COMB Node = 'Mux2~637'
        Info: 3: + IC(0.725 ns) + CELL(0.651 ns) = 8.540 ns; Loc. = LCCOMB_X7_Y16_N10; Fanout = 1; COMB Node = 'Mux1~624'
        Info: 4: + IC(0.669 ns) + CELL(0.589 ns) = 9.798 ns; Loc. = LCCOMB_X6_Y16_N12; Fanout = 1; COMB Node = 'Mux1~625'
        Info: 5: + IC(1.127 ns) + CELL(0.646 ns) = 11.571 ns; Loc. = LCCOMB_X6_Y16_N6; Fanout = 1; COMB Node = 'Mux1~626'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.679 ns; Loc. = LCFF_X6_Y16_N7; Fanout = 22; REG Node = 'state_FX[3]'
        Info: Total cell delay = 3.338 ns ( 28.58 % )
        Info: Total interconnect delay = 8.341 ns ( 71.42 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 368; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X6_Y16_N7; Fanout = 22; REG Node = 'state_FX[3]'
        Info: Total cell delay = 1.796 ns ( 62.95 % )
        Info: Total interconnect delay = 1.057 ns ( 37.05 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]" is 23.951 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 12.298 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(2.556 ns) + CELL(0.970 ns) = 6.488 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.450 ns) + CELL(0.206 ns) = 7.144 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 7.718 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.372 ns) + CELL(0.370 ns) = 8.460 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 9.025 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.361 ns) + CELL(0.206 ns) = 9.592 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.155 ns) + CELL(0.000 ns) = 10.747 ns; Loc. = CLKCTRL_G5; Fanout = 387; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.885 ns) + CELL(0.666 ns) = 12.298 ns; Loc. = LCFF_X18_Y7_N5; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]'
        Info: Total cell delay = 4.930 ns ( 40.09 % )
        Info: Total interconnect delay = 7.368 ns ( 59.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N5; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]'
        Info: 2: + IC(0.801 ns) + CELL(0.621 ns) = 1.422 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~170'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.508 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~172'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.594 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~174'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.680 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~176'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.870 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~178'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.956 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~180'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.042 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~182'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.128 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~184'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.214 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~186'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 2.720 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187'
        Info: 12: + IC(0.709 ns) + CELL(0.624 ns) = 4.053 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 1; COMB Node = 'LessThan2~226'
        Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.620 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 3; COMB Node = 'LessThan2~227'
        Info: 14: + IC(1.018 ns) + CELL(0.651 ns) = 6.289 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 15: + IC(1.944 ns) + CELL(3.116 ns) = 11.349 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 6.516 ns ( 57.41 % )
        Info: Total interconnect delay = 4.833 ns ( 42.59 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "full" is 12.358 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 8; PIN Node = 'FLAGB'
    Info: 2: + IC(8.118 ns) + CELL(3.266 ns) = 12.358 ns; Loc. = PIN_181; Fanout = 0; PIN Node = 'full'
    Info: Total cell delay = 4.240 ns ( 34.31 % )
    Info: Total interconnect delay = 8.118 ns ( 65.69 % )
Info: th for register "Tx_control_1[0]" (data pin = "ADC_OVERLOAD", clock pin = "IFCLK") is 7.500 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 14.938 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.962 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(2.556 ns) + CELL(0.970 ns) = 6.488 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.450 ns) + CELL(0.206 ns) = 7.144 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 7.718 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.372 ns) + CELL(0.370 ns) = 8.460 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 9.025 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.361 ns) + CELL(0.206 ns) = 9.592 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.343 ns) + CELL(0.970 ns) = 10.905 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 10: + IC(0.689 ns) + CELL(0.651 ns) = 12.245 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 11: + IC(1.140 ns) + CELL(0.000 ns) = 13.385 ns; Loc. = CLKCTRL_G6; Fanout = 515; COMB Node = 'BCLK~2clkctrl'
        Info: 12: + IC(0.887 ns) + CELL(0.666 ns) = 14.938 ns; Loc. = LCFF_X23_Y11_N7; Fanout = 1; REG Node = 'Tx_control_1[0]'
        Info: Total cell delay = 6.551 ns ( 43.85 % )
        Info: Total interconnect delay = 8.387 ns ( 56.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_176; Fanout = 1; PIN Node = 'ADC_OVERLOAD'
        Info: 2: + IC(6.310 ns) + CELL(0.460 ns) = 7.744 ns; Loc. = LCFF_X23_Y11_N7; Fanout = 1; REG Node = 'Tx_control_1[0]'
        Info: Total cell delay = 1.434 ns ( 18.52 % )
        Info: Total interconnect delay = 6.310 ns ( 81.48 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Sat Jan 31 17:13:18 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


