<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUSTAGE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSTAGE_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DECSTAGE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DECSTAGE_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE_TEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_MEM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IFSTAGE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IFSTAGE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFSTAGE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IFSTAGE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IFSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IFSTAGE_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IFSTAGE_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IFSTAGE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_MEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_MEM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_MEM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMSTAGE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488655281" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1488655281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489350156" xil_pn:in_ck="1258851855949065450" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489350156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="ALUSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="DECSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1489354235" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6555876224720936865" xil_pn:start_ts="1489354235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489354235" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6978692813174719903" xil_pn:start_ts="1489354235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488655321" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2026826156063016693" xil_pn:start_ts="1488655321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489350156" xil_pn:in_ck="1258851855949065450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489350156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="ALUSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="DECSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1489354238" xil_pn:in_ck="1258851855949065450" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1037374038113460246" xil_pn:start_ts="1489354235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DECSTAGE_TEST_beh.prj"/>
      <outfile xil_pn:name="DECSTAGE_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1489354238" xil_pn:in_ck="188981920133541483" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1347585928965470503" xil_pn:start_ts="1489354238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DECSTAGE_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8965257076660358766" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2026826156063016693" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4146675836336412240" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487596273" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8988040843101448725" xil_pn:start_ts="1487596273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487600217" xil_pn:in_ck="-8101640254031246010" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8730337719642235262" xil_pn:start_ts="1487600213">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
