Analysis & Synthesis report for pd_project1
Sun Apr 10 23:34:03 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated
 16. Source assignments for reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated
 17. Source assignments for data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated
 18. Parameter Settings for Inferred Entity Instance: reg_file:register_file|altsyncram:reg_array_rtl_0
 19. Parameter Settings for Inferred Entity Instance: reg_file:register_file|altsyncram:reg_array_rtl_1
 20. Parameter Settings for Inferred Entity Instance: data_memory:data_mem|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "sll:barrel_shifter|mux:m_0_15"
 23. Port Connectivity Checks: "sll:barrel_shifter|mux:m_1_14"
 24. Port Connectivity Checks: "sll:barrel_shifter|mux:m_1_15"
 25. Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_12"
 26. Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_13"
 27. Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_14"
 28. Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_15"
 29. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_8"
 30. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_9"
 31. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_10"
 32. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_11"
 33. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_12"
 34. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_13"
 35. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_14"
 36. Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_15"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 10 23:34:03 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; pd_project1                                 ;
; Top-level Entity Name           ; pd_project1                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 241                                         ;
; Total pins                      ; 166                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,224                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; pd_project1        ; pd_project1        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; v/rr_ex.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/rr_ex.v                                        ;         ;
; v/id_rr.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/id_rr.v                                        ;         ;
; v/if_id.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/if_id.v                                        ;         ;
; pd_project1.bdf                                  ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf                                  ;         ;
; v/add16.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/add16.v                                        ;         ;
; v/alu.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/alu.v                                          ;         ;
; v/alu_op_ctrl.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/alu_op_ctrl.v                                  ;         ;
; v/ctrl_unit.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/ctrl_unit.v                                    ;         ;
; v/cz.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/cz.v                                           ;         ;
; v/data_memory.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/data_memory.v                                  ;         ;
; v/instr_mem.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v                                    ;         ;
; v/mux.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mux.v                                          ;         ;
; v/mux3.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mux3.v                                         ;         ;
; v/mux16.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16.v                                        ;         ;
; v/mux16_4to1.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_4to1.v                                   ;         ;
; v/mux16_8to1.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_8to1.v                                   ;         ;
; v/nop_reg_wr.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_reg_wr.v                                   ;         ;
; v/nop_wr.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_wr.v                                       ;         ;
; v/pc.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/pc.v                                           ;         ;
; v/pc_inc.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/pc_inc.v                                       ;         ;
; v/reg_file.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/reg_file.v                                     ;         ;
; v/sign_ext6.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext6.v                                    ;         ;
; v/sign_ext9.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext9.v                                    ;         ;
; v/sll.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v                                          ;         ;
; v/mem_wb.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/mem_wb.v                                       ;         ;
; v/exec_mem.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/adity/Desktop/pd_project1_pipeline/v/exec_mem.v                                     ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal191.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                        ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_gfn1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf                           ;         ;
; db/pd_project1.ram0_reg_file_c5668544.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adity/Desktop/pd_project1_pipeline/db/pd_project1.ram0_reg_file_c5668544.hdl.mif    ;         ;
; db/altsyncram_g2o1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_g2o1.tdf                           ;         ;
; db/pd_project1.ram0_data_memory_8ae84398.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adity/Desktop/pd_project1_pipeline/db/pd_project1.ram0_data_memory_8ae84398.hdl.mif ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 133       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 185       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 3         ;
;     -- 5 input functions                    ; 9         ;
;     -- 4 input functions                    ; 52        ;
;     -- <=3 input functions                  ; 121       ;
;                                             ;           ;
; Dedicated logic registers                   ; 241       ;
;                                             ;           ;
; I/O pins                                    ; 166       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 4224      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 289       ;
; Total fan-out                               ; 1789      ;
; Average fan-out                             ; 2.22      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
; |pd_project1                              ; 185 (0)             ; 241 (0)                   ; 4224              ; 0          ; 166  ; 0            ; |pd_project1                                                                                  ; pd_project1     ; work         ;
;    |alu:alu|                              ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|alu:alu                                                                          ; alu             ; work         ;
;    |ctrl_unit:ctrl_block|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|ctrl_unit:ctrl_block                                                             ; ctrl_unit       ; work         ;
;    |cz:cz_reg|                            ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|cz:cz_reg                                                                        ; cz              ; work         ;
;    |data_memory:data_mem|                 ; 16 (16)             ; 32 (32)                   ; 4096              ; 0          ; 0    ; 0            ; |pd_project1|data_memory:data_mem                                                             ; data_memory     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |pd_project1|data_memory:data_mem|altsyncram:ram_rtl_0                                        ; altsyncram      ; work         ;
;          |altsyncram_g2o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |pd_project1|data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated         ; altsyncram_g2o1 ; work         ;
;    |exec_mem:exec_mem_stg|                ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|exec_mem:exec_mem_stg                                                            ; exec_mem        ; work         ;
;    |id_rr:inst|                           ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|id_rr:inst                                                                       ; id_rr           ; work         ;
;    |instr_mem:instr_memory|               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|instr_mem:instr_memory                                                           ; instr_mem       ; work         ;
;    |mem_wb:mem_wb_stg|                    ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mem_wb:mem_wb_stg                                                                ; mem_wb          ; work         ;
;    |mux16:m1|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mux16:m1                                                                         ; mux16           ; work         ;
;    |mux16:m4|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mux16:m4                                                                         ; mux16           ; work         ;
;    |mux16:m5|                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mux16:m5                                                                         ; mux16           ; work         ;
;    |mux16_4to1:m8|                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mux16_4to1:m8                                                                    ; mux16_4to1      ; work         ;
;    |mux3:m2|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|mux3:m2                                                                          ; mux3            ; work         ;
;    |pc:prog_counter|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|pc:prog_counter                                                                  ; pc              ; work         ;
;    |pc_inc:pc_incrementer|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|pc_inc:pc_incrementer                                                            ; pc_inc          ; work         ;
;    |reg_file:register_file|               ; 66 (66)             ; 74 (74)                   ; 128               ; 0          ; 0    ; 0            ; |pd_project1|reg_file:register_file                                                           ; reg_file        ; work         ;
;       |altsyncram:reg_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |pd_project1|reg_file:register_file|altsyncram:reg_array_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_gfn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |pd_project1|reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated ; altsyncram_gfn1 ; work         ;
;       |altsyncram:reg_array_rtl_1|        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |pd_project1|reg_file:register_file|altsyncram:reg_array_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_gfn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |pd_project1|reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated ; altsyncram_gfn1 ; work         ;
;    |rr_ex:rr_ex_stg|                      ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|rr_ex:rr_ex_stg                                                                  ; rr_ex           ; work         ;
;    |sll:barrel_shifter|                   ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter                                                               ; sll             ; work         ;
;       |mux:m_0_0|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_0                                                     ; mux             ; work         ;
;       |mux:m_0_10|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_10                                                    ; mux             ; work         ;
;       |mux:m_0_11|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_11                                                    ; mux             ; work         ;
;       |mux:m_0_12|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_12                                                    ; mux             ; work         ;
;       |mux:m_0_13|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_13                                                    ; mux             ; work         ;
;       |mux:m_0_14|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_14                                                    ; mux             ; work         ;
;       |mux:m_0_1|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_1                                                     ; mux             ; work         ;
;       |mux:m_0_2|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_2                                                     ; mux             ; work         ;
;       |mux:m_0_3|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_3                                                     ; mux             ; work         ;
;       |mux:m_0_4|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_4                                                     ; mux             ; work         ;
;       |mux:m_0_5|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_5                                                     ; mux             ; work         ;
;       |mux:m_0_6|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_6                                                     ; mux             ; work         ;
;       |mux:m_0_7|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_7                                                     ; mux             ; work         ;
;       |mux:m_0_8|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_8                                                     ; mux             ; work         ;
;       |mux:m_0_9|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pd_project1|sll:barrel_shifter|mux:m_0_9                                                     ; mux             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                              ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/pd_project1.ram0_data_memory_8ae84398.hdl.mif ;
; reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 16           ; 7            ; 16           ; 112  ; db/pd_project1.ram0_reg_file_c5668544.hdl.mif    ;
; reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 16           ; 7            ; 16           ; 112  ; db/pd_project1.ram0_reg_file_c5668544.hdl.mif    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------------+--------------------------------------------+
; Register name                                    ; Reason for Removal                         ;
+--------------------------------------------------+--------------------------------------------+
; if_id:inst3|pcplus1_s[0..15]                     ; Stuck at GND due to stuck port clock       ;
; if_id:inst3|pc_s[0..15]                          ; Stuck at GND due to stuck port clock       ;
; if_id:inst3|pc_inc_id[0..15]                     ; Stuck at GND due to stuck port clock       ;
; if_id:inst3|pc_out_id[0..15]                     ; Stuck at GND due to stuck port clock       ;
; id_rr:inst|pc_inc_rr[0..15]                      ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|pc_out_rr[0..15]                      ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|shft_amt_rr[3]                        ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|shft_amt_ex[3]                   ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|pc_inc_ex[0..15]                 ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|pc_out_ex[0..15]                 ; Stuck at GND due to stuck port data_in     ;
; exec_mem:exec_mem_stg|pc_inc_out_mem[0..15]      ; Stuck at GND due to stuck port data_in     ;
; mem_wb:mem_wb_stg|pc_inc_out_wb[0..15]           ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|instr_imm9_rr[0]                      ; Merged with id_rr:inst|instr0_rr           ;
; id_rr:inst|instr_imm6_rr[0]                      ; Merged with id_rr:inst|instr0_rr           ;
; id_rr:inst|instr_imm9_rr[1]                      ; Merged with id_rr:inst|instr1_rr           ;
; id_rr:inst|instr_imm6_rr[1]                      ; Merged with id_rr:inst|instr1_rr           ;
; id_rr:inst|instr_imm6_rr[2]                      ; Merged with id_rr:inst|instr_imm9_rr[2]    ;
; id_rr:inst|instr_rc_rr[0]                        ; Merged with id_rr:inst|instr_imm9_rr[3]    ;
; id_rr:inst|instr_imm6_rr[3]                      ; Merged with id_rr:inst|instr_imm9_rr[3]    ;
; id_rr:inst|instr_rc_rr[1]                        ; Merged with id_rr:inst|instr_imm9_rr[4]    ;
; id_rr:inst|instr_imm6_rr[4]                      ; Merged with id_rr:inst|instr_imm9_rr[4]    ;
; id_rr:inst|instr_rc_rr[2]                        ; Merged with id_rr:inst|instr_imm9_rr[5]    ;
; id_rr:inst|instr_imm6_rr[5]                      ; Merged with id_rr:inst|instr_imm9_rr[5]    ;
; id_rr:inst|instr_rb_rr[0]                        ; Merged with id_rr:inst|instr_imm9_rr[6]    ;
; id_rr:inst|instr_rb_rr[1]                        ; Merged with id_rr:inst|instr_imm9_rr[7]    ;
; id_rr:inst|instr_rb_rr[2]                        ; Merged with id_rr:inst|instr_imm9_rr[8]    ;
; id_rr:inst|m3_sel_rr                             ; Merged with id_rr:inst|m6_sel_rr           ;
; id_rr:inst|shft_amt_rr[2]                        ; Merged with id_rr:inst|shft_amt_rr[1]      ;
; rr_ex:rr_ex_stg|m3_sel_ex                        ; Merged with rr_ex:rr_ex_stg|m6_sel_ex      ;
; rr_ex:rr_ex_stg|imm9_ex[0]                       ; Merged with rr_ex:rr_ex_stg|instr0_ex      ;
; rr_ex:rr_ex_stg|imm6_ex[0]                       ; Merged with rr_ex:rr_ex_stg|instr0_ex      ;
; rr_ex:rr_ex_stg|imm9_ex[1]                       ; Merged with rr_ex:rr_ex_stg|instr1_ex      ;
; rr_ex:rr_ex_stg|imm6_ex[1]                       ; Merged with rr_ex:rr_ex_stg|instr1_ex      ;
; rr_ex:rr_ex_stg|shft_amt_ex[2]                   ; Merged with rr_ex:rr_ex_stg|shft_amt_ex[1] ;
; rr_ex:rr_ex_stg|imm6_ex[2]                       ; Merged with rr_ex:rr_ex_stg|imm9_ex[2]     ;
; rr_ex:rr_ex_stg|imm6_ex[3]                       ; Merged with rr_ex:rr_ex_stg|imm9_ex[3]     ;
; rr_ex:rr_ex_stg|imm6_ex[4]                       ; Merged with rr_ex:rr_ex_stg|imm9_ex[4]     ;
; rr_ex:rr_ex_stg|imm9_ex[9..15]                   ; Merged with rr_ex:rr_ex_stg|imm9_ex[5]     ;
; rr_ex:rr_ex_stg|imm6_ex[5..15]                   ; Merged with rr_ex:rr_ex_stg|imm9_ex[5]     ;
; rr_ex:rr_ex_stg|m1_out_ex[5,9..15]               ; Merged with rr_ex:rr_ex_stg|imm9_ex[5]     ;
; rr_ex:rr_ex_stg|m1_out_ex[4]                     ; Merged with rr_ex:rr_ex_stg|imm9_ex[4]     ;
; rr_ex:rr_ex_stg|m1_out_ex[3]                     ; Merged with rr_ex:rr_ex_stg|imm9_ex[3]     ;
; rr_ex:rr_ex_stg|m1_out_ex[2]                     ; Merged with rr_ex:rr_ex_stg|imm9_ex[2]     ;
; rr_ex:rr_ex_stg|m1_out_ex[1]                     ; Merged with rr_ex:rr_ex_stg|instr1_ex      ;
; rr_ex:rr_ex_stg|m1_out_ex[0]                     ; Merged with rr_ex:rr_ex_stg|instr0_ex      ;
; reg_file:register_file|reg_array_rtl_1_bypass[6] ; Stuck at GND due to stuck port data_in     ;
; reg_file:register_file|reg_array_rtl_0_bypass[6] ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|instr_imm9_rr[5,8]                    ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|shft_amt_rr[1]                        ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|m6_sel_rr                             ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|instr_ra_rr[2]                        ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|m1_out_ex[8]                     ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|imm9_ex[5]                       ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|shft_amt_ex[1]                   ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|m6_sel_ex                        ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|imm9_ex[8]                       ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|imm9_ex[6,7]                     ; Lost fanout                                ;
; rr_ex:rr_ex_stg|m2_out_ex[2]                     ; Stuck at GND due to stuck port data_in     ;
; exec_mem:exec_mem_stg|m2_out_mem[2]              ; Stuck at GND due to stuck port data_in     ;
; mem_wb:mem_wb_stg|reg_wr_addr_wb[2]              ; Stuck at GND due to stuck port data_in     ;
; reg_file:register_file|reg_array_rtl_1_bypass[5] ; Stuck at GND due to stuck port data_in     ;
; reg_file:register_file|reg_array_rtl_0_bypass[5] ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|shft_amt_rr[0]                        ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|m8_sel_rr[1]                          ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|shft_amt_ex[0]                   ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|m8_sel_ex[1]                     ; Stuck at GND due to stuck port data_in     ;
; exec_mem:exec_mem_stg|m8_sel_mem[1]              ; Stuck at GND due to stuck port data_in     ;
; mem_wb:mem_wb_stg|m8_sel_wb[1]                   ; Stuck at GND due to stuck port data_in     ;
; mem_wb:mem_wb_stg|bs_out_wb[15]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[15]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[14]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[14]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[13]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[13]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[12]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[12]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[11]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[11]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[10]                  ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[10]             ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[9]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[9]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[8]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[8]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[7]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[7]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[6]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[6]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[5]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[5]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[4]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[4]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[3]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[3]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[2]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[2]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[1]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[1]              ; Lost fanout                                ;
; mem_wb:mem_wb_stg|bs_out_wb[0]                   ; Lost fanout                                ;
; exec_mem:exec_mem_stg|bs_out_mem[0]              ; Lost fanout                                ;
; id_rr:inst|z_en_rr                               ; Merged with id_rr:inst|reg_wr_en_rr        ;
; id_rr:inst|m4_sel_rr                             ; Merged with id_rr:inst|rtype_rr            ;
; id_rr:inst|m8_sel_rr[0]                          ; Merged with id_rr:inst|m5_sel_rr           ;
; id_rr:inst|alu_op_rr[1]                          ; Merged with id_rr:inst|alu_op_rr[0]        ;
; id_rr:inst|instr1_rr                             ; Merged with id_rr:inst|instr0_rr           ;
; id_rr:inst|instr_imm9_rr[2,3]                    ; Merged with id_rr:inst|instr0_rr           ;
; id_rr:inst|m2_sel_rr[0]                          ; Merged with id_rr:inst|instr0_rr           ;
; id_rr:inst|m2_sel_rr[1]                          ; Merged with id_rr:inst|instr_imm9_rr[7]    ;
; id_rr:inst|instr_ra_rr[1]                        ; Merged with id_rr:inst|instr_imm9_rr[6]    ;
; id_rr:inst|instr_ra_rr[0]                        ; Merged with id_rr:inst|instr_imm9_rr[4]    ;
; rr_ex:rr_ex_stg|m5_sel_ex                        ; Merged with rr_ex:rr_ex_stg|m8_sel_ex[0]   ;
; rr_ex:rr_ex_stg|alu_op_ex[1]                     ; Merged with rr_ex:rr_ex_stg|alu_op_ex[0]   ;
; rr_ex:rr_ex_stg|m4_sel_ex                        ; Merged with rr_ex:rr_ex_stg|rtype_ex       ;
; rr_ex:rr_ex_stg|instr1_ex                        ; Merged with rr_ex:rr_ex_stg|instr0_ex      ;
; rr_ex:rr_ex_stg|imm9_ex[2,3]                     ; Merged with rr_ex:rr_ex_stg|instr0_ex      ;
; id_rr:inst|alu_op_rr[0]                          ; Stuck at GND due to stuck port data_in     ;
; id_rr:inst|reg_wr_en_rr                          ; Stuck at VCC due to stuck port data_in     ;
; id_rr:inst|mem_write_en_rr                       ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|alu_op_ex[0]                     ; Stuck at GND due to stuck port data_in     ;
; rr_ex:rr_ex_stg|z_en_ex                          ; Stuck at VCC due to stuck port data_in     ;
; rr_ex:rr_ex_stg|mem_wr_en_ex                     ; Stuck at GND due to stuck port data_in     ;
; exec_mem:exec_mem_stg|mem_wr_en_mem              ; Stuck at GND due to stuck port data_in     ;
; data_memory:data_mem|ram_rtl_0_bypass[0]         ; Stuck at GND due to stuck port data_in     ;
; data_memory:data_mem|ram_rtl_0_bypass[1..16]     ; Lost fanout                                ;
; id_rr:inst|instr0_rr                             ; Merged with id_rr:inst|m5_sel_rr           ;
; rr_ex:rr_ex_stg|instr0_ex                        ; Merged with rr_ex:rr_ex_stg|m8_sel_ex[0]   ;
; Total Number of Removed Registers = 318          ;                                            ;
+--------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+--------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+--------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; if_id:inst3|pcplus1_s[0]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[0], id_rr:inst|pc_inc_rr[0], rr_ex:rr_ex_stg|pc_inc_ex[0],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[0], mem_wb:mem_wb_stg|pc_inc_out_wb[0],          ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[5], exec_mem:exec_mem_stg|bs_out_mem[5],                  ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[4], exec_mem:exec_mem_stg|bs_out_mem[4],                  ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[3], exec_mem:exec_mem_stg|bs_out_mem[3],                  ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[2], exec_mem:exec_mem_stg|bs_out_mem[2],                  ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[1], exec_mem:exec_mem_stg|bs_out_mem[1],                  ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[0], exec_mem:exec_mem_stg|bs_out_mem[0]                   ;
; id_rr:inst|mem_write_en_rr                       ; Stuck at GND              ; rr_ex:rr_ex_stg|mem_wr_en_ex, exec_mem:exec_mem_stg|mem_wr_en_mem,                    ;
;                                                  ; due to stuck port data_in ; data_memory:data_mem|ram_rtl_0_bypass[0], data_memory:data_mem|ram_rtl_0_bypass[1],   ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[2], data_memory:data_mem|ram_rtl_0_bypass[3],   ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[4], data_memory:data_mem|ram_rtl_0_bypass[5],   ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[6], data_memory:data_mem|ram_rtl_0_bypass[7],   ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[8], data_memory:data_mem|ram_rtl_0_bypass[9],   ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[10],                                            ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[11],                                            ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[12],                                            ;
;                                                  ;                           ; data_memory:data_mem|ram_rtl_0_bypass[13]                                             ;
; id_rr:inst|instr_imm9_rr[5]                      ; Stuck at GND              ; rr_ex:rr_ex_stg|m1_out_ex[8], rr_ex:rr_ex_stg|imm9_ex[5], rr_ex:rr_ex_stg|imm9_ex[7], ;
;                                                  ; due to stuck port data_in ; rr_ex:rr_ex_stg|imm9_ex[6], rr_ex:rr_ex_stg|m2_out_ex[2],                             ;
;                                                  ;                           ; exec_mem:exec_mem_stg|m2_out_mem[2], mem_wb:mem_wb_stg|reg_wr_addr_wb[2],             ;
;                                                  ;                           ; reg_file:register_file|reg_array_rtl_1_bypass[5],                                     ;
;                                                  ;                           ; reg_file:register_file|reg_array_rtl_0_bypass[5]                                      ;
; if_id:inst3|pcplus1_s[10]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[10], id_rr:inst|pc_inc_rr[10], rr_ex:rr_ex_stg|pc_inc_ex[10],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[10], mem_wb:mem_wb_stg|pc_inc_out_wb[10],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[10], exec_mem:exec_mem_stg|bs_out_mem[10]                 ;
; if_id:inst3|pcplus1_s[6]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[6], id_rr:inst|pc_inc_rr[6], rr_ex:rr_ex_stg|pc_inc_ex[6],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[6], mem_wb:mem_wb_stg|pc_inc_out_wb[6],          ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[6], exec_mem:exec_mem_stg|bs_out_mem[6]                   ;
; if_id:inst3|pcplus1_s[7]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[7], id_rr:inst|pc_inc_rr[7], rr_ex:rr_ex_stg|pc_inc_ex[7],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[7], mem_wb:mem_wb_stg|pc_inc_out_wb[7],          ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[7], exec_mem:exec_mem_stg|bs_out_mem[7]                   ;
; if_id:inst3|pcplus1_s[8]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[8], id_rr:inst|pc_inc_rr[8], rr_ex:rr_ex_stg|pc_inc_ex[8],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[8], mem_wb:mem_wb_stg|pc_inc_out_wb[8],          ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[8], exec_mem:exec_mem_stg|bs_out_mem[8]                   ;
; if_id:inst3|pcplus1_s[9]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[9], id_rr:inst|pc_inc_rr[9], rr_ex:rr_ex_stg|pc_inc_ex[9],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[9], mem_wb:mem_wb_stg|pc_inc_out_wb[9],          ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[9], exec_mem:exec_mem_stg|bs_out_mem[9]                   ;
; if_id:inst3|pcplus1_s[11]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[11], id_rr:inst|pc_inc_rr[11], rr_ex:rr_ex_stg|pc_inc_ex[11],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[11], mem_wb:mem_wb_stg|pc_inc_out_wb[11],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[11], exec_mem:exec_mem_stg|bs_out_mem[11]                 ;
; if_id:inst3|pcplus1_s[12]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[12], id_rr:inst|pc_inc_rr[12], rr_ex:rr_ex_stg|pc_inc_ex[12],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[12], mem_wb:mem_wb_stg|pc_inc_out_wb[12],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[12], exec_mem:exec_mem_stg|bs_out_mem[12]                 ;
; if_id:inst3|pcplus1_s[13]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[13], id_rr:inst|pc_inc_rr[13], rr_ex:rr_ex_stg|pc_inc_ex[13],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[13], mem_wb:mem_wb_stg|pc_inc_out_wb[13],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[13], exec_mem:exec_mem_stg|bs_out_mem[13]                 ;
; if_id:inst3|pcplus1_s[14]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[14], id_rr:inst|pc_inc_rr[14], rr_ex:rr_ex_stg|pc_inc_ex[14],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[14], mem_wb:mem_wb_stg|pc_inc_out_wb[14],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[14], exec_mem:exec_mem_stg|bs_out_mem[14]                 ;
; if_id:inst3|pcplus1_s[15]                        ; Stuck at GND              ; if_id:inst3|pc_inc_id[15], id_rr:inst|pc_inc_rr[15], rr_ex:rr_ex_stg|pc_inc_ex[15],   ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[15], mem_wb:mem_wb_stg|pc_inc_out_wb[15],        ;
;                                                  ;                           ; mem_wb:mem_wb_stg|bs_out_wb[15], exec_mem:exec_mem_stg|bs_out_mem[15]                 ;
; if_id:inst3|pcplus1_s[1]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[1], id_rr:inst|pc_inc_rr[1], rr_ex:rr_ex_stg|pc_inc_ex[1],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[1], mem_wb:mem_wb_stg|pc_inc_out_wb[1]           ;
; if_id:inst3|pcplus1_s[2]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[2], id_rr:inst|pc_inc_rr[2], rr_ex:rr_ex_stg|pc_inc_ex[2],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[2], mem_wb:mem_wb_stg|pc_inc_out_wb[2]           ;
; if_id:inst3|pcplus1_s[3]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[3], id_rr:inst|pc_inc_rr[3], rr_ex:rr_ex_stg|pc_inc_ex[3],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[3], mem_wb:mem_wb_stg|pc_inc_out_wb[3]           ;
; if_id:inst3|pcplus1_s[4]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[4], id_rr:inst|pc_inc_rr[4], rr_ex:rr_ex_stg|pc_inc_ex[4],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[4], mem_wb:mem_wb_stg|pc_inc_out_wb[4]           ;
; if_id:inst3|pcplus1_s[5]                         ; Stuck at GND              ; if_id:inst3|pc_inc_id[5], id_rr:inst|pc_inc_rr[5], rr_ex:rr_ex_stg|pc_inc_ex[5],      ;
;                                                  ; due to stuck port clock   ; exec_mem:exec_mem_stg|pc_inc_out_mem[5], mem_wb:mem_wb_stg|pc_inc_out_wb[5]           ;
; if_id:inst3|pc_s[2]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[2], id_rr:inst|pc_out_rr[2], rr_ex:rr_ex_stg|pc_out_ex[2]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[3]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[3], id_rr:inst|pc_out_rr[3], rr_ex:rr_ex_stg|pc_out_ex[3]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[4]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[4], id_rr:inst|pc_out_rr[4], rr_ex:rr_ex_stg|pc_out_ex[4]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[5]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[5], id_rr:inst|pc_out_rr[5], rr_ex:rr_ex_stg|pc_out_ex[5]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[6]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[6], id_rr:inst|pc_out_rr[6], rr_ex:rr_ex_stg|pc_out_ex[6]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[7]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[7], id_rr:inst|pc_out_rr[7], rr_ex:rr_ex_stg|pc_out_ex[7]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[8]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[8], id_rr:inst|pc_out_rr[8], rr_ex:rr_ex_stg|pc_out_ex[8]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[9]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[9], id_rr:inst|pc_out_rr[9], rr_ex:rr_ex_stg|pc_out_ex[9]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[10]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[10], id_rr:inst|pc_out_rr[10], rr_ex:rr_ex_stg|pc_out_ex[10]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[11]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[11], id_rr:inst|pc_out_rr[11], rr_ex:rr_ex_stg|pc_out_ex[11]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[12]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[12], id_rr:inst|pc_out_rr[12], rr_ex:rr_ex_stg|pc_out_ex[12]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[13]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[13], id_rr:inst|pc_out_rr[13], rr_ex:rr_ex_stg|pc_out_ex[13]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[14]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[14], id_rr:inst|pc_out_rr[14], rr_ex:rr_ex_stg|pc_out_ex[14]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[15]                             ; Stuck at GND              ; if_id:inst3|pc_out_id[15], id_rr:inst|pc_out_rr[15], rr_ex:rr_ex_stg|pc_out_ex[15]    ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[0]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[0], id_rr:inst|pc_out_rr[0], rr_ex:rr_ex_stg|pc_out_ex[0]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; if_id:inst3|pc_s[1]                              ; Stuck at GND              ; if_id:inst3|pc_out_id[1], id_rr:inst|pc_out_rr[1], rr_ex:rr_ex_stg|pc_out_ex[1]       ;
;                                                  ; due to stuck port clock   ;                                                                                       ;
; id_rr:inst|m8_sel_rr[1]                          ; Stuck at GND              ; rr_ex:rr_ex_stg|m8_sel_ex[1], exec_mem:exec_mem_stg|m8_sel_mem[1]                     ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; reg_file:register_file|reg_array_rtl_1_bypass[6] ; Stuck at GND              ; mem_wb:mem_wb_stg|m8_sel_wb[1]                                                        ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|instr_imm9_rr[8]                      ; Stuck at GND              ; rr_ex:rr_ex_stg|imm9_ex[8]                                                            ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|shft_amt_rr[1]                        ; Stuck at GND              ; rr_ex:rr_ex_stg|shft_amt_ex[1]                                                        ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|shft_amt_rr[3]                        ; Stuck at GND              ; rr_ex:rr_ex_stg|shft_amt_ex[3]                                                        ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|shft_amt_rr[0]                        ; Stuck at GND              ; rr_ex:rr_ex_stg|shft_amt_ex[0]                                                        ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|alu_op_rr[0]                          ; Stuck at GND              ; rr_ex:rr_ex_stg|alu_op_ex[0]                                                          ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|reg_wr_en_rr                          ; Stuck at VCC              ; rr_ex:rr_ex_stg|z_en_ex                                                               ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
; id_rr:inst|m6_sel_rr                             ; Stuck at GND              ; rr_ex:rr_ex_stg|m6_sel_ex                                                             ;
;                                                  ; due to stuck port data_in ;                                                                                       ;
+--------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 241   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; data_memory:data_mem|ram_rtl_0_bypass[48]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[46]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[44]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[42]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[40]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[38]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[36]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[34]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[32]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[30]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[28]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[26]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[24]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[22]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[20]         ; 1       ;
; data_memory:data_mem|ram_rtl_0_bypass[18]         ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[38] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[37] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[36] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[35] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[34] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[33] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[32] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[31] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[30] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[29] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[28] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[27] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[26] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[25] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[24] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[23] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[22] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[21] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[20] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[19] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[18] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[17] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[16] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[15] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[14] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[13] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[12] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[11] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[10] ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[9]  ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[8]  ; 1       ;
; reg_file:register_file|reg_array_rtl_1_bypass[7]  ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[38] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[37] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[36] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[35] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[34] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[33] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[32] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[31] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[30] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[29] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[28] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[27] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[26] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[25] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[24] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[23] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[22] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[21] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[20] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[19] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[18] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[17] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[16] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[15] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[14] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[13] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[12] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[11] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[10] ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[9]  ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[8]  ; 1       ;
; reg_file:register_file|reg_array_rtl_0_bypass[7]  ; 1       ;
; Total number of inverted registers = 80           ;         ;
+---------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                 ;
+---------------------------------------------------+----------------------------------------+
; Register Name                                     ; RAM Name                               ;
+---------------------------------------------------+----------------------------------------+
; reg_file:register_file|reg_array_rtl_0_bypass[0]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[1]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[2]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[3]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[4]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[5]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[6]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[7]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[8]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[9]  ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[10] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[11] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[12] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[13] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[14] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[15] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[16] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[17] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[18] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[19] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[20] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[21] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[22] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[23] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[24] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[25] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[26] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[27] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[28] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[29] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[30] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[31] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[32] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[33] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[34] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[35] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[36] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[37] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_0_bypass[38] ; reg_file:register_file|reg_array_rtl_0 ;
; reg_file:register_file|reg_array_rtl_1_bypass[0]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[1]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[2]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[3]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[4]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[5]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[6]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[7]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[8]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[9]  ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[10] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[11] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[12] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[13] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[14] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[15] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[16] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[17] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[18] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[19] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[20] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[21] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[22] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[23] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[24] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[25] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[26] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[27] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[28] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[29] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[30] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[31] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[32] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[33] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[34] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[35] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[36] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[37] ; reg_file:register_file|reg_array_rtl_1 ;
; reg_file:register_file|reg_array_rtl_1_bypass[38] ; reg_file:register_file|reg_array_rtl_1 ;
; data_memory:data_mem|ram_rtl_0_bypass[0]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[1]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[2]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[3]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[4]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[5]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[6]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[7]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[8]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[9]          ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[10]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[11]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[12]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[13]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[14]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[15]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[16]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[17]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[18]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[19]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[20]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[21]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[22]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[23]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[24]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[25]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[26]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[27]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[28]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[29]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[30]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[31]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[32]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[33]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[34]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[35]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[36]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[37]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[38]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[39]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[40]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[41]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[42]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[43]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[44]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[45]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[46]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[47]         ; data_memory:data_mem|ram_rtl_0         ;
; data_memory:data_mem|ram_rtl_0_bypass[48]         ; data_memory:data_mem|ram_rtl_0         ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pd_project1|rr_ex:rr_ex_stg|m2_out_ex[0]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pd_project1|sll:barrel_shifter|mux:m_0_4|y  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pd_project1|sll:barrel_shifter|mux:m_0_10|y ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pd_project1|sll:barrel_shifter|mux:m_0_12|y ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pd_project1|alu:alu|Mux1                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pd_project1|mux16_4to1:m8|Mux0              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:register_file|altsyncram:reg_array_rtl_0  ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 16                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 7                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 16                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 7                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/pd_project1.ram0_reg_file_c5668544.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gfn1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:register_file|altsyncram:reg_array_rtl_1  ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 16                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 7                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 16                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 7                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/pd_project1.ram0_reg_file_c5668544.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gfn1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:data_mem|altsyncram:ram_rtl_0             ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped        ;
; WIDTH_A                            ; 16                                               ; Untyped        ;
; WIDTHAD_A                          ; 8                                                ; Untyped        ;
; NUMWORDS_A                         ; 256                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 16                                               ; Untyped        ;
; WIDTHAD_B                          ; 8                                                ; Untyped        ;
; NUMWORDS_B                         ; 256                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/pd_project1.ram0_data_memory_8ae84398.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_g2o1                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 3                                                 ;
; Entity Instance                           ; reg_file:register_file|altsyncram:reg_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 7                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 7                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; reg_file:register_file|altsyncram:reg_array_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 7                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 7                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; data_memory:data_mem|altsyncram:ram_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_0_15"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_1_14"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_1_15"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_12"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_13"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_14"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_2_15"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_8"                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_9"                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_10"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_11"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_12"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_13"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_14"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sll:barrel_shifter|mux:m_3_15"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 241                         ;
;     plain             ; 241                         ;
; arriav_lcell_comb     ; 186                         ;
;     arith             ; 33                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 2                           ;
;     normal            ; 153                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 3                           ;
; boundary_port         ; 166                         ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 4.70                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Apr 10 23:33:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pd_project1 -c pd_project1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/rr_ex.v
    Info (12023): Found entity 1: rr_ex File: C:/Users/adity/Desktop/pd_project1_pipeline/v/rr_ex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/id_rr.v
    Info (12023): Found entity 1: id_rr File: C:/Users/adity/Desktop/pd_project1_pipeline/v/id_rr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/if_id.v
    Info (12023): Found entity 1: if_id File: C:/Users/adity/Desktop/pd_project1_pipeline/v/if_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_project1.bdf
    Info (12023): Found entity 1: pd_project1
Info (12021): Found 1 design units, including 1 entities, in source file v/add16.v
    Info (12023): Found entity 1: add16 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/add16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/adity/Desktop/pd_project1_pipeline/v/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/alu_op_ctrl.v
    Info (12023): Found entity 1: alu_op_ctrl File: C:/Users/adity/Desktop/pd_project1_pipeline/v/alu_op_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/ctrl_unit.v
    Info (12023): Found entity 1: ctrl_unit File: C:/Users/adity/Desktop/pd_project1_pipeline/v/ctrl_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/cz.v
    Info (12023): Found entity 1: cz File: C:/Users/adity/Desktop/pd_project1_pipeline/v/cz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/adity/Desktop/pd_project1_pipeline/v/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v Line: 1
Warning (12090): Entity "mux" obtained from "v/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mux.v
    Info (12023): Found entity 1: mux File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mux16.v
    Info (12023): Found entity 1: mux16 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mux16_4to1.v
    Info (12023): Found entity 1: mux16_4to1 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mux16_8to1.v
    Info (12023): Found entity 1: mux16_8to1 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_8to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/nop_reg_wr.v
    Info (12023): Found entity 1: nop_reg_wr File: C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_reg_wr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/nop_wr.v
    Info (12023): Found entity 1: nop_wr File: C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_wr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pc.v
    Info (12023): Found entity 1: pc File: C:/Users/adity/Desktop/pd_project1_pipeline/v/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pc_inc.v
    Info (12023): Found entity 1: pc_inc File: C:/Users/adity/Desktop/pd_project1_pipeline/v/pc_inc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/adity/Desktop/pd_project1_pipeline/v/reg_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sign_ext6.v
    Info (12023): Found entity 1: sign_ext6 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sign_ext9.v
    Info (12023): Found entity 1: sign_ext9 File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sll.v
    Info (12023): Found entity 1: sll File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mem_wb.v
    Info (12023): Found entity 1: mem_wb File: C:/Users/adity/Desktop/pd_project1_pipeline/v/mem_wb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/exec_mem.v
    Info (12023): Found entity 1: exec_mem File: C:/Users/adity/Desktop/pd_project1_pipeline/v/exec_mem.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_15" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_14" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_13" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_12" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_11" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_10" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_9" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_8" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_7" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_6" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_5" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_4" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_3" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_2" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_1" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(14): created implicit net for "y_3_0" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_15" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_14" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_13" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_12" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_11" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_10" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_9" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_8" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_7" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_6" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_5" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_4" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_3" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_2" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_1" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(15): created implicit net for "y_2_0" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_15" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_14" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_13" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_12" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_11" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_10" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_9" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_8" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_7" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_6" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_5" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_4" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_3" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_2" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_1" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at sll.v(16): created implicit net for "y_1_0" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 16
Info (12127): Elaborating entity "pd_project1" for the top level hierarchy
Warning (275013): Port "clk" of type if_id and instance "inst3" is missing source signal
Info (12128): Elaborating entity "cz" for hierarchy "cz:cz_reg"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu"
Info (12128): Elaborating entity "mux16" for hierarchy "mux16:m5"
Info (12128): Elaborating entity "rr_ex" for hierarchy "rr_ex:rr_ex_stg"
Info (12128): Elaborating entity "id_rr" for hierarchy "id_rr:inst"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "ctrl_unit:ctrl_block"
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instr_memory"
Warning (10030): Net "rom.data_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v Line: 19
Warning (10030): Net "rom.waddr_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v Line: 19
Warning (10030): Net "rom.we_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v Line: 19
Info (12128): Elaborating entity "pc" for hierarchy "pc:prog_counter"
Info (12128): Elaborating entity "mux16_8to1" for hierarchy "mux16_8to1:m7"
Info (12128): Elaborating entity "pc_inc" for hierarchy "pc_inc:pc_incrementer"
Info (12128): Elaborating entity "add16" for hierarchy "add16:add1"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem"
Warning (10230): Verilog HDL assignment warning at data_memory.v(25): truncated value with size 32 to match size of target (16) File: C:/Users/adity/Desktop/pd_project1_pipeline/v/data_memory.v Line: 25
Info (12128): Elaborating entity "exec_mem" for hierarchy "exec_mem:exec_mem_stg"
Info (12128): Elaborating entity "sll" for hierarchy "sll:barrel_shifter"
Info (12128): Elaborating entity "mux" for hierarchy "sll:barrel_shifter|mux:m_3_15" File: C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v Line: 14
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:inst3"
Info (12128): Elaborating entity "sign_ext6" for hierarchy "sign_ext6:sgn_ext_imm6"
Info (12128): Elaborating entity "sign_ext9" for hierarchy "sign_ext9:sgn_ext_imm9"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:m2"
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:register_file"
Info (12128): Elaborating entity "nop_reg_wr" for hierarchy "nop_reg_wr:inst12"
Info (12128): Elaborating entity "alu_op_ctrl" for hierarchy "alu_op_ctrl:alu_control_unit"
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:mem_wb_stg"
Info (12128): Elaborating entity "mux16_4to1" for hierarchy "mux16_4to1:m8"
Info (12128): Elaborating entity "nop_wr" for hierarchy "nop_wr:c_nop_wr"
Critical Warning (127005): Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File "C:/Users/adity/Desktop/pd_project1_pipeline/db/pd_project1.ram0_reg_file_c5668544.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "reg_file:register_file|reg_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "reg_file:register_file|reg_array_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:data_mem|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "instr_mem:instr_memory|rom" is uninferred due to inappropriate RAM size File: C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v Line: 19
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:register_file|reg_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 7
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 7
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pd_project1.ram0_reg_file_c5668544.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:register_file|reg_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 7
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 7
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pd_project1.ram0_reg_file_c5668544.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:data_mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pd_project1.ram0_data_memory_8ae84398.hdl.mif
Info (12130): Elaborated megafunction instantiation "reg_file:register_file|altsyncram:reg_array_rtl_0"
Info (12133): Instantiated megafunction "reg_file:register_file|altsyncram:reg_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "7"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "7"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfn1.tdf
    Info (12023): Found entity 1: altsyncram_gfn1 File: C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "data_memory:data_mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "data_memory:data_mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2o1.tdf
    Info (12023): Found entity 1: altsyncram_g2o1 File: C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_g2o1.tdf Line: 28
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "instr[15]" is stuck at GND
    Warning (13410): Pin "instr[13]" is stuck at GND
    Warning (13410): Pin "instr[11]" is stuck at GND
    Warning (13410): Pin "instr[8]" is stuck at GND
    Warning (13410): Pin "instr[5]" is stuck at GND
    Warning (13410): Pin "reg_wr_addr[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM" File: C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf Line: 488
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM" File: C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf Line: 488
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 583 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 165 output pins
    Info (21061): Implemented 369 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Sun Apr 10 23:34:03 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:19


