Timing Analyzer report for hex_driver
Mon Dec 12 11:42:44 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Metastability Summary
 12. Slow 1200mV 0C Model Fmax Summary
 13. Slow 1200mV 0C Model Setup Summary
 14. Slow 1200mV 0C Model Hold Summary
 15. Slow 1200mV 0C Model Recovery Summary
 16. Slow 1200mV 0C Model Removal Summary
 17. Slow 1200mV 0C Model Minimum Pulse Width Summary
 18. Slow 1200mV 0C Model Metastability Summary
 19. Fast 1200mV 0C Model Setup Summary
 20. Fast 1200mV 0C Model Hold Summary
 21. Fast 1200mV 0C Model Recovery Summary
 22. Fast 1200mV 0C Model Removal Summary
 23. Fast 1200mV 0C Model Minimum Pulse Width Summary
 24. Fast 1200mV 0C Model Metastability Summary
 25. Multicorner Timing Analysis Summary
 26. Board Trace Model Assignments
 27. Input Transition Times
 28. Signal Integrity Metrics (Slow 1200mv 0c Model)
 29. Signal Integrity Metrics (Slow 1200mv 85c Model)
 30. Signal Integrity Metrics (Fast 1200mv 0c Model)
 31. Clock Transfers
 32. Report TCCS
 33. Report RSKM
 34. Unconstrained Paths Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hex_driver                                          ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M50DAF484C7G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.6%      ;
+----------------------------+-------------+


----------
; Clocks ;
----------
No clocks to report.


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : N/A
Hold                : N/A
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : N/A

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : 0.0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : dislay_v[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : dislay_v[7]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_TDO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : addr[4]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[5]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[6]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[7]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[0]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[1]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[2]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : addr[3]
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : ~ALTERA_TMS~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_TCK~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_TDI~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_CONFIG_SEL~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_nCONFIG~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_nSTATUS~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_CONF_DONE~
I/O Standard    : 2.5 V Schmitt Trigger
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : dislay_v[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.127 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.127 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.128 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.128 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.127 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.127 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.127 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.127 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.127 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.127 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.128 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.128 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.128 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.128 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[7]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.73e-08 V
Voh Max at FPGA Pin                  : 3.2 V
Vol Min at FPGA Pin                  : -0.127 V
Ringback Voltage on Rise at FPGA Pin : 0.219 V
Ringback Voltage on Fall at FPGA Pin : 0.346 V
10-90 Rise Time at FPGA Pin          : 4.45e-10 s
90-10 Fall Time at FPGA Pin          : 4.51e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.73e-08 V
Voh Max at Far-end                   : 3.2 V
Vol Min at Far-end                   : -0.127 V
Ringback Voltage on Rise at Far-end  : 0.219 V
Ringback Voltage on Fall at Far-end  : 0.346 V
10-90 Rise Time at Far-end           : 4.45e-10 s
90-10 Fall Time at Far-end           : 4.51e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_TDO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.39e-08 V
Voh Max at FPGA Pin                  : 2.39 V
Vol Min at FPGA Pin                  : -0.0407 V
Ringback Voltage on Rise at FPGA Pin : 0.211 V
Ringback Voltage on Fall at FPGA Pin : 0.121 V
10-90 Rise Time at FPGA Pin          : 4.7e-10 s
90-10 Fall Time at FPGA Pin          : 5.93e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.39e-08 V
Voh Max at Far-end                   : 2.39 V
Vol Min at Far-end                   : -0.0407 V
Ringback Voltage on Rise at Far-end  : 0.211 V
Ringback Voltage on Fall at Far-end  : 0.121 V
10-90 Rise Time at Far-end           : 4.7e-10 s
90-10 Fall Time at Far-end           : 5.93e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : dislay_v[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0688 V
Ringback Voltage on Rise at FPGA Pin : 0.26 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0688 V
Ringback Voltage on Rise at Far-end  : 0.26 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0694 V
Ringback Voltage on Rise at FPGA Pin : 0.259 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0694 V
Ringback Voltage on Rise at Far-end  : 0.259 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0688 V
Ringback Voltage on Rise at FPGA Pin : 0.26 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0688 V
Ringback Voltage on Rise at Far-end  : 0.26 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0688 V
Ringback Voltage on Rise at FPGA Pin : 0.26 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0688 V
Ringback Voltage on Rise at Far-end  : 0.26 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0688 V
Ringback Voltage on Rise at FPGA Pin : 0.26 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0688 V
Ringback Voltage on Rise at Far-end  : 0.26 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0694 V
Ringback Voltage on Rise at FPGA Pin : 0.259 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0694 V
Ringback Voltage on Rise at Far-end  : 0.259 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0694 V
Ringback Voltage on Rise at FPGA Pin : 0.259 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0694 V
Ringback Voltage on Rise at Far-end  : 0.259 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : dislay_v[7]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 3.41e-06 V
Voh Max at FPGA Pin                  : 3.16 V
Vol Min at FPGA Pin                  : -0.0688 V
Ringback Voltage on Rise at FPGA Pin : 0.26 V
Ringback Voltage on Fall at FPGA Pin : 0.209 V
10-90 Rise Time at FPGA Pin          : 4.69e-10 s
90-10 Fall Time at FPGA Pin          : 6.21e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 3.41e-06 V
Voh Max at Far-end                   : 3.16 V
Vol Min at Far-end                   : -0.0688 V
Ringback Voltage on Rise at Far-end  : 0.26 V
Ringback Voltage on Fall at Far-end  : 0.209 V
10-90 Rise Time at Far-end           : 4.69e-10 s
90-10 Fall Time at Far-end           : 6.21e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_TDO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.97e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.0174 V
Ringback Voltage on Rise at FPGA Pin : 0.144 V
Ringback Voltage on Fall at FPGA Pin : 0.094 V
10-90 Rise Time at FPGA Pin          : 6.44e-10 s
90-10 Fall Time at FPGA Pin          : 7.22e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.97e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.0174 V
Ringback Voltage on Rise at Far-end  : 0.144 V
Ringback Voltage on Fall at Far-end  : 0.094 V
10-90 Rise Time at Far-end           : 6.44e-10 s
90-10 Fall Time at Far-end           : 7.22e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : dislay_v[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.64 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.088 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.64 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.088 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.65 V
Vol Min at FPGA Pin                  : -0.0209 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.09 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.65 V
Vol Min at Far-end                   : -0.0209 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.09 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.64 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.088 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.64 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.088 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.64 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.088 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.64 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.088 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.64 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.088 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.64 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.088 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.65 V
Vol Min at FPGA Pin                  : -0.0209 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.09 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.65 V
Vol Min at Far-end                   : -0.0209 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.09 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.65 V
Vol Min at FPGA Pin                  : -0.0209 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.09 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.65 V
Vol Min at Far-end                   : -0.0209 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.09 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : dislay_v[7]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 5.04e-07 V
Voh Max at FPGA Pin                  : 3.64 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.391 V
Ringback Voltage on Fall at FPGA Pin : 0.088 V
10-90 Rise Time at FPGA Pin          : 2.79e-10 s
90-10 Fall Time at FPGA Pin          : 3.95e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 5.04e-07 V
Voh Max at Far-end                   : 3.64 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.391 V
Ringback Voltage on Fall at Far-end  : 0.088 V
10-90 Rise Time at Far-end           : 2.79e-10 s
90-10 Fall Time at Far-end           : 3.95e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_TDO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 1.68e-07 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0396 V
Ringback Voltage on Rise at FPGA Pin : 0.362 V
Ringback Voltage on Fall at FPGA Pin : 0.108 V
10-90 Rise Time at FPGA Pin          : 3.11e-10 s
90-10 Fall Time at FPGA Pin          : 4.42e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 1.68e-07 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0396 V
Ringback Voltage on Rise at Far-end  : 0.362 V
Ringback Voltage on Fall at Far-end  : 0.108 V
10-90 Rise Time at Far-end           : 3.11e-10 s
90-10 Fall Time at Far-end           : 4.42e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths Summary                                                    ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 4
Hold     : 4

Property : Unconstrained Input Port Paths
Setup    : 28
Hold     : 28

Property : Unconstrained Output Ports
Setup    : 7
Hold     : 7

Property : Unconstrained Output Port Paths
Setup    : 28
Hold     : 28
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; addr[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dislay_v[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; addr[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dislay_v[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dislay_v[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 12 11:42:42 2022
Info: Command: quartus_sta hex_driver -c hex_driver
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hex_driver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1200mV 0C Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Mon Dec 12 11:42:44 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


