m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/lez/intelFPGA/20.1/modelsim_ase/bin
valu
!s110 1762547335
!i10b 1
!s100 ba9AL2KVJ5M6K72JLG1hd1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IXUiV;mR60Q=;<ZTXhj:IG0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/lez/Documents/Projects/Architecture/RV32I/functional_verification
Z3 w1762194930
8/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
!i122 25
L0 1 103
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1762547335.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vbranch_unit
Z7 !s110 1762547322
!i10b 1
!s100 :ae_c`1Ck_TIRf3WUO<5o2
R0
IDWi[12XUNh3RZZaf`4@FB3
R1
R2
R3
8/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
!i122 22
L0 1 31
R4
r1
!s85 0
31
Z8 !s108 1762547322.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!i113 1
R5
R6
vctrl_unit
!s110 1762547312
!i10b 1
!s100 >f9j_0J5CV6E?<<L@oCNc3
R0
I:O2];g;XlSZfW91mlH1@J1
R1
R2
w1762547308
8/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
!i122 20
L0 1 361
R4
r1
!s85 0
31
!s108 1762547312.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!i113 1
R5
R6
vdata_mem
Z9 !s110 1762547327
!i10b 1
!s100 Uom4d8=2VI]Agn9zfAonJ0
R0
IP1e8]a`_2Fcm2fICJDRF02
R1
R2
R3
8/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
!i122 23
L0 1 25
R4
r1
!s85 0
31
Z10 !s108 1762547327.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!i113 1
R5
R6
vinst_mem
R9
!i10b 1
!s100 cMElnRH^8FQRDRS_S`2YD2
R0
I:1OaUUcO73S?7of6V38J<1
R1
R2
R3
8/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
!i122 24
L0 1 19
R4
r1
!s85 0
31
R10
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!i113 1
R5
R6
vreg_file
R7
!i10b 1
!s100 M9z1FKnTUf5[zdboh3L4D1
R0
I7EA0W=Fmd2KhG^81kZZQ[1
R1
R2
R3
8/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
!i122 21
L0 1 27
R4
r1
!s85 0
31
R8
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!i113 1
R5
R6
vRV32I_top_level
!s110 1762546831
!i10b 1
!s100 2n^Q1b?E6X`WKi:Z52;E`2
R0
IAPI>XoFj5`E0GZW3ON0@V2
R1
R2
w1762546829
8/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
!i122 17
L0 1 154
R4
r1
!s85 0
31
!s108 1762546831.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!i113 1
R5
R6
n@r@v32@i_top_level
