
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012480  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  08012658  08012658  00013658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012cb8  08012cb8  0001418c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012cb8  08012cb8  00013cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012cc0  08012cc0  0001418c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012cc0  08012cc0  00013cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012cc4  08012cc4  00013cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08012cc8  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002184  2000018c  08012e54  0001418c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002310  08012e54  00014310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001418c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c273  00000000  00000000  000141bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005578  00000000  00000000  0004042f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  000459a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001620  00000000  00000000  00047620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db4e  00000000  00000000  00048c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b275  00000000  00000000  0007678e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119b66  00000000  00000000  000a1a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bb569  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000820c  00000000  00000000  001bb5ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c37b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000018c 	.word	0x2000018c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08012640 	.word	0x08012640

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000190 	.word	0x20000190
 8000214:	08012640 	.word	0x08012640

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f008 ff74 	bl	8009ecc <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f008 f85d 	bl	80090b0 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fe1c 	bl	8001d78 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0.0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0.0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0.0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <PID_CONTROLLER_Reset>:

void PID_CONTROLLER_Reset(PID_CONTROLLER *controller) {
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    controller->ek_1 = 0.0f;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	61da      	str	r2, [r3, #28]
    controller->ek_2 = 0.0f;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	621a      	str	r2, [r3, #32]
    controller->u = 0.0f;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	625a      	str	r2, [r3, #36]	@ 0x24
    controller->prev_Kp = controller->Kp;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	60da      	str	r2, [r3, #12]
    controller->prev_Ki = controller->Ki;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	611a      	str	r2, [r3, #16]
    controller->prev_Kd = controller->Kd;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	615a      	str	r2, [r3, #20]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	4613      	mov	r3, r2
 800138e:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	68ba      	ldr	r2, [r7, #8]
 8001394:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	88fa      	ldrh	r2, [r7, #6]
 800139a:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	3328      	adds	r3, #40	@ 0x28
 80013a0:	88fa      	ldrh	r2, [r7, #6]
 80013a2:	68b9      	ldr	r1, [r7, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 f819 	bl	80033dc <PWM_init>
	mdxx->GPIOx = GPIOx;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	8b3a      	ldrh	r2, [r7, #24]
 80013b4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2201      	movs	r2, #1
 80013bc:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80013d4:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d15f      	bne.n	80014a2 <MDXX_set_range+0xda>
		if (duty == 0) {
 80013e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ee:	d115      	bne.n	800141c <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3310      	adds	r3, #16
 80013f4:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001574 <MDXX_set_range+0x1ac>
 80013f8:	ed97 0a02 	vldr	s0, [r7, #8]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 f913 	bl	8003628 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3328      	adds	r3, #40	@ 0x28
 8001406:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001574 <MDXX_set_range+0x1ac>
 800140a:	ed97 0a02 	vldr	s0, [r7, #8]
 800140e:	4618      	mov	r0, r3
 8001410:	f002 f90a 	bl	8003628 <PWM_write_range>
			mdxx->cmd = 0;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2200      	movs	r2, #0
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 800141a:	e0a6      	b.n	800156a <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 800141c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001420:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001428:	dd1a      	ble.n	8001460 <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	3310      	adds	r3, #16
 800142e:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001574 <MDXX_set_range+0x1ac>
 8001432:	ed97 0a02 	vldr	s0, [r7, #8]
 8001436:	4618      	mov	r0, r3
 8001438:	f002 f8f6 	bl	8003628 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	3328      	adds	r3, #40	@ 0x28
 8001440:	edd7 0a01 	vldr	s1, [r7, #4]
 8001444:	ed97 0a02 	vldr	s0, [r7, #8]
 8001448:	4618      	mov	r0, r3
 800144a:	f002 f8ed 	bl	8003628 <PWM_write_range>
			mdxx->cmd = duty;
 800144e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001452:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001456:	ee17 2a90 	vmov	r2, s15
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145e:	e084      	b.n	800156a <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3310      	adds	r3, #16
 8001464:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001578 <MDXX_set_range+0x1b0>
 8001468:	ed97 0a02 	vldr	s0, [r7, #8]
 800146c:	4618      	mov	r0, r3
 800146e:	f002 f8db 	bl	8003628 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3328      	adds	r3, #40	@ 0x28
 8001476:	edd7 7a01 	vldr	s15, [r7, #4]
 800147a:	eef0 7ae7 	vabs.f32	s15, s15
 800147e:	eef0 0a67 	vmov.f32	s1, s15
 8001482:	ed97 0a02 	vldr	s0, [r7, #8]
 8001486:	4618      	mov	r0, r3
 8001488:	f002 f8ce 	bl	8003628 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 800148c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001490:	eef0 7ae7 	vabs.f32	s15, s15
 8001494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001498:	ee17 2a90 	vmov	r2, s15
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e063      	b.n	800156a <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d15e      	bne.n	800156a <MDXX_set_range+0x1a2>
		if (duty == 0) {
 80014ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80014b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	d115      	bne.n	80014e6 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014c4:	2200      	movs	r2, #0
 80014c6:	4619      	mov	r1, r3
 80014c8:	f009 fc46 	bl	800ad58 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3328      	adds	r3, #40	@ 0x28
 80014d0:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001574 <MDXX_set_range+0x1ac>
 80014d4:	ed97 0a02 	vldr	s0, [r7, #8]
 80014d8:	4618      	mov	r0, r3
 80014da:	f002 f8a5 	bl	8003628 <PWM_write_range>
			mdxx->cmd = 0;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2200      	movs	r2, #0
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e041      	b.n	800156a <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f2:	dd1a      	ble.n	800152a <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014fe:	2200      	movs	r2, #0
 8001500:	4619      	mov	r1, r3
 8001502:	f009 fc29 	bl	800ad58 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3328      	adds	r3, #40	@ 0x28
 800150a:	edd7 0a01 	vldr	s1, [r7, #4]
 800150e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001512:	4618      	mov	r0, r3
 8001514:	f002 f888 	bl	8003628 <PWM_write_range>
			mdxx->cmd = duty;
 8001518:	edd7 7a01 	vldr	s15, [r7, #4]
 800151c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001520:	ee17 2a90 	vmov	r2, s15
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001528:	e01f      	b.n	800156a <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001534:	2201      	movs	r2, #1
 8001536:	4619      	mov	r1, r3
 8001538:	f009 fc0e 	bl	800ad58 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	3328      	adds	r3, #40	@ 0x28
 8001540:	edd7 7a01 	vldr	s15, [r7, #4]
 8001544:	eef0 7ae7 	vabs.f32	s15, s15
 8001548:	eef0 0a67 	vmov.f32	s1, s15
 800154c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001550:	4618      	mov	r0, r3
 8001552:	f002 f869 	bl	8003628 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001556:	edd7 7a01 	vldr	s15, [r7, #4]
 800155a:	eef0 7ae7 	vabs.f32	s15, s15
 800155e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001562:	ee17 2a90 	vmov	r2, s15
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	00000000 	.word	0x00000000
 8001578:	42c80000 	.word	0x42c80000

0800157c <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	601a      	str	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	ed2d 8b02 	vpush	{d8}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80015b8:	f7fe ffea 	bl	8000590 <__aeabi_dmul>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4614      	mov	r4, r2
 80015c2:	461d      	mov	r5, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015d4:	f7fe ffdc 	bl	8000590 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4620      	mov	r0, r4
 80015de:	4629      	mov	r1, r5
 80015e0:	f7fe fe20 	bl	8000224 <__adddf3>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015f4:	f7ff f8f6 	bl	80007e4 <__aeabi_ddiv>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4610      	mov	r0, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f7ff faa8 	bl	8000b54 <__aeabi_d2f>
 8001604:	4603      	mov	r3, r0
 8001606:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 8001608:	ed97 7a00 	vldr	s14, [r7]
 800160c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001614:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fa96 	bl	8000b54 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb1 8a67 	vneg.f32	s16, s15
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fa89 	bl	8000b54 <__aeabi_d2f>
 8001642:	4604      	mov	r4, r0
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f7ff fa80 	bl	8000b54 <__aeabi_d2f>
 8001654:	4603      	mov	r3, r0
 8001656:	ee07 3a90 	vmov	s15, r3
 800165a:	eef1 8a67 	vneg.f32	s17, s15
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001666:	4610      	mov	r0, r2
 8001668:	4619      	mov	r1, r3
 800166a:	f7ff fa73 	bl	8000b54 <__aeabi_d2f>
 800166e:	4603      	mov	r3, r0
 8001670:	ee02 3a10 	vmov	s4, r3
 8001674:	eef0 1a68 	vmov.f32	s3, s17
 8001678:	ee01 4a10 	vmov	s2, r4
 800167c:	eef0 0a48 	vmov.f32	s1, s16
 8001680:	ed97 0a02 	vldr	s0, [r7, #8]
 8001684:	f000 fb78 	bl	8001d78 <mapf>
 8001688:	eef0 7a40 	vmov.f32	s15, s0
}
 800168c:	eeb0 0a67 	vmov.f32	s0, s15
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	ecbd 8b02 	vpop	{d8}
 8001698:	bdb0      	pop	{r4, r5, r7, pc}

0800169a <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 800169a:	b480      	push	{r7}
 800169c:	b085      	sub	sp, #20
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	605a      	str	r2, [r3, #4]
}
 80016b2:	bf00      	nop
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qdd, float s){
 80016c0:	b5b0      	push	{r4, r5, r7, lr}
 80016c2:	ed2d 8b02 	vpush	{d8}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80016d0:	edc7 0a01 	vstr	s1, [r7, #4]
 80016d4:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * (s - 0.17);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	edd3 7a00 	vldr	s15, [r3]
 80016e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ec:	ee17 0a90 	vmov	r0, s15
 80016f0:	f7fe fef6 	bl	80004e0 <__aeabi_f2d>
 80016f4:	4604      	mov	r4, r0
 80016f6:	460d      	mov	r5, r1
 80016f8:	68b8      	ldr	r0, [r7, #8]
 80016fa:	f7fe fef1 	bl	80004e0 <__aeabi_f2d>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	ec43 2b10 	vmov	d0, r2, r3
 8001706:	f00f f8e7 	bl	80108d8 <sin>
 800170a:	ec53 2b10 	vmov	r2, r3, d0
 800170e:	4620      	mov	r0, r4
 8001710:	4629      	mov	r1, r5
 8001712:	f7fe ff3d 	bl	8000590 <__aeabi_dmul>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4614      	mov	r4, r2
 800171c:	461d      	mov	r5, r3
 800171e:	6838      	ldr	r0, [r7, #0]
 8001720:	f7fe fede 	bl	80004e0 <__aeabi_f2d>
 8001724:	a357      	add	r3, pc, #348	@ (adr r3, 8001884 <REVOLUTE_MOTOR_DFD_Compute+0x1c4>)
 8001726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172a:	f7fe fd79 	bl	8000220 <__aeabi_dsub>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7fe ff2b 	bl	8000590 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	f7ff fa07 	bl	8000b54 <__aeabi_d2f>
 8001746:	4603      	mov	r3, r0
 8001748:	61fb      	str	r3, [r7, #28]

    float gravity_compensate_rail = motor->En->plotter_mass * motor->En->g * sin(q) * motor->En->c;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	edd3 7a00 	vldr	s15, [r3]
 800175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175e:	ee17 0a90 	vmov	r0, s15
 8001762:	f7fe febd 	bl	80004e0 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	68b8      	ldr	r0, [r7, #8]
 800176c:	f7fe feb8 	bl	80004e0 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	ec43 2b10 	vmov	d0, r2, r3
 8001778:	f00f f8ae 	bl	80108d8 <sin>
 800177c:	ec53 2b10 	vmov	r2, r3, d0
 8001780:	4620      	mov	r0, r4
 8001782:	4629      	mov	r1, r5
 8001784:	f7fe ff04 	bl	8000590 <__aeabi_dmul>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4614      	mov	r4, r2
 800178e:	461d      	mov	r5, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fea2 	bl	80004e0 <__aeabi_f2d>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4620      	mov	r0, r4
 80017a2:	4629      	mov	r1, r5
 80017a4:	f7fe fef4 	bl	8000590 <__aeabi_dmul>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4610      	mov	r0, r2
 80017ae:	4619      	mov	r1, r3
 80017b0:	f7ff f9d0 	bl	8000b54 <__aeabi_d2f>
 80017b4:	4603      	mov	r3, r0
 80017b6:	61bb      	str	r3, [r7, #24]
//    float mass_torque = motor->En->plotter_mass * s*s * qdd;

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017c8:	f7ff f80c 	bl	80007e4 <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f9be 	bl	8000b54 <__aeabi_d2f>
 80017d8:	4603      	mov	r3, r0
 80017da:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + gravity_compensate_rail + 0) * transfer_function;
 80017dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80017e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001880 <REVOLUTE_MOTOR_DFD_Compute+0x1c0>
 80017ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80017f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f8:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001804:	4610      	mov	r0, r2
 8001806:	4619      	mov	r1, r3
 8001808:	f7ff f9a4 	bl	8000b54 <__aeabi_d2f>
 800180c:	4603      	mov	r3, r0
 800180e:	ee07 3a90 	vmov	s15, r3
 8001812:	eeb1 8a67 	vneg.f32	s16, s15
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff f997 	bl	8000b54 <__aeabi_d2f>
 8001826:	4604      	mov	r4, r0
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f7ff f98e 	bl	8000b54 <__aeabi_d2f>
 8001838:	4603      	mov	r3, r0
 800183a:	ee07 3a90 	vmov	s15, r3
 800183e:	eef1 8a67 	vneg.f32	s17, s15
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800184a:	4610      	mov	r0, r2
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff f981 	bl	8000b54 <__aeabi_d2f>
 8001852:	4603      	mov	r3, r0
 8001854:	ee02 3a10 	vmov	s4, r3
 8001858:	eef0 1a68 	vmov.f32	s3, s17
 800185c:	ee01 4a10 	vmov	s2, r4
 8001860:	eef0 0a48 	vmov.f32	s1, s16
 8001864:	ed97 0a04 	vldr	s0, [r7, #16]
 8001868:	f000 fa86 	bl	8001d78 <mapf>
 800186c:	eef0 7a40 	vmov.f32	s15, s0
}
 8001870:	eeb0 0a67 	vmov.f32	s0, s15
 8001874:	3720      	adds	r7, #32
 8001876:	46bd      	mov	sp, r7
 8001878:	ecbd 8b02 	vpop	{d8}
 800187c:	bdb0      	pop	{r4, r5, r7, pc}
 800187e:	bf00      	nop
 8001880:	00000000 	.word	0x00000000
 8001884:	5c28f5c3 	.word	0x5c28f5c3
 8001888:	3fc5c28f 	.word	0x3fc5c28f

0800188c <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	601a      	str	r2, [r3, #0]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 80018a8:	b5b0      	push	{r4, r5, r7, lr}
 80018aa:	ed2d 8b02 	vpush	{d8}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80018c8:	f7fe fe62 	bl	8000590 <__aeabi_dmul>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	4614      	mov	r4, r2
 80018d2:	461d      	mov	r5, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018e4:	f7fe fe54 	bl	8000590 <__aeabi_dmul>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4620      	mov	r0, r4
 80018ee:	4629      	mov	r1, r5
 80018f0:	f7fe fc98 	bl	8000224 <__adddf3>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4610      	mov	r0, r2
 80018fa:	4619      	mov	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001904:	f7fe ff6e 	bl	80007e4 <__aeabi_ddiv>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4619      	mov	r1, r3
 8001910:	f7ff f920 	bl	8000b54 <__aeabi_d2f>
 8001914:	4603      	mov	r3, r0
 8001916:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 8001918:	ed97 7a00 	vldr	s14, [r7]
 800191c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001924:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001930:	4610      	mov	r0, r2
 8001932:	4619      	mov	r1, r3
 8001934:	f7ff f90e 	bl	8000b54 <__aeabi_d2f>
 8001938:	4603      	mov	r3, r0
 800193a:	ee07 3a90 	vmov	s15, r3
 800193e:	eeb1 8a67 	vneg.f32	s16, s15
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f901 	bl	8000b54 <__aeabi_d2f>
 8001952:	4604      	mov	r4, r0
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
 8001960:	f7ff f8f8 	bl	8000b54 <__aeabi_d2f>
 8001964:	4603      	mov	r3, r0
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eef1 8a67 	vneg.f32	s17, s15
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f7ff f8eb 	bl	8000b54 <__aeabi_d2f>
 800197e:	4603      	mov	r3, r0
 8001980:	ee02 3a10 	vmov	s4, r3
 8001984:	eef0 1a68 	vmov.f32	s3, s17
 8001988:	ee01 4a10 	vmov	s2, r4
 800198c:	eef0 0a48 	vmov.f32	s1, s16
 8001990:	ed97 0a02 	vldr	s0, [r7, #8]
 8001994:	f000 f9f0 	bl	8001d78 <mapf>
 8001998:	eef0 7a40 	vmov.f32	s15, s0
}
 800199c:	eeb0 0a67 	vmov.f32	s0, s15
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	ecbd 8b02 	vpop	{d8}
 80019a8:	bdb0      	pop	{r4, r5, r7, pc}

080019aa <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	605a      	str	r2, [r3, #4]
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 80019ce:	b5b0      	push	{r4, r5, r7, lr}
 80019d0:	ed2d 8b02 	vpush	{d8}
 80019d4:	b088      	sub	sp, #32
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	ed87 0a02 	vstr	s0, [r7, #8]
 80019de:	edc7 0a01 	vstr	s1, [r7, #4]
 80019e2:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	ed93 7a01 	vldr	s14, [r3, #4]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	edd3 7a00 	vldr	s15, [r3]
 80019f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fa:	ee17 0a90 	vmov	r0, s15
 80019fe:	f7fe fd6f 	bl	80004e0 <__aeabi_f2d>
 8001a02:	4604      	mov	r4, r0
 8001a04:	460d      	mov	r5, r1
 8001a06:	68b8      	ldr	r0, [r7, #8]
 8001a08:	f7fe fd6a 	bl	80004e0 <__aeabi_f2d>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	ec43 2b10 	vmov	d0, r2, r3
 8001a14:	f00e ff0c 	bl	8010830 <cos>
 8001a18:	ec53 2b10 	vmov	r2, r3, d0
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	4629      	mov	r1, r5
 8001a20:	f7fe fdb6 	bl	8000590 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f7ff f892 	bl	8000b54 <__aeabi_d2f>
 8001a30:	4603      	mov	r3, r0
 8001a32:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a44:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4c:	ed97 7a00 	vldr	s14, [r7]
 8001a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a54:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd3a 	bl	80004e0 <__aeabi_f2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	f7fe fd8c 	bl	8000590 <__aeabi_dmul>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a88:	f7fe feac 	bl	80007e4 <__aeabi_ddiv>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff f85e 	bl	8000b54 <__aeabi_d2f>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001aa0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	ed97 7a05 	vldr	s14, [r7, #20]
 8001aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ab0:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001abc:	4610      	mov	r0, r2
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f7ff f848 	bl	8000b54 <__aeabi_d2f>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	ee07 3a90 	vmov	s15, r3
 8001aca:	eeb1 8a67 	vneg.f32	s16, s15
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f7ff f83b 	bl	8000b54 <__aeabi_d2f>
 8001ade:	4604      	mov	r4, r0
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f7ff f832 	bl	8000b54 <__aeabi_d2f>
 8001af0:	4603      	mov	r3, r0
 8001af2:	ee07 3a90 	vmov	s15, r3
 8001af6:	eef1 8a67 	vneg.f32	s17, s15
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001b02:	4610      	mov	r0, r2
 8001b04:	4619      	mov	r1, r3
 8001b06:	f7ff f825 	bl	8000b54 <__aeabi_d2f>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	ee02 3a10 	vmov	s4, r3
 8001b10:	eef0 1a68 	vmov.f32	s3, s17
 8001b14:	ee01 4a10 	vmov	s2, r4
 8001b18:	eef0 0a48 	vmov.f32	s1, s16
 8001b1c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b20:	f000 f92a 	bl	8001d78 <mapf>
 8001b24:	eef0 7a40 	vmov.f32	s15, s0
}
 8001b28:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2c:	3720      	adds	r7, #32
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	ecbd 8b02 	vpop	{d8}
 8001b34:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001b38 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	ed2d 8b02 	vpush	{d8}
 8001b3e:	b08a      	sub	sp, #40	@ 0x28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	460b      	mov	r3, r1
 8001b46:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b4a:	edc7 0a00 	vstr	s1, [r7]
 8001b4e:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001b50:	897b      	ldrh	r3, [r7, #10]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d102      	bne.n	8001b62 <FIR_init+0x2a>
        numTaps += 1;
 8001b5c:	897b      	ldrh	r3, [r7, #10]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	897a      	ldrh	r2, [r7, #10]
 8001b66:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b6e:	897b      	ldrh	r3, [r7, #10]
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f00e fd54 	bl	8010620 <malloc>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b80:	897b      	ldrh	r3, [r7, #10]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f00e fd4b 	bl	8010620 <malloc>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 80e0 	beq.w	8001d5c <FIR_init+0x224>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	f000 80db 	beq.w	8001d5c <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001baa:	e00a      	b.n	8001bc2 <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	685a      	ldr	r2, [r3, #4]
 8001bb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001bbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001bc2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001bc4:	897b      	ldrh	r3, [r7, #10]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d3f0      	bcc.n	8001bac <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001bca:	edd7 6a01 	vldr	s13, [r7, #4]
 8001bce:	ed97 7a00 	vldr	s14, [r7]
 8001bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bd6:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001bda:	897b      	ldrh	r3, [r7, #10]
 8001bdc:	085b      	lsrs	r3, r3, #1
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001be2:	2300      	movs	r3, #0
 8001be4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001be6:	e077      	b.n	8001cd8 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001be8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001bec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d10c      	bne.n	8001c0e <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c08:	edc3 7a00 	vstr	s15, [r3]
 8001c0c:	e02c      	b.n	8001c68 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001c0e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001c10:	8afb      	ldrh	r3, [r7, #22]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001c18:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c1c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d68 <FIR_init+0x230>
 8001c20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c24:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c28:	ee07 3a90 	vmov	s15, r3
 8001c2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c34:	eeb0 0a67 	vmov.f32	s0, s15
 8001c38:	f00e ff24 	bl	8010a84 <sinf>
 8001c3c:	eef0 6a40 	vmov.f32	s13, s0
 8001c40:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c4c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d6c <FIR_init+0x234>
 8001c50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c64:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4413      	add	r3, r2
 8001c74:	ed93 8a00 	vldr	s16, [r3]
 8001c78:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c84:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d68 <FIR_init+0x230>
 8001c88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c8c:	897b      	ldrh	r3, [r7, #10]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	ee07 3a90 	vmov	s15, r3
 8001c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c98:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c9c:	eeb0 0a66 	vmov.f32	s0, s13
 8001ca0:	f00e feac 	bl	80109fc <cosf>
 8001ca4:	eef0 7a40 	vmov.f32	s15, s0
 8001ca8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d70 <FIR_init+0x238>
 8001cac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cb0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d74 <FIR_init+0x23c>
 8001cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001cc8:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001ccc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001cd8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001cdc:	897b      	ldrh	r3, [r7, #10]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	db82      	blt.n	8001be8 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001ce2:	f04f 0300 	mov.w	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001ce8:	2300      	movs	r3, #0
 8001cea:	83fb      	strh	r3, [r7, #30]
 8001cec:	e00f      	b.n	8001d0e <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	8bfb      	ldrh	r3, [r7, #30]
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	edd3 7a00 	vldr	s15, [r3]
 8001cfc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d04:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001d08:	8bfb      	ldrh	r3, [r7, #30]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	83fb      	strh	r3, [r7, #30]
 8001d0e:	8bfa      	ldrh	r2, [r7, #30]
 8001d10:	897b      	ldrh	r3, [r7, #10]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d3eb      	bcc.n	8001cee <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001d16:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d22:	d01b      	beq.n	8001d5c <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001d24:	2300      	movs	r3, #0
 8001d26:	83bb      	strh	r3, [r7, #28]
 8001d28:	e014      	b.n	8001d54 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	8bbb      	ldrh	r3, [r7, #28]
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	edd3 6a00 	vldr	s13, [r3]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	8bbb      	ldrh	r3, [r7, #28]
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d4a:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001d4e:	8bbb      	ldrh	r3, [r7, #28]
 8001d50:	3301      	adds	r3, #1
 8001d52:	83bb      	strh	r3, [r7, #28]
 8001d54:	8bba      	ldrh	r2, [r7, #28]
 8001d56:	897b      	ldrh	r3, [r7, #10]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d3e6      	bcc.n	8001d2a <FIR_init+0x1f2>
            }
        }
    }
}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	@ 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	ecbd 8b02 	vpop	{d8}
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40c90fdb 	.word	0x40c90fdb
 8001d6c:	40490fdb 	.word	0x40490fdb
 8001d70:	3eeb851f 	.word	0x3eeb851f
 8001d74:	3f0a3d71 	.word	0x3f0a3d71

08001d78 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001d78:	b480      	push	{r7}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d82:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d86:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d8a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d8e:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d9a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001da2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001da6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001daa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dae:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001db2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001db6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001dca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dce:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	ee07 3a90 	vmov	s15, r3
}
 8001dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ddc:	3724      	adds	r7, #36	@ 0x24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001dec:	4b0d      	ldr	r3, [pc, #52]	@ (8001e24 <modbus_1t5_Timeout+0x3c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2201      	movs	r2, #1
 8001df2:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <modbus_1t5_Timeout+0x3c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001e00:	4b08      	ldr	r3, [pc, #32]	@ (8001e24 <modbus_1t5_Timeout+0x3c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <modbus_1t5_Timeout+0x3c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	601a      	str	r2, [r3, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	200001a8 	.word	0x200001a8

08001e28 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001e30:	4b04      	ldr	r3, [pc, #16]	@ (8001e44 <modbus_3t5_Timeout+0x1c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2201      	movs	r2, #1
 8001e36:	755a      	strb	r2, [r3, #21]

}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	200001a8 	.word	0x200001a8

08001e48 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f00c fe2b 	bl	800eaac <HAL_UART_GetError>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b20      	cmp	r3, #32
 8001e5a:	d101      	bne.n	8001e60 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001e5c:	f7ff ffc4 	bl	8001de8 <modbus_1t5_Timeout>

	}
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001e76:	4a2d      	ldr	r2, [pc, #180]	@ (8001f2c <Modbus_init+0xc4>)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001f2c <Modbus_init+0xc4>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001e84:	4b29      	ldr	r3, [pc, #164]	@ (8001f2c <Modbus_init+0xc4>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001e8c:	4b27      	ldr	r3, [pc, #156]	@ (8001f2c <Modbus_init+0xc4>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001e94:	4b25      	ldr	r3, [pc, #148]	@ (8001f2c <Modbus_init+0xc4>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	7e3a      	ldrb	r2, [r7, #24]
 8001e9a:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001e9c:	4b23      	ldr	r3, [pc, #140]	@ (8001f2c <Modbus_init+0xc4>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	69fa      	ldr	r2, [r7, #28]
 8001ea2:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	4a21      	ldr	r2, [pc, #132]	@ (8001f30 <Modbus_init+0xc8>)
 8001eaa:	210e      	movs	r1, #14
 8001eac:	4618      	mov	r0, r3
 8001eae:	f00b f8ab 	bl	800d008 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	2110      	movs	r1, #16
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f00c fda1 	bl	800ea00 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f00c fdb8 	bl	800ea38 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4a19      	ldr	r2, [pc, #100]	@ (8001f34 <Modbus_init+0xcc>)
 8001ece:	2104      	movs	r1, #4
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f00c f8e9 	bl	800e0a8 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001ed6:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <Modbus_init+0xc4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001edc:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <Modbus_init+0xc4>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <Modbus_init+0xc4>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001ee8:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001eec:	4413      	add	r3, r2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f00c f991 	bl	800e21c <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <Modbus_init+0xc4>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d10c      	bne.n	8001f24 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <Modbus_init+0xc4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f00a f855 	bl	800bfc0 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001f16:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <Modbus_init+0xc4>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f00a faa4 	bl	800c46c <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200001a8 	.word	0x200001a8
 8001f30:	08001e29 	.word	0x08001e29
 8001f34:	08001e49 	.word	0x08001e49

08001f38 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08c      	sub	sp, #48	@ 0x30
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6278      	str	r0, [r7, #36]	@ 0x24
 8001f40:	ed87 0a08 	vstr	s0, [r7, #32]
 8001f44:	edc7 0a07 	vstr	s1, [r7, #28]
 8001f48:	ed87 1a06 	vstr	s2, [r7, #24]
 8001f4c:	edc7 1a05 	vstr	s3, [r7, #20]
 8001f50:	ed87 2a04 	vstr	s4, [r7, #16]
 8001f54:	edc7 2a03 	vstr	s5, [r7, #12]
 8001f58:	ed87 3a02 	vstr	s6, [r7, #8]
 8001f5c:	edc7 3a01 	vstr	s7, [r7, #4]
 8001f60:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f66:	6a3a      	ldr	r2, [r7, #32]
 8001f68:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6e:	69fa      	ldr	r2, [r7, #28]
 8001f70:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f00e fbf2 	bl	801078c <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	3310      	adds	r3, #16
 8001fac:	2240      	movs	r2, #64	@ 0x40
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f00e fbeb 	bl	801078c <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fba:	e00c      	b.n	8001fd6 <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001fbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc6:	3304      	adds	r3, #4
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	4a79      	ldr	r2, [pc, #484]	@ (80021b4 <MotorKalman_Init+0x27c>)
 8001fce:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	ddef      	ble.n	8001fbc <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001fe2:	2240      	movs	r2, #64	@ 0x40
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f00e fbd0 	bl	801078c <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fec:	2300      	movs	r3, #0
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ff0:	e00d      	b.n	800200e <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 8001ff2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ffc:	33be      	adds	r3, #190	@ 0xbe
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002006:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200a:	3301      	adds	r3, #1
 800200c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800200e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002010:	2b03      	cmp	r3, #3
 8002012:	ddee      	ble.n	8001ff2 <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	33f0      	adds	r3, #240	@ 0xf0
 8002018:	2210      	movs	r2, #16
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f00e fbb5 	bl	801078c <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002028:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002032:	2210      	movs	r2, #16
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f00e fba8 	bl	801078c <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 800203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002042:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 8002046:	ed97 0a01 	vldr	s0, [r7, #4]
 800204a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800204c:	f000 f922 	bl	8002294 <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 8002050:	ed97 0a00 	vldr	s0, [r7]
 8002054:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002056:	f000 f94d 	bl	80022f4 <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	2201      	movs	r2, #1
 8002064:	2104      	movs	r1, #4
 8002066:	f00d fe20 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	3310      	adds	r3, #16
 8002074:	2204      	movs	r2, #4
 8002076:	2104      	movs	r1, #4
 8002078:	f00d fe17 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 800207c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207e:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 8002082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002084:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002088:	2204      	movs	r2, #4
 800208a:	2104      	movs	r1, #4
 800208c:	f00d fe0d 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800209c:	2201      	movs	r2, #1
 800209e:	2101      	movs	r1, #1
 80020a0:	f00d fe03 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 80020b0:	2201      	movs	r2, #1
 80020b2:	2101      	movs	r1, #1
 80020b4:	f00d fdf9 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 80020be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c0:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 80020c4:	2201      	movs	r2, #1
 80020c6:	2101      	movs	r1, #1
 80020c8:	f00d fdef 	bl	800fcaa <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 80020d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80020d8:	2204      	movs	r2, #4
 80020da:	2104      	movs	r1, #4
 80020dc:	f00d fde5 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 80020ec:	2201      	movs	r2, #1
 80020ee:	2104      	movs	r1, #4
 80020f0:	f00d fddb 	bl	800fcaa <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002100:	2201      	movs	r2, #1
 8002102:	2104      	movs	r1, #4
 8002104:	f00d fdd1 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 8002108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 8002114:	2204      	movs	r2, #4
 8002116:	2104      	movs	r1, #4
 8002118:	f00d fdc7 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 8002122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002124:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 8002128:	2204      	movs	r2, #4
 800212a:	2101      	movs	r1, #1
 800212c:	f00d fdbd 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002138:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 800213c:	2201      	movs	r2, #1
 800213e:	2101      	movs	r1, #1
 8002140:	f00d fdb3 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 8002150:	2201      	movs	r2, #1
 8002152:	2104      	movs	r1, #4
 8002154:	f00d fda9 	bl	800fcaa <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 8002158:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800215a:	f000 f82d 	bl	80021b8 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	3390      	adds	r3, #144	@ 0x90
 8002168:	2204      	movs	r2, #4
 800216a:	2104      	movs	r1, #4
 800216c:	f00d fd9d 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8002170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002172:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	33e0      	adds	r3, #224	@ 0xe0
 800217a:	2201      	movs	r2, #1
 800217c:	2104      	movs	r1, #4
 800217e:	f00d fd94 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800218e:	2204      	movs	r2, #4
 8002190:	2104      	movs	r1, #4
 8002192:	f00d fd8a 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 800219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219e:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 80021a2:	2201      	movs	r2, #1
 80021a4:	2104      	movs	r1, #4
 80021a6:	f00d fd80 	bl	800fcaa <arm_mat_init_f32>
}
 80021aa:	bf00      	nop
 80021ac:	3730      	adds	r7, #48	@ 0x30
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	42c80000 	.word	0x42c80000

080021b8 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 80021f4:	4619      	mov	r1, r3
 80021f6:	4610      	mov	r0, r2
 80021f8:	eeb0 3a64 	vmov.f32	s6, s9
 80021fc:	eef0 2a45 	vmov.f32	s5, s10
 8002200:	eeb0 2a65 	vmov.f32	s4, s11
 8002204:	eef0 1a46 	vmov.f32	s3, s12
 8002208:	eeb0 1a66 	vmov.f32	s2, s13
 800220c:	eef0 0a47 	vmov.f32	s1, s14
 8002210:	eeb0 0a67 	vmov.f32	s0, s15
 8002214:	f001 f87a 	bl	800330c <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800221e:	2240      	movs	r2, #64	@ 0x40
 8002220:	2100      	movs	r1, #0
 8002222:	4618      	mov	r0, r3
 8002224:	f00e fab2 	bl	801078c <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800222e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800228c <MotorKalman_DiscretizeModel+0xd4>
 8002232:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800223c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002262:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002290 <MotorKalman_DiscretizeModel+0xd8>
 8002266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002276:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800228c <MotorKalman_DiscretizeModel+0xd4>
 800227a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	3c23d70a 	.word	0x3c23d70a
 8002290:	3dcccccd 	.word	0x3dcccccd

08002294 <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80022a6:	2240      	movs	r2, #64	@ 0x40
 80022a8:	2100      	movs	r1, #0
 80022aa:	4618      	mov	r0, r3
 80022ac:	f00e fa6e 	bl	801078c <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 80022b0:	edd7 7a00 	vldr	s15, [r7]
 80022b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80022cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d4:	d107      	bne.n	80022e6 <MotorKalman_SetProcessNoise+0x52>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80022dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e4:	d002      	beq.n	80022ec <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff ff66 	bl	80021b8 <MotorKalman_DiscretizeModel>
    }
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 8002300:	ed97 0a00 	vldr	s0, [r7]
 8002304:	f00e fb5c 	bl	80109c0 <sqrtf>
 8002308:	eef0 7a40 	vmov.f32	s15, s0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <MotorKalman_Reset>:

void MotorKalman_Reset(MotorKalman* filter) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
    // Reset state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2210      	movs	r2, #16
 8002330:	2100      	movs	r1, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f00e fa2a 	bl	801078c <memset>

    // Reset covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3310      	adds	r3, #16
 800233c:	2240      	movs	r2, #64	@ 0x40
 800233e:	2100      	movs	r1, #0
 8002340:	4618      	mov	r0, r3
 8002342:	f00e fa23 	bl	801078c <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	e00c      	b.n	8002366 <MotorKalman_Reset+0x42>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	3304      	adds	r3, #4
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	4a0f      	ldr	r2, [pc, #60]	@ (800239c <MotorKalman_Reset+0x78>)
 800235e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	3301      	adds	r3, #1
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b03      	cmp	r3, #3
 800236a:	ddef      	ble.n	800234c <MotorKalman_Reset+0x28>
    }

    // Reset estimated values
    filter->position = 0.0f;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = 0.0f;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = 0.0f;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = 0.0f;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	42c80000 	.word	0x42c80000

080023a0 <MotorKalman_Predict>:

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b0b2      	sub	sp, #200	@ 0xc8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 80023b4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80023c8:	e041      	b.n	800244e <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 80023ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	33c8      	adds	r3, #200	@ 0xc8
 80023d2:	443b      	add	r3, r7
 80023d4:	3b3c      	subs	r3, #60	@ 0x3c
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80023dc:	2300      	movs	r3, #0
 80023de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80023e2:	e02b      	b.n	800243c <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 80023e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	33c8      	adds	r3, #200	@ 0xc8
 80023ec:	443b      	add	r3, r7
 80023ee:	3b3c      	subs	r3, #60	@ 0x3c
 80023f0:	ed93 7a00 	vldr	s14, [r3]
 80023f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023f8:	009a      	lsls	r2, r3, #2
 80023fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023fe:	4413      	add	r3, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	3324      	adds	r3, #36	@ 0x24
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	edd3 6a00 	vldr	s13, [r3]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	edd3 7a00 	vldr	s15, [r3]
 800241a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800241e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002422:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	33c8      	adds	r3, #200	@ 0xc8
 800242a:	443b      	add	r3, r7
 800242c:	3b3c      	subs	r3, #60	@ 0x3c
 800242e:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002432:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002436:	3301      	adds	r3, #1
 8002438:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800243c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002440:	2b03      	cmp	r3, #3
 8002442:	ddcf      	ble.n	80023e4 <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002448:	3301      	adds	r3, #1
 800244a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800244e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002452:	2b03      	cmp	r3, #3
 8002454:	ddb9      	ble.n	80023ca <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002456:	2300      	movs	r3, #0
 8002458:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800245c:	e021      	b.n	80024a2 <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 800245e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	33c8      	adds	r3, #200	@ 0xc8
 8002466:	443b      	add	r3, r7
 8002468:	3b3c      	subs	r3, #60	@ 0x3c
 800246a:	ed93 7a00 	vldr	s14, [r3]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002474:	3338      	adds	r3, #56	@ 0x38
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	edd3 6a00 	vldr	s13, [r3]
 800247e:	edd7 7a00 	vldr	s15, [r7]
 8002482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002486:	ee77 7a27 	vadd.f32	s15, s14, s15
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002498:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800249c:	3301      	adds	r3, #1
 800249e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80024a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	ddd9      	ble.n	800245e <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80024aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80024ae:	2240      	movs	r2, #64	@ 0x40
 80024b0:	2100      	movs	r1, #0
 80024b2:	4618      	mov	r0, r3
 80024b4:	f00e f96a 	bl	801078c <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80024b8:	f107 030c 	add.w	r3, r7, #12
 80024bc:	2240      	movs	r2, #64	@ 0x40
 80024be:	2100      	movs	r1, #0
 80024c0:	4618      	mov	r0, r3
 80024c2:	f00e f963 	bl	801078c <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024c6:	2300      	movs	r3, #0
 80024c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80024cc:	e05f      	b.n	800258e <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024d4:	e052      	b.n	800257c <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80024d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024da:	009a      	lsls	r2, r3, #2
 80024dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024e0:	4413      	add	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	33c8      	adds	r3, #200	@ 0xc8
 80024e6:	443b      	add	r3, r7
 80024e8:	3b7c      	subs	r3, #124	@ 0x7c
 80024ea:	f04f 0200 	mov.w	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80024f0:	2300      	movs	r3, #0
 80024f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024f6:	e038      	b.n	800256a <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80024f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024fc:	009a      	lsls	r2, r3, #2
 80024fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002502:	4413      	add	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	33c8      	adds	r3, #200	@ 0xc8
 8002508:	443b      	add	r3, r7
 800250a:	3b7c      	subs	r3, #124	@ 0x7c
 800250c:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 8002510:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002514:	009a      	lsls	r2, r3, #2
 8002516:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800251a:	4413      	add	r3, r2
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	3324      	adds	r3, #36	@ 0x24
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	edd3 6a00 	vldr	s13, [r3]
 8002528:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800252c:	009a      	lsls	r2, r3, #2
 800252e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002532:	4413      	add	r3, r2
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	3304      	adds	r3, #4
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4413      	add	r3, r2
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002544:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002548:	009a      	lsls	r2, r3, #2
 800254a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800254e:	4413      	add	r3, r2
 8002550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	33c8      	adds	r3, #200	@ 0xc8
 8002558:	443b      	add	r3, r7
 800255a:	3b7c      	subs	r3, #124	@ 0x7c
 800255c:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002560:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002564:	3301      	adds	r3, #1
 8002566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800256a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800256e:	2b03      	cmp	r3, #3
 8002570:	ddc2      	ble.n	80024f8 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002572:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002576:	3301      	adds	r3, #1
 8002578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800257c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002580:	2b03      	cmp	r3, #3
 8002582:	dda8      	ble.n	80024d6 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002584:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002588:	3301      	adds	r3, #1
 800258a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800258e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002592:	2b03      	cmp	r3, #3
 8002594:	dd9b      	ble.n	80024ce <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002596:	2300      	movs	r3, #0
 8002598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800259c:	e05f      	b.n	800265e <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80025a4:	e052      	b.n	800264c <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80025a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025aa:	009a      	lsls	r2, r3, #2
 80025ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025b0:	4413      	add	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	33c8      	adds	r3, #200	@ 0xc8
 80025b6:	443b      	add	r3, r7
 80025b8:	3bbc      	subs	r3, #188	@ 0xbc
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80025c0:	2300      	movs	r3, #0
 80025c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80025c6:	e038      	b.n	800263a <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80025c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025cc:	009a      	lsls	r2, r3, #2
 80025ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025d2:	4413      	add	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	33c8      	adds	r3, #200	@ 0xc8
 80025d8:	443b      	add	r3, r7
 80025da:	3bbc      	subs	r3, #188	@ 0xbc
 80025dc:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 80025e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025e4:	009a      	lsls	r2, r3, #2
 80025e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	33c8      	adds	r3, #200	@ 0xc8
 80025f0:	443b      	add	r3, r7
 80025f2:	3b7c      	subs	r3, #124	@ 0x7c
 80025f4:	edd3 6a00 	vldr	s13, [r3]
 80025f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025fc:	009a      	lsls	r2, r3, #2
 80025fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002602:	4413      	add	r3, r2
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	3324      	adds	r3, #36	@ 0x24
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002618:	009a      	lsls	r2, r3, #2
 800261a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800261e:	4413      	add	r3, r2
 8002620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	33c8      	adds	r3, #200	@ 0xc8
 8002628:	443b      	add	r3, r7
 800262a:	3bbc      	subs	r3, #188	@ 0xbc
 800262c:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002630:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002634:	3301      	adds	r3, #1
 8002636:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800263a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800263e:	2b03      	cmp	r3, #3
 8002640:	ddc2      	ble.n	80025c8 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002642:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002646:	3301      	adds	r3, #1
 8002648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800264c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002650:	2b03      	cmp	r3, #3
 8002652:	dda8      	ble.n	80025a6 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002658:	3301      	adds	r3, #1
 800265a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800265e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002662:	2b03      	cmp	r3, #3
 8002664:	dd9b      	ble.n	800259e <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002666:	2300      	movs	r3, #0
 8002668:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800266c:	e037      	b.n	80026de <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800266e:	2300      	movs	r3, #0
 8002670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002674:	e02a      	b.n	80026cc <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800267a:	009a      	lsls	r2, r3, #2
 800267c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002680:	4413      	add	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	33c8      	adds	r3, #200	@ 0xc8
 8002686:	443b      	add	r3, r7
 8002688:	3bbc      	subs	r3, #188	@ 0xbc
 800268a:	ed93 7a00 	vldr	s14, [r3]
 800268e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002692:	009a      	lsls	r2, r3, #2
 8002694:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002698:	4413      	add	r3, r2
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	3354      	adds	r3, #84	@ 0x54
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80026a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026aa:	009a      	lsls	r2, r3, #2
 80026ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026b0:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80026b2:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	3304      	adds	r3, #4
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80026c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026c6:	3301      	adds	r3, #1
 80026c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80026cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	ddd0      	ble.n	8002676 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80026d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026d8:	3301      	adds	r3, #1
 80026da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80026de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026e2:	2b03      	cmp	r3, #3
 80026e4:	ddc3      	ble.n	800266e <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	2104      	movs	r1, #4
 800271a:	f00d fac6 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3310      	adds	r3, #16
 8002728:	2204      	movs	r2, #4
 800272a:	2104      	movs	r1, #4
 800272c:	f00d fabd 	bl	800fcaa <arm_mat_init_f32>
}
 8002730:	bf00      	nop
 8002732:	37c8      	adds	r7, #200	@ 0xc8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b0d0      	sub	sp, #320	@ 0x140
 800273c:	af00      	add	r7, sp, #0
 800273e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002742:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002746:	6018      	str	r0, [r3, #0]
 8002748:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800274c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002750:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002754:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002758:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002762:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 800276c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002770:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 800277a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800277e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee27 7a27 	vmul.f32	s14, s14, s15
 800278c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002790:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 800279a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800279e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80027a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ac:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 80027b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027b4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 80027be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027c2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80027cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80027d0:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 80027d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 80027e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80027f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80027f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f8:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 80027fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002800:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002804:	ed93 7a00 	vldr	s14, [r3]
 8002808:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 800280c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002810:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002814:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002828:	e04d      	b.n	80028c6 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 800282a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002834:	443b      	add	r3, r7
 8002836:	3b58      	subs	r3, #88	@ 0x58
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800283e:	2300      	movs	r3, #0
 8002840:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002844:	e036      	b.n	80028b4 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002846:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002850:	443b      	add	r3, r7
 8002852:	3b58      	subs	r3, #88	@ 0x58
 8002854:	ed93 7a00 	vldr	s14, [r3]
 8002858:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800285c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002866:	333c      	adds	r3, #60	@ 0x3c
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	edd3 6a00 	vldr	s13, [r3]
 8002870:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002874:	009a      	lsls	r2, r3, #2
 8002876:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800287a:	4413      	add	r3, r2
 800287c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002880:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	3304      	adds	r3, #4
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002894:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002898:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028a2:	443b      	add	r3, r7
 80028a4:	3b58      	subs	r3, #88	@ 0x58
 80028a6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028aa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80028ae:	3301      	adds	r3, #1
 80028b0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80028b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80028b8:	2b03      	cmp	r3, #3
 80028ba:	ddc4      	ble.n	8002846 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028bc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80028c0:	3301      	adds	r3, #1
 80028c2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80028c6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80028ca:	2b03      	cmp	r3, #3
 80028cc:	ddad      	ble.n	800282a <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028d6:	2300      	movs	r3, #0
 80028d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80028dc:	e021      	b.n	8002922 <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 80028de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028e8:	443b      	add	r3, r7
 80028ea:	3b58      	subs	r3, #88	@ 0x58
 80028ec:	ed93 7a00 	vldr	s14, [r3]
 80028f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80028fe:	333c      	adds	r3, #60	@ 0x3c
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	edd3 7a00 	vldr	s15, [r3]
 8002908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290c:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002914:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002918:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800291c:	3301      	adds	r3, #1
 800291e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002922:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002926:	2b03      	cmp	r3, #3
 8002928:	ddd9      	ble.n	80028de <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 800292a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800292e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002938:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 800293c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002940:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002944:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002952:	2300      	movs	r3, #0
 8002954:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002958:	e04d      	b.n	80029f6 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 800295a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002964:	443b      	add	r3, r7
 8002966:	3b68      	subs	r3, #104	@ 0x68
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800296e:	2300      	movs	r3, #0
 8002970:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002974:	e036      	b.n	80029e4 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 8002976:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002980:	443b      	add	r3, r7
 8002982:	3b68      	subs	r3, #104	@ 0x68
 8002984:	ed93 7a00 	vldr	s14, [r3]
 8002988:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800298c:	009a      	lsls	r2, r3, #2
 800298e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002992:	4413      	add	r3, r2
 8002994:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002998:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800299c:	6812      	ldr	r2, [r2, #0]
 800299e:	3304      	adds	r3, #4
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	edd3 6a00 	vldr	s13, [r3]
 80029a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029b6:	333c      	adds	r3, #60	@ 0x3c
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	edd3 7a00 	vldr	s15, [r3]
 80029c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80029d2:	443b      	add	r3, r7
 80029d4:	3b68      	subs	r3, #104	@ 0x68
 80029d6:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80029da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029de:	3301      	adds	r3, #1
 80029e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80029e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029e8:	2b03      	cmp	r3, #3
 80029ea:	ddc4      	ble.n	8002976 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80029f0:	3301      	adds	r3, #1
 80029f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80029f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	ddad      	ble.n	800295a <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 80029fe:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002a02:	2200      	movs	r2, #0
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	605a      	str	r2, [r3, #4]
 8002a08:	609a      	str	r2, [r3, #8]
 8002a0a:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002a12:	e01a      	b.n	8002a4a <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002a14:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a1e:	443b      	add	r3, r7
 8002a20:	3b68      	subs	r3, #104	@ 0x68
 8002a22:	edd3 6a00 	vldr	s13, [r3]
 8002a26:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 8002a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a2e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a38:	443b      	add	r3, r7
 8002a3a:	3b78      	subs	r3, #120	@ 0x78
 8002a3c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a40:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002a44:	3301      	adds	r3, #1
 8002a46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002a4a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	dde0      	ble.n	8002a14 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a52:	2300      	movs	r3, #0
 8002a54:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002a58:	e029      	b.n	8002aae <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 8002a5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a5e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	ed93 7a00 	vldr	s14, [r3]
 8002a70:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a7a:	443b      	add	r3, r7
 8002a7c:	3b78      	subs	r3, #120	@ 0x78
 8002a7e:	edd3 6a00 	vldr	s13, [r3]
 8002a82:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 8002a86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a92:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4413      	add	r3, r2
 8002aa0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002aa4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002aae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	ddd1      	ble.n	8002a5a <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002ab6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002aba:	2240      	movs	r2, #64	@ 0x40
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f00d fe64 	bl	801078c <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002aca:	e035      	b.n	8002b38 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002acc:	2300      	movs	r3, #0
 8002ace:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002ad2:	e028      	b.n	8002b26 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002ad4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ade:	443b      	add	r3, r7
 8002ae0:	3b78      	subs	r3, #120	@ 0x78
 8002ae2:	ed93 7a00 	vldr	s14, [r3]
 8002ae6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002aea:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002af4:	333c      	adds	r3, #60	@ 0x3c
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	edd3 7a00 	vldr	s15, [r3]
 8002afe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b02:	009a      	lsls	r2, r3, #2
 8002b04:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002b08:	4413      	add	r3, r2
 8002b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002b14:	443b      	add	r3, r7
 8002b16:	3bb8      	subs	r3, #184	@ 0xb8
 8002b18:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b1c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002b20:	3301      	adds	r3, #1
 8002b22:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002b26:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	ddd2      	ble.n	8002ad4 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b32:	3301      	adds	r3, #1
 8002b34:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002b38:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b3c:	2b03      	cmp	r3, #3
 8002b3e:	ddc5      	ble.n	8002acc <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002b40:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002b44:	2240      	movs	r2, #64	@ 0x40
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f00d fe1f 	bl	801078c <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002b54:	e038      	b.n	8002bc8 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b56:	2300      	movs	r3, #0
 8002b58:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002b5c:	e02b      	b.n	8002bb6 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 8002b5e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002b62:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d102      	bne.n	8002b70 <MotorKalman_Update+0x438>
 8002b6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b6e:	e001      	b.n	8002b74 <MotorKalman_Update+0x43c>
 8002b70:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002d8c <MotorKalman_Update+0x654>
 8002b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b78:	009a      	lsls	r2, r3, #2
 8002b7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002b7e:	4413      	add	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002b86:	443b      	add	r3, r7
 8002b88:	3bb8      	subs	r3, #184	@ 0xb8
 8002b8a:	edd3 7a00 	vldr	s15, [r3]
 8002b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b92:	009a      	lsls	r2, r3, #2
 8002b94:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002b98:	4413      	add	r3, r2
 8002b9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ba4:	443b      	add	r3, r7
 8002ba6:	3bf8      	subs	r3, #248	@ 0xf8
 8002ba8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002bac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002bb6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002bba:	2b03      	cmp	r3, #3
 8002bbc:	ddcf      	ble.n	8002b5e <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	ddc2      	ble.n	8002b56 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 8002bd0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bd4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f103 0110 	add.w	r1, r3, #16
 8002bde:	f107 0308 	add.w	r3, r7, #8
 8002be2:	2240      	movs	r2, #64	@ 0x40
 8002be4:	4618      	mov	r0, r3
 8002be6:	f00d fe15 	bl	8010814 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002bea:	2300      	movs	r3, #0
 8002bec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002bf0:	e06e      	b.n	8002cd0 <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002bf8:	e061      	b.n	8002cbe <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002bfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bfe:	009a      	lsls	r2, r3, #2
 8002c00:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c04:	4413      	add	r3, r2
 8002c06:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c0a:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	3304      	adds	r3, #4
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002c22:	e043      	b.n	8002cac <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002c24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c28:	009a      	lsls	r2, r3, #2
 8002c2a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c2e:	4413      	add	r3, r2
 8002c30:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c34:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002c44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c48:	009a      	lsls	r2, r3, #2
 8002c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c4e:	4413      	add	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002c56:	443b      	add	r3, r7
 8002c58:	3bf8      	subs	r3, #248	@ 0xf8
 8002c5a:	edd3 6a00 	vldr	s13, [r3]
 8002c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c62:	009a      	lsls	r2, r3, #2
 8002c64:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c68:	4413      	add	r3, r2
 8002c6a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c6e:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002c7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c82:	009a      	lsls	r2, r3, #2
 8002c84:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c88:	4413      	add	r3, r2
 8002c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c92:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	3304      	adds	r3, #4
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4413      	add	r3, r2
 8002c9e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	ddb7      	ble.n	8002c24 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002cb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002cbe:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	dd99      	ble.n	8002bfa <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002cc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	dd8c      	ble.n	8002bf2 <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002cd8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cdc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ce8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002cf2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cf6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d02:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002d0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d1c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002d26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d2a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d36:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002d40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d44:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002d4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d52:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	2104      	movs	r1, #4
 8002d5c:	f00c ffa5 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002d60:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d64:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002d6e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d72:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	3310      	adds	r3, #16
 8002d7a:	2204      	movs	r2, #4
 8002d7c:	2104      	movs	r1, #4
 8002d7e:	f00c ff94 	bl	800fcaa <arm_mat_init_f32>
}
 8002d82:	bf00      	nop
 8002d84:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	00000000 	.word	0x00000000

08002d90 <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d9c:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 8002da0:	ed97 0a02 	vldr	s0, [r7, #8]
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f7ff fafb 	bl	80023a0 <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 8002daa:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7ff fcc2 	bl	8002738 <MotorKalman_Update>

    return filter->velocity;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002dba:	ee07 3a90 	vmov	s15, r3
}
 8002dbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 8002dc8:	b480      	push	{r7}
 8002dca:	b087      	sub	sp, #28
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	e00c      	b.n	8002df4 <matrix_copy+0x2c>
        dst[i] = src[i];
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	441a      	add	r2, r3
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	440b      	add	r3, r1
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	3301      	adds	r3, #1
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	dbee      	blt.n	8002dda <matrix_copy+0x12>
    }
}
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	371c      	adds	r7, #28
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8002e0c:	b590      	push	{r4, r7, lr}
 8002e0e:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002e18:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8002e1c:	6020      	str	r0, [r4, #0]
 8002e1e:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002e22:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002e26:	6001      	str	r1, [r0, #0]
 8002e28:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002e2c:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002e30:	ed81 0a00 	vstr	s0, [r1]
 8002e34:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002e38:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8002e3c:	600a      	str	r2, [r1, #0]
 8002e3e:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002e42:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002e46:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002e48:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e4c:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002e50:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2204      	movs	r2, #4
 8002e58:	2104      	movs	r1, #4
 8002e5a:	f00c ff26 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 8002e5e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e62:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002e66:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	2104      	movs	r1, #4
 8002e70:	f00c ff1b 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002e74:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e78:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8002e7c:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2201      	movs	r2, #1
 8002e84:	2104      	movs	r1, #4
 8002e86:	f00c ff10 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 8002e8a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e8e:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8002e92:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	2104      	movs	r1, #4
 8002e9c:	f00c ff05 	bl	800fcaa <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 8002ea0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002ea4:	2240      	movs	r2, #64	@ 0x40
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f00d fc6f 	bl	801078c <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 8002eae:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002eb2:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	2104      	movs	r1, #4
 8002eba:	f00c fef6 	bl	800fcaa <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002ec4:	e011      	b.n	8002eea <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 8002ec6:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 8002eca:	4613      	mov	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002ed6:	443b      	add	r3, r7
 8002ed8:	3b6c      	subs	r3, #108	@ 0x6c
 8002eda:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002ede:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002ee0:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002eea:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002eee:	2b03      	cmp	r3, #3
 8002ef0:	dde9      	ble.n	8002ec6 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002ef2:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002ef6:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8002efa:	2204      	movs	r2, #4
 8002efc:	2104      	movs	r1, #4
 8002efe:	f00c fed4 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002f02:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002f06:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f0a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f0e:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002f12:	ed93 0a00 	vldr	s0, [r3]
 8002f16:	4610      	mov	r0, r2
 8002f18:	f00d fad0 	bl	80104bc <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8002f1c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f20:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002f24:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002f28:	2210      	movs	r2, #16
 8002f2a:	6819      	ldr	r1, [r3, #0]
 8002f2c:	f7ff ff4c 	bl	8002dc8 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002f30:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002f34:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002f38:	2204      	movs	r2, #4
 8002f3a:	2104      	movs	r1, #4
 8002f3c:	f00c feb5 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002f40:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002f44:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002f48:	2204      	movs	r2, #4
 8002f4a:	2104      	movs	r1, #4
 8002f4c:	f00c fead 	bl	800fcaa <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002f50:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002f54:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002f58:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f00c fe69 	bl	800fc34 <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002f62:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002f66:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002f6a:	2210      	movs	r2, #16
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff2b 	bl	8002dc8 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002f72:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f76:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002f80:	e03a      	b.n	8002ff8 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 8002f82:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f8e:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 8002f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f96:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 8002f9a:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002f9e:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002fa2:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f00d fa0e 	bl	80103c8 <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 8002fac:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002fb0:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002fb4:	2210      	movs	r2, #16
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff ff06 	bl	8002dc8 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 8002fbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc0:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 8002fc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc8:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002fcc:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	eeb0 0a47 	vmov.f32	s0, s14
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f00d fa70 	bl	80104bc <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 8002fdc:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002fe0:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002fe4:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f00c fe23 	bl	800fc34 <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002fee:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002ff8:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002ffc:	2b0a      	cmp	r3, #10
 8002ffe:	ddc0      	ble.n	8002f82 <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8003000:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8003004:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003008:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800300c:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8003010:	ed93 0a00 	vldr	s0, [r3]
 8003014:	4610      	mov	r0, r2
 8003016:	f00d fa51 	bl	80104bc <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 800301a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800301e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003022:	461a      	mov	r2, r3
 8003024:	2300      	movs	r3, #0
 8003026:	6013      	str	r3, [r2, #0]
 8003028:	6053      	str	r3, [r2, #4]
 800302a:	6093      	str	r3, [r2, #8]
 800302c:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 800302e:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8003032:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8003036:	2201      	movs	r2, #1
 8003038:	2104      	movs	r1, #4
 800303a:	f00c fe36 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 800303e:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8003042:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003046:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 800304a:	4618      	mov	r0, r3
 800304c:	f00d f9bc 	bl	80103c8 <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8003050:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8003054:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8003058:	2201      	movs	r2, #1
 800305a:	2104      	movs	r1, #4
 800305c:	f00c fe25 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8003060:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003064:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003068:	edd3 7a00 	vldr	s15, [r3]
 800306c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003070:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003074:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003078:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800307c:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8003080:	4611      	mov	r1, r2
 8003082:	eeb0 0a47 	vmov.f32	s0, s14
 8003086:	4618      	mov	r0, r3
 8003088:	f00d fa18 	bl	80104bc <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800308c:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003090:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003094:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003098:	4618      	mov	r0, r3
 800309a:	f00c fdcb 	bl	800fc34 <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 800309e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030a2:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80030a6:	4618      	mov	r0, r3
 80030a8:	2340      	movs	r3, #64	@ 0x40
 80030aa:	461a      	mov	r2, r3
 80030ac:	2100      	movs	r1, #0
 80030ae:	f00d fb6d 	bl	801078c <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 80030b2:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80030b6:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 80030ba:	2204      	movs	r2, #4
 80030bc:	2104      	movs	r1, #4
 80030be:	f00c fdf4 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 80030c2:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80030c6:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80030ca:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 80030ce:	4618      	mov	r0, r3
 80030d0:	f00d f97a 	bl	80103c8 <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 80030d4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80030dc:	461a      	mov	r2, r3
 80030de:	2300      	movs	r3, #0
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	6053      	str	r3, [r2, #4]
 80030e4:	6093      	str	r3, [r2, #8]
 80030e6:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 80030e8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80030ec:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 80030f0:	2201      	movs	r2, #1
 80030f2:	2104      	movs	r1, #4
 80030f4:	f00c fdd9 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 80030f8:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80030fc:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003100:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003104:	4618      	mov	r0, r3
 8003106:	f00d f95f 	bl	80103c8 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 800310a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800310e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003112:	edd3 7a00 	vldr	s15, [r3]
 8003116:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800311a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800311e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800312e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003132:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003136:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800313a:	4611      	mov	r1, r2
 800313c:	eeb0 0a47 	vmov.f32	s0, s14
 8003140:	4618      	mov	r0, r3
 8003142:	f00d f9bb 	bl	80104bc <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003146:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800314a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800314e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003152:	4618      	mov	r0, r3
 8003154:	f00c fd6e 	bl	800fc34 <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8003158:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800315c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8003160:	4618      	mov	r0, r3
 8003162:	2340      	movs	r3, #64	@ 0x40
 8003164:	461a      	mov	r2, r3
 8003166:	2100      	movs	r1, #0
 8003168:	f00d fb10 	bl	801078c <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 800316c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003170:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8003174:	2204      	movs	r2, #4
 8003176:	2104      	movs	r1, #4
 8003178:	f00c fd97 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 800317c:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003180:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8003184:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003188:	4618      	mov	r0, r3
 800318a:	f00d f91d 	bl	80103c8 <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 800318e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003192:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003196:	461a      	mov	r2, r3
 8003198:	2300      	movs	r3, #0
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	6053      	str	r3, [r2, #4]
 800319e:	6093      	str	r3, [r2, #8]
 80031a0:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80031a2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80031a6:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80031aa:	2201      	movs	r2, #1
 80031ac:	2104      	movs	r1, #4
 80031ae:	f00c fd7c 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80031b2:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80031b6:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80031ba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80031be:	4618      	mov	r0, r3
 80031c0:	f00d f902 	bl	80103c8 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 80031c4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031c8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031cc:	edd3 7a00 	vldr	s15, [r3]
 80031d0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80031d4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031d8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031dc:	edd3 7a00 	vldr	s15, [r3]
 80031e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031e4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031e8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031ec:	edd3 7a00 	vldr	s15, [r3]
 80031f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f4:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 80031f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031fc:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003200:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003204:	4611      	mov	r1, r2
 8003206:	eeb0 0a47 	vmov.f32	s0, s14
 800320a:	4618      	mov	r0, r3
 800320c:	f00d f956 	bl	80104bc <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003210:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003214:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003218:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800321c:	4618      	mov	r0, r3
 800321e:	f00c fd09 	bl	800fc34 <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 8003222:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003226:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 800322a:	4618      	mov	r0, r3
 800322c:	2340      	movs	r3, #64	@ 0x40
 800322e:	461a      	mov	r2, r3
 8003230:	2100      	movs	r1, #0
 8003232:	f00d faab 	bl	801078c <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8003236:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800323a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800323e:	2204      	movs	r2, #4
 8003240:	2104      	movs	r1, #4
 8003242:	f00c fd32 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8003246:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800324a:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800324e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003252:	4618      	mov	r0, r3
 8003254:	f00d f8b8 	bl	80103c8 <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8003258:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800325c:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8003260:	461a      	mov	r2, r3
 8003262:	2300      	movs	r3, #0
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	6053      	str	r3, [r2, #4]
 8003268:	6093      	str	r3, [r2, #8]
 800326a:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 800326c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003270:	f107 001c 	add.w	r0, r7, #28
 8003274:	2201      	movs	r2, #1
 8003276:	2104      	movs	r1, #4
 8003278:	f00c fd17 	bl	800fcaa <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 800327c:	f107 021c 	add.w	r2, r7, #28
 8003280:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003284:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003288:	4618      	mov	r0, r3
 800328a:	f00d f89d 	bl	80103c8 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 800328e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003292:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003296:	edd3 7a00 	vldr	s15, [r3]
 800329a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800329e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80032a2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80032a6:	edd3 7a00 	vldr	s15, [r3]
 80032aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032ae:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80032b2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80032b6:	edd3 7a00 	vldr	s15, [r3]
 80032ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032be:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80032c2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80032c6:	edd3 7a00 	vldr	s15, [r3]
 80032ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ce:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003308 <discretize_system_with_arm+0x4fc>
 80032d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80032d6:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 80032da:	f107 031c 	add.w	r3, r7, #28
 80032de:	4611      	mov	r1, r2
 80032e0:	eeb0 0a47 	vmov.f32	s0, s14
 80032e4:	4618      	mov	r0, r3
 80032e6:	f00d f8e9 	bl	80104bc <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 80032ea:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 80032ee:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 80032f2:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80032f6:	4618      	mov	r0, r3
 80032f8:	f00c fc9c 	bl	800fc34 <arm_mat_add_f32>
}
 80032fc:	bf00      	nop
 80032fe:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8003302:	46bd      	mov	sp, r7
 8003304:	bd90      	pop	{r4, r7, pc}
 8003306:	bf00      	nop
 8003308:	42f00000 	.word	0x42f00000

0800330c <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b09e      	sub	sp, #120	@ 0x78
 8003310:	af00      	add	r7, sp, #0
 8003312:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8003316:	edc7 0a08 	vstr	s1, [r7, #32]
 800331a:	ed87 1a07 	vstr	s2, [r7, #28]
 800331e:	edc7 1a06 	vstr	s3, [r7, #24]
 8003322:	ed87 2a05 	vstr	s4, [r7, #20]
 8003326:	edc7 2a04 	vstr	s5, [r7, #16]
 800332a:	ed87 3a03 	vstr	s6, [r7, #12]
 800332e:	60b8      	str	r0, [r7, #8]
 8003330:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 8003332:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003336:	2240      	movs	r2, #64	@ 0x40
 8003338:	2100      	movs	r1, #0
 800333a:	4618      	mov	r0, r3
 800333c:	f00d fa26 	bl	801078c <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 8003340:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	609a      	str	r2, [r3, #8]
 800334c:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 800334e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003352:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003354:	edd7 7a06 	vldr	s15, [r7, #24]
 8003358:	eef1 6a67 	vneg.f32	s13, s15
 800335c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003360:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003364:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 8003368:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800336c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003370:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003374:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 8003378:	edd7 6a04 	vldr	s13, [r7, #16]
 800337c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003380:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003384:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 8003388:	edd7 7a05 	vldr	s15, [r7, #20]
 800338c:	eef1 6a67 	vneg.f32	s13, s15
 8003390:	ed97 7a08 	vldr	s14, [r7, #32]
 8003394:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003398:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 800339c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80033a0:	eef1 6a67 	vneg.f32	s13, s15
 80033a4:	ed97 7a08 	vldr	s14, [r7, #32]
 80033a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033ac:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 80033b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b4:	ed97 7a08 	vldr	s14, [r7, #32]
 80033b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033bc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 80033c0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80033c4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	ed97 0a03 	vldr	s0, [r7, #12]
 80033d0:	f7ff fd1c 	bl	8002e0c <discretize_system_with_arm>
}
 80033d4:	bf00      	nop
 80033d6:	3778      	adds	r7, #120	@ 0x78
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	4613      	mov	r3, r2
 80033e8:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4a0b      	ldr	r2, [pc, #44]	@ (800341c <PWM_init+0x40>)
 80033ee:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	88fa      	ldrh	r2, [r7, #6]
 80033fa:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8003402:	68b8      	ldr	r0, [r7, #8]
 8003404:	f008 fd6c 	bl	800bee0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8003408:	88fb      	ldrh	r3, [r7, #6]
 800340a:	4619      	mov	r1, r3
 800340c:	68b8      	ldr	r0, [r7, #8]
 800340e:	f008 feb3 	bl	800c178 <HAL_TIM_PWM_Start>
}
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	0a21fe80 	.word	0x0a21fe80

08003420 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8003420:	b5b0      	push	{r4, r5, r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	ed87 0a02 	vstr	s0, [r7, #8]
 800342c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003430:	edd7 7a02 	vldr	s15, [r7, #8]
 8003434:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343c:	d137      	bne.n	80034ae <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	889b      	ldrh	r3, [r3, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <PWM_write_duty+0x32>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2200      	movs	r2, #0
 800344e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003450:	e0e1      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	889b      	ldrh	r3, [r3, #4]
 8003456:	2b04      	cmp	r3, #4
 8003458:	d105      	bne.n	8003466 <PWM_write_duty+0x46>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	2300      	movs	r3, #0
 8003462:	6393      	str	r3, [r2, #56]	@ 0x38
 8003464:	e0d7      	b.n	8003616 <PWM_write_duty+0x1f6>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	889b      	ldrh	r3, [r3, #4]
 800346a:	2b08      	cmp	r3, #8
 800346c:	d105      	bne.n	800347a <PWM_write_duty+0x5a>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	2300      	movs	r3, #0
 8003476:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003478:	e0cd      	b.n	8003616 <PWM_write_duty+0x1f6>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	889b      	ldrh	r3, [r3, #4]
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d105      	bne.n	800348e <PWM_write_duty+0x6e>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	2300      	movs	r3, #0
 800348a:	6413      	str	r3, [r2, #64]	@ 0x40
 800348c:	e0c3      	b.n	8003616 <PWM_write_duty+0x1f6>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	889b      	ldrh	r3, [r3, #4]
 8003492:	2b10      	cmp	r3, #16
 8003494:	d105      	bne.n	80034a2 <PWM_write_duty+0x82>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	2300      	movs	r3, #0
 800349e:	6493      	str	r3, [r2, #72]	@ 0x48
 80034a0:	e0b9      	b.n	8003616 <PWM_write_duty+0x1f6>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	2300      	movs	r3, #0
 80034aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80034ac:	e0b3      	b.n	8003616 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	ee07 3a90 	vmov	s15, r3
 80034b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80034be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034c6:	ee17 2a90 	vmov	r2, s15
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80034d6:	33fe      	adds	r3, #254	@ 0xfe
 80034d8:	4a51      	ldr	r2, [pc, #324]	@ (8003620 <PWM_write_duty+0x200>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	0bdb      	lsrs	r3, r3, #15
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	ee07 3a90 	vmov	s15, r3
 80034f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	899b      	ldrh	r3, [r3, #12]
 80034fa:	3301      	adds	r3, #1
 80034fc:	ee07 3a90 	vmov	s15, r3
 8003500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003504:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003508:	ed97 7a02 	vldr	s14, [r7, #8]
 800350c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003510:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003514:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800351c:	ee17 3a90 	vmov	r3, s15
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	89db      	ldrh	r3, [r3, #14]
 800352a:	4618      	mov	r0, r3
 800352c:	f7fc ffc6 	bl	80004bc <__aeabi_i2d>
 8003530:	4604      	mov	r4, r0
 8003532:	460d      	mov	r5, r1
 8003534:	edd7 7a01 	vldr	s15, [r7, #4]
 8003538:	eef0 7ae7 	vabs.f32	s15, s15
 800353c:	ee17 0a90 	vmov	r0, s15
 8003540:	f7fc ffce 	bl	80004e0 <__aeabi_f2d>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4620      	mov	r0, r4
 800354a:	4629      	mov	r1, r5
 800354c:	f7fd f820 	bl	8000590 <__aeabi_dmul>
 8003550:	4602      	mov	r2, r0
 8003552:	460b      	mov	r3, r1
 8003554:	4610      	mov	r0, r2
 8003556:	4619      	mov	r1, r3
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	4b31      	ldr	r3, [pc, #196]	@ (8003624 <PWM_write_duty+0x204>)
 800355e:	f7fd f941 	bl	80007e4 <__aeabi_ddiv>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4610      	mov	r0, r2
 8003568:	4619      	mov	r1, r3
 800356a:	f7fd fad3 	bl	8000b14 <__aeabi_d2uiz>
 800356e:	4603      	mov	r3, r0
 8003570:	b29b      	uxth	r3, r3
 8003572:	461a      	mov	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	899a      	ldrh	r2, [r3, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	89da      	ldrh	r2, [r3, #14]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	89da      	ldrh	r2, [r3, #14]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	889b      	ldrh	r3, [r3, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <PWM_write_duty+0x190>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	6952      	ldr	r2, [r2, #20]
 80035ac:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80035ae:	e032      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	889b      	ldrh	r3, [r3, #4]
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d106      	bne.n	80035c6 <PWM_write_duty+0x1a6>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80035c4:	e027      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	889b      	ldrh	r3, [r3, #4]
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d106      	bne.n	80035dc <PWM_write_duty+0x1bc>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80035da:	e01c      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	889b      	ldrh	r3, [r3, #4]
 80035e0:	2b0c      	cmp	r3, #12
 80035e2:	d106      	bne.n	80035f2 <PWM_write_duty+0x1d2>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80035f0:	e011      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	889b      	ldrh	r3, [r3, #4]
 80035f6:	2b10      	cmp	r3, #16
 80035f8:	d106      	bne.n	8003608 <PWM_write_duty+0x1e8>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003606:	e006      	b.n	8003616 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003614:	e7ff      	b.n	8003616 <PWM_write_duty+0x1f6>
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bdb0      	pop	{r4, r5, r7, pc}
 800361e:	bf00      	nop
 8003620:	80008001 	.word	0x80008001
 8003624:	40590000 	.word	0x40590000

08003628 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003628:	b5b0      	push	{r4, r5, r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	ed87 0a02 	vstr	s0, [r7, #8]
 8003634:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003638:	edd7 7a02 	vldr	s15, [r7, #8]
 800363c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003644:	d137      	bne.n	80036b6 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	889b      	ldrh	r3, [r3, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d105      	bne.n	800365a <PWM_write_range+0x32>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2200      	movs	r2, #0
 8003656:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003658:	e0e1      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	889b      	ldrh	r3, [r3, #4]
 800365e:	2b04      	cmp	r3, #4
 8003660:	d105      	bne.n	800366e <PWM_write_range+0x46>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	2300      	movs	r3, #0
 800366a:	6393      	str	r3, [r2, #56]	@ 0x38
 800366c:	e0d7      	b.n	800381e <PWM_write_range+0x1f6>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	889b      	ldrh	r3, [r3, #4]
 8003672:	2b08      	cmp	r3, #8
 8003674:	d105      	bne.n	8003682 <PWM_write_range+0x5a>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	2300      	movs	r3, #0
 800367e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003680:	e0cd      	b.n	800381e <PWM_write_range+0x1f6>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	889b      	ldrh	r3, [r3, #4]
 8003686:	2b0c      	cmp	r3, #12
 8003688:	d105      	bne.n	8003696 <PWM_write_range+0x6e>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	2300      	movs	r3, #0
 8003692:	6413      	str	r3, [r2, #64]	@ 0x40
 8003694:	e0c3      	b.n	800381e <PWM_write_range+0x1f6>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	889b      	ldrh	r3, [r3, #4]
 800369a:	2b10      	cmp	r3, #16
 800369c:	d105      	bne.n	80036aa <PWM_write_range+0x82>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	2300      	movs	r3, #0
 80036a6:	6493      	str	r3, [r2, #72]	@ 0x48
 80036a8:	e0b9      	b.n	800381e <PWM_write_range+0x1f6>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	2300      	movs	r3, #0
 80036b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80036b4:	e0b3      	b.n	800381e <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036c2:	ed97 7a02 	vldr	s14, [r7, #8]
 80036c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ce:	ee17 2a90 	vmov	r2, s15
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80036de:	33fe      	adds	r3, #254	@ 0xfe
 80036e0:	4a53      	ldr	r2, [pc, #332]	@ (8003830 <PWM_write_range+0x208>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	0bdb      	lsrs	r3, r3, #15
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	ee07 3a90 	vmov	s15, r3
 80036fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	899b      	ldrh	r3, [r3, #12]
 8003702:	3301      	adds	r3, #1
 8003704:	ee07 3a90 	vmov	s15, r3
 8003708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800370c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003710:	ed97 7a02 	vldr	s14, [r7, #8]
 8003714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003718:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800371c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003724:	ee17 3a90 	vmov	r3, s15
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	89db      	ldrh	r3, [r3, #14]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fc fec2 	bl	80004bc <__aeabi_i2d>
 8003738:	4604      	mov	r4, r0
 800373a:	460d      	mov	r5, r1
 800373c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003740:	eef0 7ae7 	vabs.f32	s15, s15
 8003744:	ee17 0a90 	vmov	r0, s15
 8003748:	f7fc feca 	bl	80004e0 <__aeabi_f2d>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	4620      	mov	r0, r4
 8003752:	4629      	mov	r1, r5
 8003754:	f7fc ff1c 	bl	8000590 <__aeabi_dmul>
 8003758:	4602      	mov	r2, r0
 800375a:	460b      	mov	r3, r1
 800375c:	4610      	mov	r0, r2
 800375e:	4619      	mov	r1, r3
 8003760:	a331      	add	r3, pc, #196	@ (adr r3, 8003828 <PWM_write_range+0x200>)
 8003762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003766:	f7fd f83d 	bl	80007e4 <__aeabi_ddiv>
 800376a:	4602      	mov	r2, r0
 800376c:	460b      	mov	r3, r1
 800376e:	4610      	mov	r0, r2
 8003770:	4619      	mov	r1, r3
 8003772:	f7fd f9cf 	bl	8000b14 <__aeabi_d2uiz>
 8003776:	4603      	mov	r3, r0
 8003778:	b29b      	uxth	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	899a      	ldrh	r2, [r3, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	89da      	ldrh	r2, [r3, #14]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	89da      	ldrh	r2, [r3, #14]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	889b      	ldrh	r3, [r3, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d106      	bne.n	80037b8 <PWM_write_range+0x190>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	6952      	ldr	r2, [r2, #20]
 80037b4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80037b6:	e032      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	889b      	ldrh	r3, [r3, #4]
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d106      	bne.n	80037ce <PWM_write_range+0x1a6>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80037cc:	e027      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	889b      	ldrh	r3, [r3, #4]
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d106      	bne.n	80037e4 <PWM_write_range+0x1bc>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80037e2:	e01c      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	889b      	ldrh	r3, [r3, #4]
 80037e8:	2b0c      	cmp	r3, #12
 80037ea:	d106      	bne.n	80037fa <PWM_write_range+0x1d2>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80037f8:	e011      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	889b      	ldrh	r3, [r3, #4]
 80037fe:	2b10      	cmp	r3, #16
 8003800:	d106      	bne.n	8003810 <PWM_write_range+0x1e8>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800380e:	e006      	b.n	800381e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800381c:	e7ff      	b.n	800381e <PWM_write_range+0x1f6>
 800381e:	bf00      	nop
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bdb0      	pop	{r4, r5, r7, pc}
 8003826:	bf00      	nop
 8003828:	00000000 	.word	0x00000000
 800382c:	40efffe0 	.word	0x40efffe0
 8003830:	80008001 	.word	0x80008001

08003834 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6178      	str	r0, [r7, #20]
 800383c:	6139      	str	r1, [r7, #16]
 800383e:	60fa      	str	r2, [r7, #12]
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	ed87 0a01 	vstr	s0, [r7, #4]
 8003846:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	68ba      	ldr	r2, [r7, #8]
 800385a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2200      	movs	r2, #0
 8003872:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f04f 0200 	mov.w	r2, #0
 8003892:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 8003894:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	fb93 f2f2 	sdiv	r2, r3, r2
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	fb01 f202 	mul.w	r2, r1, r2
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2200      	movs	r2, #0
 80038b2:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	2200      	movs	r2, #0
 80038b8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f04f 0200 	mov.w	r2, #0
 80038c8:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8003902:	213c      	movs	r1, #60	@ 0x3c
 8003904:	6938      	ldr	r0, [r7, #16]
 8003906:	f008 fef3 	bl	800c6f0 <HAL_TIM_Encoder_Start>
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	0000      	movs	r0, r0
 8003914:	0000      	movs	r0, r0
	...

08003918 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003918:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800391c:	b084      	sub	sp, #16
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	0fda      	lsrs	r2, r3, #31
 8003940:	4413      	add	r3, r2
 8003942:	105b      	asrs	r3, r3, #1
 8003944:	461a      	mov	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4293      	cmp	r3, r2
 800394a:	dd05      	ble.n	8003958 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	60fb      	str	r3, [r7, #12]
 8003956:	e00e      	b.n	8003976 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	0fda      	lsrs	r2, r3, #31
 800395e:	4413      	add	r3, r2
 8003960:	105b      	asrs	r3, r3, #1
 8003962:	425b      	negs	r3, r3
 8003964:	461a      	mov	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	4293      	cmp	r3, r2
 800396a:	da04      	bge.n	8003976 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	4413      	add	r3, r2
 8003974:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	441a      	add	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	ee07 3a90 	vmov	s15, r3
 8003998:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039a8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80039b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fc fd8b 	bl	80004e0 <__aeabi_f2d>
 80039ca:	4604      	mov	r4, r0
 80039cc:	460d      	mov	r5, r1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d2:	ee07 3a90 	vmov	s15, r3
 80039d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	ee07 3a90 	vmov	s15, r3
 80039e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80039ee:	ee17 0a90 	vmov	r0, s15
 80039f2:	f7fc fd75 	bl	80004e0 <__aeabi_f2d>
 80039f6:	a33c      	add	r3, pc, #240	@ (adr r3, 8003ae8 <QEI_get_diff_count+0x1d0>)
 80039f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fc:	f7fc fdc8 	bl	8000590 <__aeabi_dmul>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4690      	mov	r8, r2
 8003a06:	4699      	mov	r9, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fc fd67 	bl	80004e0 <__aeabi_f2d>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4640      	mov	r0, r8
 8003a18:	4649      	mov	r1, r9
 8003a1a:	f7fc fdb9 	bl	8000590 <__aeabi_dmul>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4620      	mov	r0, r4
 8003a24:	4629      	mov	r1, r5
 8003a26:	f7fc fbfd 	bl	8000224 <__adddf3>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	4610      	mov	r0, r2
 8003a30:	4619      	mov	r1, r3
 8003a32:	f7fd f88f 	bl	8000b54 <__aeabi_d2f>
 8003a36:	4602      	mov	r2, r0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7fc fd4d 	bl	80004e0 <__aeabi_f2d>
 8003a46:	4604      	mov	r4, r0
 8003a48:	460d      	mov	r5, r1
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4e:	ee07 3a90 	vmov	s15, r3
 8003a52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a62:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a66:	ee16 0a90 	vmov	r0, s13
 8003a6a:	f7fc fd39 	bl	80004e0 <__aeabi_f2d>
 8003a6e:	a31e      	add	r3, pc, #120	@ (adr r3, 8003ae8 <QEI_get_diff_count+0x1d0>)
 8003a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a74:	f7fc fd8c 	bl	8000590 <__aeabi_dmul>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4690      	mov	r8, r2
 8003a7e:	4699      	mov	r9, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fc fd2b 	bl	80004e0 <__aeabi_f2d>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4640      	mov	r0, r8
 8003a90:	4649      	mov	r1, r9
 8003a92:	f7fc fd7d 	bl	8000590 <__aeabi_dmul>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	4690      	mov	r8, r2
 8003a9c:	4699      	mov	r9, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fc fd1c 	bl	80004e0 <__aeabi_f2d>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	4640      	mov	r0, r8
 8003aae:	4649      	mov	r1, r9
 8003ab0:	f7fc fd6e 	bl	8000590 <__aeabi_dmul>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4620      	mov	r0, r4
 8003aba:	4629      	mov	r1, r5
 8003abc:	f7fc fbb2 	bl	8000224 <__adddf3>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f7fd f844 	bl	8000b54 <__aeabi_d2f>
 8003acc:	4602      	mov	r2, r0
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	605a      	str	r2, [r3, #4]
}
 8003ada:	bf00      	nop
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003ae4:	f3af 8000 	nop.w
 8003ae8:	54442d18 	.word	0x54442d18
 8003aec:	400921fb 	.word	0x400921fb

08003af0 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8003af0:	b5b0      	push	{r4, r5, r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b00:	fb02 f303 	mul.w	r3, r2, r3
 8003b04:	ee07 3a90 	vmov	s15, r3
 8003b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fc fce2 	bl	80004e0 <__aeabi_f2d>
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	4b83      	ldr	r3, [pc, #524]	@ (8003d30 <QEI_compute_data+0x240>)
 8003b22:	f7fc fd35 	bl	8000590 <__aeabi_dmul>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4614      	mov	r4, r2
 8003b2c:	461d      	mov	r5, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b3a:	ee17 0a90 	vmov	r0, s15
 8003b3e:	f7fc fccf 	bl	80004e0 <__aeabi_f2d>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	4620      	mov	r0, r4
 8003b48:	4629      	mov	r1, r5
 8003b4a:	f7fc fe4b 	bl	80007e4 <__aeabi_ddiv>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	4614      	mov	r4, r2
 8003b54:	461d      	mov	r5, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fcc0 	bl	80004e0 <__aeabi_f2d>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4620      	mov	r0, r4
 8003b66:	4629      	mov	r1, r5
 8003b68:	f7fc fd12 	bl	8000590 <__aeabi_dmul>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4610      	mov	r0, r2
 8003b72:	4619      	mov	r1, r3
 8003b74:	f7fc ffee 	bl	8000b54 <__aeabi_d2f>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003b84:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003b88:	ee17 0a90 	vmov	r0, s15
 8003b8c:	f7fc fca8 	bl	80004e0 <__aeabi_f2d>
 8003b90:	a365      	add	r3, pc, #404	@ (adr r3, 8003d28 <QEI_compute_data+0x238>)
 8003b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b96:	f7fc fcfb 	bl	8000590 <__aeabi_dmul>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4614      	mov	r4, r2
 8003ba0:	461d      	mov	r5, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	ee07 3a90 	vmov	s15, r3
 8003baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bae:	ee17 0a90 	vmov	r0, s15
 8003bb2:	f7fc fc95 	bl	80004e0 <__aeabi_f2d>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4620      	mov	r0, r4
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	f7fc fe11 	bl	80007e4 <__aeabi_ddiv>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	4614      	mov	r4, r2
 8003bc8:	461d      	mov	r5, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fc fc86 	bl	80004e0 <__aeabi_f2d>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4620      	mov	r0, r4
 8003bda:	4629      	mov	r1, r5
 8003bdc:	f7fc fcd8 	bl	8000590 <__aeabi_dmul>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	4610      	mov	r0, r2
 8003be6:	4619      	mov	r1, r3
 8003be8:	f7fc ffb4 	bl	8000b54 <__aeabi_d2f>
 8003bec:	4602      	mov	r2, r0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fc fc72 	bl	80004e0 <__aeabi_f2d>
 8003bfc:	a34a      	add	r3, pc, #296	@ (adr r3, 8003d28 <QEI_compute_data+0x238>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	f7fc fcc5 	bl	8000590 <__aeabi_dmul>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4614      	mov	r4, r2
 8003c0c:	461d      	mov	r5, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fc fc64 	bl	80004e0 <__aeabi_f2d>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	4629      	mov	r1, r5
 8003c20:	f7fc fcb6 	bl	8000590 <__aeabi_dmul>
 8003c24:	4602      	mov	r2, r0
 8003c26:	460b      	mov	r3, r1
 8003c28:	4614      	mov	r4, r2
 8003c2a:	461d      	mov	r5, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	ee07 3a90 	vmov	s15, r3
 8003c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c38:	ee17 0a90 	vmov	r0, s15
 8003c3c:	f7fc fc50 	bl	80004e0 <__aeabi_f2d>
 8003c40:	4602      	mov	r2, r0
 8003c42:	460b      	mov	r3, r1
 8003c44:	4620      	mov	r0, r4
 8003c46:	4629      	mov	r1, r5
 8003c48:	f7fc fdcc 	bl	80007e4 <__aeabi_ddiv>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4614      	mov	r4, r2
 8003c52:	461d      	mov	r5, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fc fc41 	bl	80004e0 <__aeabi_f2d>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	4620      	mov	r0, r4
 8003c64:	4629      	mov	r1, r5
 8003c66:	f7fc fc93 	bl	8000590 <__aeabi_dmul>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4610      	mov	r0, r2
 8003c70:	4619      	mov	r1, r3
 8003c72:	f7fc ff6f 	bl	8000b54 <__aeabi_d2f>
 8003c76:	4602      	mov	r2, r0
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c9c:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 8003ca0:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ca4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cac:	d00a      	beq.n	8003cc4 <QEI_compute_data+0x1d4>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb2:	ee07 3a90 	vmov	s15, r3
 8003cb6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cba:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cc2:	e001      	b.n	8003cc8 <QEI_compute_data+0x1d8>
 8003cc4:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003d34 <QEI_compute_data+0x244>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	ed93 7a04 	vldr	s14, [r3, #16]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	edd3 7a05 	vldr	s15, [r3, #20]
 8003cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cde:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8003ce2:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ce6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cee:	d00a      	beq.n	8003d06 <QEI_compute_data+0x216>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf4:	ee07 3a90 	vmov	s15, r3
 8003cf8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d04:	e001      	b.n	8003d0a <QEI_compute_data+0x21a>
 8003d06:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003d34 <QEI_compute_data+0x244>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	615a      	str	r2, [r3, #20]
}
 8003d20:	bf00      	nop
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bdb0      	pop	{r4, r5, r7, pc}
 8003d28:	54442d18 	.word	0x54442d18
 8003d2c:	400921fb 	.word	0x400921fb
 8003d30:	404e0000 	.word	0x404e0000
 8003d34:	00000000 	.word	0x00000000

08003d38 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b08e      	sub	sp, #56	@ 0x38
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6178      	str	r0, [r7, #20]
 8003d40:	ed87 0a04 	vstr	s0, [r7, #16]
 8003d44:	edc7 0a03 	vstr	s1, [r7, #12]
 8003d48:	ed87 1a02 	vstr	s2, [r7, #8]
 8003d4c:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2200      	movs	r2, #0
 8003d54:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f04f 0200 	mov.w	r2, #0
 8003d74:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003d76:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d82:	eef0 7ae7 	vabs.f32	s15, s15
 8003d86:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8003d8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d96:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d9e:	d503      	bpl.n	8003da8 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	22ff      	movs	r2, #255	@ 0xff
 8003da4:	741a      	strb	r2, [r3, #16]
 8003da6:	e002      	b.n	8003dae <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2201      	movs	r2, #1
 8003dac:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8003dae:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003db2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dba:	d006      	beq.n	8003dca <Trapezoidal_Generator+0x92>
 8003dbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc8:	d104      	bne.n	8003dd4 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	60da      	str	r2, [r3, #12]
        return;
 8003dd2:	e06f      	b.n	8003eb4 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8003dd4:	edd7 6a02 	vldr	s13, [r7, #8]
 8003dd8:	ed97 7a01 	vldr	s14, [r7, #4]
 8003ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003de0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003de4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003de8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003dec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003df0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003df4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003df8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e00:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e06:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003e08:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003e0c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e14:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003e18:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e1c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e28:	db27      	blt.n	8003e7a <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 8003e2a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e2e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e36:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 8003e3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e46:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e4e:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003e50:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003e54:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003e62:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003e66:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003e6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	edc3 7a02 	vstr	s15, [r3, #8]
 8003e78:	e018      	b.n	8003eac <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8003e7a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003e7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e86:	eeb0 0a66 	vmov.f32	s0, s13
 8003e8a:	f00c fd99 	bl	80109c0 <sqrtf>
 8003e8e:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	6a3a      	ldr	r2, [r7, #32]
 8003e96:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	6a3a      	ldr	r2, [r7, #32]
 8003e9c:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8003e9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ea2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	60da      	str	r2, [r3, #12]
}
 8003eb4:	3738      	adds	r7, #56	@ 0x38
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
	...

08003ebc <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	b08d      	sub	sp, #52	@ 0x34
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6178      	str	r0, [r7, #20]
 8003ec4:	6139      	str	r1, [r7, #16]
 8003ec6:	ed87 0a03 	vstr	s0, [r7, #12]
 8003eca:	edc7 0a02 	vstr	s1, [r7, #8]
 8003ece:	ed87 1a01 	vstr	s2, [r7, #4]
 8003ed2:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	edd3 7a03 	vldr	s15, [r3, #12]
 8003edc:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8004160 <Trapezoidal_Evaluated+0x2a4>
 8003ee0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	ed93 7a03 	vldr	s14, [r3, #12]
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ef6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003efe:	f200 811b 	bhi.w	8004138 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	2200      	movs	r2, #0
 8003f06:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	7c1b      	ldrb	r3, [r3, #16]
 8003f0c:	b25b      	sxtb	r3, r3
 8003f0e:	ee07 3a90 	vmov	s15, r3
 8003f12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f16:	ed97 7a00 	vldr	s14, [r7]
 8003f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	ed93 7a00 	vldr	s14, [r3]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f2e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f36:	d109      	bne.n	8003f4c <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	edd3 7a00 	vldr	s15, [r3]
 8003f3e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f46:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8003f4a:	e00c      	b.n	8003f66 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	7c1b      	ldrb	r3, [r3, #16]
 8003f50:	b25b      	sxtb	r3, r3
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f5a:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f62:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	edd3 7a00 	vldr	s15, [r3]
 8003f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f7a:	d824      	bhi.n	8003fc6 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8003f7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003f80:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003f84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	ed93 7a03 	vldr	s14, [r3, #12]
 8003fb0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc2:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8003fc4:	e0c6      	b.n	8004154 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	ed93 7a03 	vldr	s14, [r3, #12]
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fda:	d830      	bhi.n	800403e <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003fdc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003fe0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003fe4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	edd3 7a00 	vldr	s15, [r3]
 8003fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	edd3 7a00 	vldr	s15, [r3]
 8003ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffc:	ed97 7a03 	vldr	s14, [r7, #12]
 8004000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004004:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	ed93 7a03 	vldr	s14, [r3, #12]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	edd3 7a00 	vldr	s15, [r3]
 8004014:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004018:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800401c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004020:	edd7 7a06 	vldr	s15, [r7, #24]
 8004024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004032:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	609a      	str	r2, [r3, #8]
}
 800403c:	e08a      	b.n	8004154 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	ed93 7a03 	vldr	s14, [r3, #12]
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	edd3 7a02 	vldr	s15, [r3, #8]
 800404a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800404e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004052:	d900      	bls.n	8004056 <Trapezoidal_Evaluated+0x19a>
}
 8004054:	e07e      	b.n	8004154 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8004056:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800405a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800405e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	edd3 7a00 	vldr	s15, [r3]
 8004068:	ee27 7a27 	vmul.f32	s14, s14, s15
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	edd3 7a00 	vldr	s15, [r3]
 8004072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004076:	ed97 7a03 	vldr	s14, [r7, #12]
 800407a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800407e:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	ed93 7a01 	vldr	s14, [r3, #4]
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	edd3 7a00 	vldr	s15, [r3]
 8004092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800409a:	dd11      	ble.n	80040c0 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	ed93 7a01 	vldr	s14, [r3, #4]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	edd3 7a00 	vldr	s15, [r3]
 80040a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040ac:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80040b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040b4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80040b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040bc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	ed93 7a03 	vldr	s14, [r3, #12]
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80040cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040d0:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 80040d4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80040d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80040dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80040e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040e8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80040ec:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80040f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80040f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80040f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80040fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8004100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 800410e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004112:	edd7 7a07 	vldr	s15, [r7, #28]
 8004116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800411a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800411e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8004128:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800412c:	eef1 7a67 	vneg.f32	s15, s15
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004136:	e00d      	b.n	8004154 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	2201      	movs	r2, #1
 800413c:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	68ba      	ldr	r2, [r7, #8]
 8004142:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	f04f 0200 	mov.w	r2, #0
 800414a:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	f04f 0200 	mov.w	r2, #0
 8004152:	609a      	str	r2, [r3, #8]
}
 8004154:	bf00      	nop
 8004156:	3734      	adds	r7, #52	@ 0x34
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	3a83126f 	.word	0x3a83126f

08004164 <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	ed87 0a01 	vstr	s0, [r7, #4]
 800416e:	4603      	mov	r3, r0
 8004170:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 8004172:	78fb      	ldrb	r3, [r7, #3]
 8004174:	2b1a      	cmp	r3, #26
 8004176:	d018      	beq.n	80041aa <temperature_to_base+0x46>
 8004178:	2b1a      	cmp	r3, #26
 800417a:	dc1d      	bgt.n	80041b8 <temperature_to_base+0x54>
 800417c:	2b18      	cmp	r3, #24
 800417e:	d002      	beq.n	8004186 <temperature_to_base+0x22>
 8004180:	2b19      	cmp	r3, #25
 8004182:	d003      	beq.n	800418c <temperature_to_base+0x28>
 8004184:	e018      	b.n	80041b8 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004186:	edd7 7a01 	vldr	s15, [r7, #4]
 800418a:	e017      	b.n	80041bc <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 800418c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004190:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80041cc <temperature_to_base+0x68>
 8004194:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004198:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800419c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80041a0:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 80041a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041a8:	e008      	b.n	80041bc <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 80041aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80041ae:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80041d0 <temperature_to_base+0x6c>
 80041b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041b6:	e001      	b.n	80041bc <temperature_to_base+0x58>
        default:
            return value;
 80041b8:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 80041bc:	eeb0 0a67 	vmov.f32	s0, s15
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	42000000 	.word	0x42000000
 80041d0:	43889333 	.word	0x43889333

080041d4 <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	ed87 0a01 	vstr	s0, [r7, #4]
 80041de:	4603      	mov	r3, r0
 80041e0:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	2b1a      	cmp	r3, #26
 80041e6:	d018      	beq.n	800421a <temperature_from_base+0x46>
 80041e8:	2b1a      	cmp	r3, #26
 80041ea:	dc1d      	bgt.n	8004228 <temperature_from_base+0x54>
 80041ec:	2b18      	cmp	r3, #24
 80041ee:	d002      	beq.n	80041f6 <temperature_from_base+0x22>
 80041f0:	2b19      	cmp	r3, #25
 80041f2:	d003      	beq.n	80041fc <temperature_from_base+0x28>
 80041f4:	e018      	b.n	8004228 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 80041f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80041fa:	e017      	b.n	800422c <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 80041fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004200:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8004204:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004208:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800420c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004210:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800423c <temperature_from_base+0x68>
 8004214:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004218:	e008      	b.n	800422c <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 800421a:	edd7 7a01 	vldr	s15, [r7, #4]
 800421e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004240 <temperature_from_base+0x6c>
 8004222:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004226:	e001      	b.n	800422c <temperature_from_base+0x58>
        default:
            return value;
 8004228:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 800422c:	eeb0 0a67 	vmov.f32	s0, s15
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	42000000 	.word	0x42000000
 8004240:	43889333 	.word	0x43889333

08004244 <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004258:	2300      	movs	r3, #0
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	e00a      	b.n	8004274 <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	3304      	adds	r3, #4
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	3301      	adds	r3, #1
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2b1a      	cmp	r3, #26
 8004278:	ddf1      	ble.n	800425e <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a11      	ldr	r2, [pc, #68]	@ (80042c4 <init_length_converter+0x80>)
 800427e:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a11      	ldr	r2, [pc, #68]	@ (80042c8 <init_length_converter+0x84>)
 8004284:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800428c:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a0e      	ldr	r2, [pc, #56]	@ (80042cc <init_length_converter+0x88>)
 8004292:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a0e      	ldr	r2, [pc, #56]	@ (80042d0 <init_length_converter+0x8c>)
 8004298:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a0d      	ldr	r2, [pc, #52]	@ (80042d4 <init_length_converter+0x90>)
 800429e:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a0d      	ldr	r2, [pc, #52]	@ (80042d8 <init_length_converter+0x94>)
 80042a4:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a0c      	ldr	r2, [pc, #48]	@ (80042dc <init_length_converter+0x98>)
 80042aa:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80042b8:	bf00      	nop
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	3a83126f 	.word	0x3a83126f
 80042c8:	3c23d70a 	.word	0x3c23d70a
 80042cc:	447a0000 	.word	0x447a0000
 80042d0:	3cd013a9 	.word	0x3cd013a9
 80042d4:	3e9c0ebf 	.word	0x3e9c0ebf
 80042d8:	3f6a161e 	.word	0x3f6a161e
 80042dc:	44c92b02 	.word	0x44c92b02

080042e0 <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	220a      	movs	r2, #10
 80042f2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80042f4:	2300      	movs	r3, #0
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	e00a      	b.n	8004310 <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	3304      	adds	r3, #4
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3301      	adds	r3, #1
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2b1a      	cmp	r3, #26
 8004314:	ddf1      	ble.n	80042fa <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a0e      	ldr	r2, [pc, #56]	@ (8004354 <init_mass_converter+0x74>)
 800431a:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a0e      	ldr	r2, [pc, #56]	@ (8004358 <init_mass_converter+0x78>)
 8004320:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004328:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a0b      	ldr	r2, [pc, #44]	@ (800435c <init_mass_converter+0x7c>)
 800432e:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a0b      	ldr	r2, [pc, #44]	@ (8004360 <init_mass_converter+0x80>)
 8004334:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a0a      	ldr	r2, [pc, #40]	@ (8004364 <init_mass_converter+0x84>)
 800433a:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	358637bd 	.word	0x358637bd
 8004358:	3a83126f 	.word	0x3a83126f
 800435c:	447a0000 	.word	0x447a0000
 8004360:	3ce83d36 	.word	0x3ce83d36
 8004364:	3ee83d36 	.word	0x3ee83d36

08004368 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	220f      	movs	r2, #15
 800437a:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e00a      	b.n	8004398 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	3304      	adds	r3, #4
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	3301      	adds	r3, #1
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2b1a      	cmp	r3, #26
 800439c:	ddf1      	ble.n	8004382 <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a0a      	ldr	r2, [pc, #40]	@ (80043cc <init_angle_converter+0x64>)
 80043a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80043aa:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a08      	ldr	r2, [pc, #32]	@ (80043d0 <init_angle_converter+0x68>)
 80043b0:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80043be:	bf00      	nop
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	3c8efa35 	.word	0x3c8efa35
 80043d0:	3c80adfd 	.word	0x3c80adfd

080043d4 <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2203      	movs	r2, #3
 80043e0:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2214      	movs	r2, #20
 80043e6:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	e00a      	b.n	8004404 <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	3304      	adds	r3, #4
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	3301      	adds	r3, #1
 8004402:	60fb      	str	r3, [r7, #12]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b1a      	cmp	r3, #26
 8004408:	ddf1      	ble.n	80043ee <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a10      	ldr	r2, [pc, #64]	@ (8004450 <init_time_converter+0x7c>)
 800440e:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a10      	ldr	r2, [pc, #64]	@ (8004454 <init_time_converter+0x80>)
 8004414:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a0f      	ldr	r2, [pc, #60]	@ (8004458 <init_time_converter+0x84>)
 800441a:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004422:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <init_time_converter+0x88>)
 8004428:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a0c      	ldr	r2, [pc, #48]	@ (8004460 <init_time_converter+0x8c>)
 800442e:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a0c      	ldr	r2, [pc, #48]	@ (8004464 <init_time_converter+0x90>)
 8004434:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004442:	bf00      	nop
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	3089705f 	.word	0x3089705f
 8004454:	358637bd 	.word	0x358637bd
 8004458:	3a83126f 	.word	0x3a83126f
 800445c:	42700000 	.word	0x42700000
 8004460:	45610000 	.word	0x45610000
 8004464:	47a8c000 	.word	0x47a8c000

08004468 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2204      	movs	r2, #4
 8004474:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2218      	movs	r2, #24
 800447a:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	e00a      	b.n	8004498 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	3304      	adds	r3, #4
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	3301      	adds	r3, #1
 8004496:	60fb      	str	r3, [r7, #12]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b1a      	cmp	r3, #26
 800449c:	ddf1      	ble.n	8004482 <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a05      	ldr	r2, [pc, #20]	@ (80044b8 <init_temperature_converter+0x50>)
 80044a2:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a05      	ldr	r2, [pc, #20]	@ (80044bc <init_temperature_converter+0x54>)
 80044a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	08004165 	.word	0x08004165
 80044bc:	080041d5 	.word	0x080041d5

080044c0 <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff feba 	bl	8004244 <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3378      	adds	r3, #120	@ 0x78
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7ff ff03 	bl	80042e0 <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	33f0      	adds	r3, #240	@ 0xf0
 80044de:	4618      	mov	r0, r3
 80044e0:	f7ff ff42 	bl	8004368 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff ff72 	bl	80043d4 <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff ffb6 	bl	8004468 <init_temperature_converter>
}
 80044fc:	bf00      	nop
 80044fe:	3708      	adds	r7, #8
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	4603      	mov	r3, r0
 800450c:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	2b1a      	cmp	r3, #26
 8004512:	d803      	bhi.n	800451c <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 8004514:	79fb      	ldrb	r3, [r7, #7]
 8004516:	4a05      	ldr	r2, [pc, #20]	@ (800452c <UnitConverter_get_unit_type+0x28>)
 8004518:	5cd3      	ldrb	r3, [r2, r3]
 800451a:	e000      	b.n	800451e <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	20000114 	.word	0x20000114

08004530 <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b088      	sub	sp, #32
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	ed87 0a02 	vstr	s0, [r7, #8]
 800453c:	460b      	mov	r3, r1
 800453e:	71fb      	strb	r3, [r7, #7]
 8004540:	4613      	mov	r3, r2
 8004542:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 8004544:	79fb      	ldrb	r3, [r7, #7]
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff ffdc 	bl	8004504 <UnitConverter_get_unit_type>
 800454c:	4603      	mov	r3, r0
 800454e:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 8004550:	79bb      	ldrb	r3, [r7, #6]
 8004552:	4618      	mov	r0, r3
 8004554:	f7ff ffd6 	bl	8004504 <UnitConverter_get_unit_type>
 8004558:	4603      	mov	r3, r0
 800455a:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 800455c:	7efa      	ldrb	r2, [r7, #27]
 800455e:	7ebb      	ldrb	r3, [r7, #26]
 8004560:	429a      	cmp	r2, r3
 8004562:	d002      	beq.n	800456a <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 8004564:	edd7 7a02 	vldr	s15, [r7, #8]
 8004568:	e03b      	b.n	80045e2 <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 800456a:	7efa      	ldrb	r2, [r7, #27]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4413      	add	r3, r2
 8004578:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	2b00      	cmp	r3, #0
 8004580:	d009      	beq.n	8004596 <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004586:	79fa      	ldrb	r2, [r7, #7]
 8004588:	4610      	mov	r0, r2
 800458a:	ed97 0a02 	vldr	s0, [r7, #8]
 800458e:	4798      	blx	r3
 8004590:	ed87 0a07 	vstr	s0, [r7, #28]
 8004594:	e00c      	b.n	80045b0 <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4413      	add	r3, r2
 800459e:	3304      	adds	r3, #4
 80045a0:	edd3 7a00 	vldr	s15, [r3]
 80045a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80045a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ac:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045bc:	79ba      	ldrb	r2, [r7, #6]
 80045be:	4610      	mov	r0, r2
 80045c0:	ed97 0a07 	vldr	s0, [r7, #28]
 80045c4:	4798      	blx	r3
 80045c6:	eef0 7a40 	vmov.f32	s15, s0
 80045ca:	e00a      	b.n	80045e2 <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 80045cc:	79bb      	ldrb	r3, [r7, #6]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	3304      	adds	r3, #4
 80045d6:	ed93 7a00 	vldr	s14, [r3]
 80045da:	edd7 6a07 	vldr	s13, [r7, #28]
 80045de:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 80045e2:	eeb0 0a67 	vmov.f32	s0, s15
 80045e6:	3720      	adds	r7, #32
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80045f8:	460b      	mov	r3, r1
 80045fa:	71fb      	strb	r3, [r7, #7]
 80045fc:	4613      	mov	r3, r2
 80045fe:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004600:	79fb      	ldrb	r3, [r7, #7]
 8004602:	4618      	mov	r0, r3
 8004604:	f7ff ff7e 	bl	8004504 <UnitConverter_get_unit_type>
 8004608:	4603      	mov	r3, r0
 800460a:	2b02      	cmp	r3, #2
 800460c:	d111      	bne.n	8004632 <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 800460e:	79bb      	ldrb	r3, [r7, #6]
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff ff77 	bl	8004504 <UnitConverter_get_unit_type>
 8004616:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004618:	2b02      	cmp	r3, #2
 800461a:	d10a      	bne.n	8004632 <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 800461c:	79ba      	ldrb	r2, [r7, #6]
 800461e:	79fb      	ldrb	r3, [r7, #7]
 8004620:	4619      	mov	r1, r3
 8004622:	ed97 0a02 	vldr	s0, [r7, #8]
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f7ff ff82 	bl	8004530 <UnitConverter_convert>
 800462c:	eef0 7a40 	vmov.f32	s15, s0
 8004630:	e001      	b.n	8004636 <UnitConverter_angle+0x4a>
    }
    return value;
 8004632:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004636:	eeb0 0a67 	vmov.f32	s0, s15
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08c      	sub	sp, #48	@ 0x30
 8004644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	605a      	str	r2, [r3, #4]
 8004650:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004652:	1d3b      	adds	r3, r7, #4
 8004654:	2220      	movs	r2, #32
 8004656:	2100      	movs	r1, #0
 8004658:	4618      	mov	r0, r3
 800465a:	f00c f897 	bl	801078c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800465e:	4b39      	ldr	r3, [pc, #228]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004660:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004664:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004666:	4b37      	ldr	r3, [pc, #220]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004668:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800466c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800466e:	4b35      	ldr	r3, [pc, #212]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004670:	2200      	movs	r2, #0
 8004672:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004674:	4b33      	ldr	r3, [pc, #204]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004676:	2200      	movs	r2, #0
 8004678:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800467a:	4b32      	ldr	r3, [pc, #200]	@ (8004744 <MX_ADC1_Init+0x104>)
 800467c:	2200      	movs	r2, #0
 800467e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004680:	4b30      	ldr	r3, [pc, #192]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004682:	2201      	movs	r2, #1
 8004684:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004686:	4b2f      	ldr	r3, [pc, #188]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004688:	2204      	movs	r2, #4
 800468a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800468c:	4b2d      	ldr	r3, [pc, #180]	@ (8004744 <MX_ADC1_Init+0x104>)
 800468e:	2200      	movs	r2, #0
 8004690:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004692:	4b2c      	ldr	r3, [pc, #176]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004694:	2201      	movs	r2, #1
 8004696:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004698:	4b2a      	ldr	r3, [pc, #168]	@ (8004744 <MX_ADC1_Init+0x104>)
 800469a:	2202      	movs	r2, #2
 800469c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800469e:	4b29      	ldr	r3, [pc, #164]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046a6:	4b27      	ldr	r3, [pc, #156]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046ac:	4b25      	ldr	r3, [pc, #148]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80046b2:	4b24      	ldr	r3, [pc, #144]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80046ba:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046bc:	2200      	movs	r2, #0
 80046be:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80046c0:	4b20      	ldr	r3, [pc, #128]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80046c8:	481e      	ldr	r0, [pc, #120]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046ca:	f004 fb35 	bl	8008d38 <HAL_ADC_Init>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80046d4:	f002 fb6e 	bl	8006db4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80046d8:	2300      	movs	r3, #0
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80046dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046e0:	4619      	mov	r1, r3
 80046e2:	4818      	ldr	r0, [pc, #96]	@ (8004744 <MX_ADC1_Init+0x104>)
 80046e4:	f005 fc54 	bl	8009f90 <HAL_ADCEx_MultiModeConfigChannel>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80046ee:	f002 fb61 	bl	8006db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80046f2:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <MX_ADC1_Init+0x108>)
 80046f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80046f6:	2306      	movs	r3, #6
 80046f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80046fa:	2307      	movs	r3, #7
 80046fc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80046fe:	237f      	movs	r3, #127	@ 0x7f
 8004700:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004702:	2304      	movs	r3, #4
 8004704:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800470a:	1d3b      	adds	r3, r7, #4
 800470c:	4619      	mov	r1, r3
 800470e:	480d      	ldr	r0, [pc, #52]	@ (8004744 <MX_ADC1_Init+0x104>)
 8004710:	f004 fdc0 	bl	8009294 <HAL_ADC_ConfigChannel>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800471a:	f002 fb4b 	bl	8006db4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800471e:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <MX_ADC1_Init+0x10c>)
 8004720:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004722:	230c      	movs	r3, #12
 8004724:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004726:	1d3b      	adds	r3, r7, #4
 8004728:	4619      	mov	r1, r3
 800472a:	4806      	ldr	r0, [pc, #24]	@ (8004744 <MX_ADC1_Init+0x104>)
 800472c:	f004 fdb2 	bl	8009294 <HAL_ADC_ConfigChannel>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d001      	beq.n	800473a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8004736:	f002 fb3d 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800473a:	bf00      	nop
 800473c:	3730      	adds	r7, #48	@ 0x30
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	200001ac 	.word	0x200001ac
 8004748:	19200040 	.word	0x19200040
 800474c:	1d500080 	.word	0x1d500080

08004750 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b09e      	sub	sp, #120	@ 0x78
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004758:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	605a      	str	r2, [r3, #4]
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	60da      	str	r2, [r3, #12]
 8004766:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004768:	f107 0310 	add.w	r3, r7, #16
 800476c:	2254      	movs	r2, #84	@ 0x54
 800476e:	2100      	movs	r1, #0
 8004770:	4618      	mov	r0, r3
 8004772:	f00c f80b 	bl	801078c <memset>
  if(adcHandle->Instance==ADC1)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800477e:	d15e      	bne.n	800483e <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004780:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004784:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004786:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800478a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800478c:	f107 0310 	add.w	r3, r7, #16
 8004790:	4618      	mov	r0, r3
 8004792:	f007 f8f3 	bl	800b97c <HAL_RCCEx_PeriphCLKConfig>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800479c:	f002 fb0a 	bl	8006db4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80047a0:	4b29      	ldr	r3, [pc, #164]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a4:	4a28      	ldr	r2, [pc, #160]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047ac:	4b26      	ldr	r3, [pc, #152]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047b8:	4b23      	ldr	r3, [pc, #140]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047bc:	4a22      	ldr	r2, [pc, #136]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047be:	f043 0304 	orr.w	r3, r3, #4
 80047c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047c4:	4b20      	ldr	r3, [pc, #128]	@ (8004848 <HAL_ADC_MspInit+0xf8>)
 80047c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	60bb      	str	r3, [r7, #8]
 80047ce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80047d0:	2303      	movs	r3, #3
 80047d2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047d4:	2303      	movs	r3, #3
 80047d6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d8:	2300      	movs	r3, #0
 80047da:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80047e0:	4619      	mov	r1, r3
 80047e2:	481a      	ldr	r0, [pc, #104]	@ (800484c <HAL_ADC_MspInit+0xfc>)
 80047e4:	f006 f91e 	bl	800aa24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80047e8:	4b19      	ldr	r3, [pc, #100]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 80047ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004854 <HAL_ADC_MspInit+0x104>)
 80047ec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80047ee:	4b18      	ldr	r3, [pc, #96]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 80047f0:	2205      	movs	r2, #5
 80047f2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047f4:	4b16      	ldr	r3, [pc, #88]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80047fa:	4b15      	ldr	r3, [pc, #84]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004800:	4b13      	ldr	r3, [pc, #76]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004802:	2280      	movs	r2, #128	@ 0x80
 8004804:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004806:	4b12      	ldr	r3, [pc, #72]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004808:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800480c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800480e:	4b10      	ldr	r3, [pc, #64]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004814:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004816:	4b0e      	ldr	r3, [pc, #56]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004818:	2220      	movs	r2, #32
 800481a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800481c:	4b0c      	ldr	r3, [pc, #48]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 800481e:	2200      	movs	r2, #0
 8004820:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004822:	480b      	ldr	r0, [pc, #44]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004824:	f005 fdcc 	bl	800a3c0 <HAL_DMA_Init>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 800482e:	f002 fac1 	bl	8006db4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a06      	ldr	r2, [pc, #24]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 8004836:	655a      	str	r2, [r3, #84]	@ 0x54
 8004838:	4a05      	ldr	r2, [pc, #20]	@ (8004850 <HAL_ADC_MspInit+0x100>)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800483e:	bf00      	nop
 8004840:	3778      	adds	r7, #120	@ 0x78
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40021000 	.word	0x40021000
 800484c:	48000800 	.word	0x48000800
 8004850:	20000218 	.word	0x20000218
 8004854:	40020008 	.word	0x40020008

08004858 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800485e:	4b22      	ldr	r3, [pc, #136]	@ (80048e8 <MX_DMA_Init+0x90>)
 8004860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004862:	4a21      	ldr	r2, [pc, #132]	@ (80048e8 <MX_DMA_Init+0x90>)
 8004864:	f043 0304 	orr.w	r3, r3, #4
 8004868:	6493      	str	r3, [r2, #72]	@ 0x48
 800486a:	4b1f      	ldr	r3, [pc, #124]	@ (80048e8 <MX_DMA_Init+0x90>)
 800486c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	607b      	str	r3, [r7, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004876:	4b1c      	ldr	r3, [pc, #112]	@ (80048e8 <MX_DMA_Init+0x90>)
 8004878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800487a:	4a1b      	ldr	r2, [pc, #108]	@ (80048e8 <MX_DMA_Init+0x90>)
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	6493      	str	r3, [r2, #72]	@ 0x48
 8004882:	4b19      	ldr	r3, [pc, #100]	@ (80048e8 <MX_DMA_Init+0x90>)
 8004884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	603b      	str	r3, [r7, #0]
 800488c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800488e:	2200      	movs	r2, #0
 8004890:	2100      	movs	r1, #0
 8004892:	200b      	movs	r0, #11
 8004894:	f005 fd5f 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004898:	200b      	movs	r0, #11
 800489a:	f005 fd76 	bl	800a38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800489e:	2200      	movs	r2, #0
 80048a0:	2100      	movs	r1, #0
 80048a2:	200c      	movs	r0, #12
 80048a4:	f005 fd57 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80048a8:	200c      	movs	r0, #12
 80048aa:	f005 fd6e 	bl	800a38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80048ae:	2200      	movs	r2, #0
 80048b0:	2100      	movs	r1, #0
 80048b2:	200d      	movs	r0, #13
 80048b4:	f005 fd4f 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80048b8:	200d      	movs	r0, #13
 80048ba:	f005 fd66 	bl	800a38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80048be:	2200      	movs	r2, #0
 80048c0:	2100      	movs	r1, #0
 80048c2:	200e      	movs	r0, #14
 80048c4:	f005 fd47 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80048c8:	200e      	movs	r0, #14
 80048ca:	f005 fd5e 	bl	800a38a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80048ce:	2200      	movs	r2, #0
 80048d0:	2100      	movs	r1, #0
 80048d2:	200f      	movs	r0, #15
 80048d4:	f005 fd3f 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80048d8:	200f      	movs	r0, #15
 80048da:	f005 fd56 	bl	800a38a <HAL_NVIC_EnableIRQ>

}
 80048de:	bf00      	nop
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	40021000 	.word	0x40021000

080048ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08a      	sub	sp, #40	@ 0x28
 80048f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f2:	f107 0314 	add.w	r3, r7, #20
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	605a      	str	r2, [r3, #4]
 80048fc:	609a      	str	r2, [r3, #8]
 80048fe:	60da      	str	r2, [r3, #12]
 8004900:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004902:	4b67      	ldr	r3, [pc, #412]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004906:	4a66      	ldr	r2, [pc, #408]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004908:	f043 0304 	orr.w	r3, r3, #4
 800490c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800490e:	4b64      	ldr	r3, [pc, #400]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800491a:	4b61      	ldr	r3, [pc, #388]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 800491c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491e:	4a60      	ldr	r2, [pc, #384]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004920:	f043 0320 	orr.w	r3, r3, #32
 8004924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004926:	4b5e      	ldr	r3, [pc, #376]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492a:	f003 0320 	and.w	r3, r3, #32
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004932:	4b5b      	ldr	r3, [pc, #364]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004936:	4a5a      	ldr	r2, [pc, #360]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004938:	f043 0301 	orr.w	r3, r3, #1
 800493c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800493e:	4b58      	ldr	r3, [pc, #352]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	60bb      	str	r3, [r7, #8]
 8004948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800494a:	4b55      	ldr	r3, [pc, #340]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 800494c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494e:	4a54      	ldr	r2, [pc, #336]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004950:	f043 0302 	orr.w	r3, r3, #2
 8004954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004956:	4b52      	ldr	r3, [pc, #328]	@ (8004aa0 <MX_GPIO_Init+0x1b4>)
 8004958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	607b      	str	r3, [r7, #4]
 8004960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 8004962:	2200      	movs	r2, #0
 8004964:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004968:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800496c:	f006 f9f4 	bl	800ad58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8004970:	2200      	movs	r2, #0
 8004972:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004976:	484b      	ldr	r0, [pc, #300]	@ (8004aa4 <MX_GPIO_Init+0x1b8>)
 8004978:	f006 f9ee 	bl	800ad58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800497c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004982:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004988:	2300      	movs	r3, #0
 800498a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800498c:	f107 0314 	add.w	r3, r7, #20
 8004990:	4619      	mov	r1, r3
 8004992:	4844      	ldr	r0, [pc, #272]	@ (8004aa4 <MX_GPIO_Init+0x1b8>)
 8004994:	f006 f846 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8004998:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 800499c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800499e:	2301      	movs	r3, #1
 80049a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a6:	2300      	movs	r3, #0
 80049a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049aa:	f107 0314 	add.w	r3, r7, #20
 80049ae:	4619      	mov	r1, r3
 80049b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049b4:	f006 f836 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_PHOTO_Pin LOWER_PHOTO_Pin EMER_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin|LOWER_PHOTO_Pin|EMER_Pin;
 80049b8:	f241 0311 	movw	r3, #4113	@ 0x1011
 80049bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80049be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80049c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c8:	f107 0314 	add.w	r3, r7, #20
 80049cc:	4619      	mov	r1, r3
 80049ce:	4836      	ldr	r0, [pc, #216]	@ (8004aa8 <MX_GPIO_Init+0x1bc>)
 80049d0:	f006 f828 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 80049d4:	2306      	movs	r3, #6
 80049d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049d8:	2300      	movs	r3, #0
 80049da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049dc:	2302      	movs	r3, #2
 80049de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049e0:	f107 0314 	add.w	r3, r7, #20
 80049e4:	4619      	mov	r1, r3
 80049e6:	4830      	ldr	r0, [pc, #192]	@ (8004aa8 <MX_GPIO_Init+0x1bc>)
 80049e8:	f006 f81c 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80049ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049f2:	2301      	movs	r3, #1
 80049f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049fa:	2300      	movs	r3, #0
 80049fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049fe:	f107 0314 	add.w	r3, r7, #20
 8004a02:	4619      	mov	r1, r3
 8004a04:	4827      	ldr	r0, [pc, #156]	@ (8004aa4 <MX_GPIO_Init+0x1b8>)
 8004a06:	f006 f80d 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin J2_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin|J2_Pin;
 8004a0a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4821      	ldr	r0, [pc, #132]	@ (8004aa4 <MX_GPIO_Init+0x1b8>)
 8004a20:	f006 f800 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PROX_Pin */
  GPIO_InitStruct.Pin = PROX_Pin;
 8004a24:	2340      	movs	r3, #64	@ 0x40
 8004a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PROX_GPIO_Port, &GPIO_InitStruct);
 8004a32:	f107 0314 	add.w	r3, r7, #20
 8004a36:	4619      	mov	r1, r3
 8004a38:	481b      	ldr	r0, [pc, #108]	@ (8004aa8 <MX_GPIO_Init+0x1bc>)
 8004a3a:	f005 fff3 	bl	800aa24 <HAL_GPIO_Init>

  /*Configure GPIO pin : J1_Pin */
  GPIO_InitStruct.Pin = J1_Pin;
 8004a3e:	2380      	movs	r3, #128	@ 0x80
 8004a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a42:	2300      	movs	r3, #0
 8004a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J1_GPIO_Port, &GPIO_InitStruct);
 8004a4a:	f107 0314 	add.w	r3, r7, #20
 8004a4e:	4619      	mov	r1, r3
 8004a50:	4815      	ldr	r0, [pc, #84]	@ (8004aa8 <MX_GPIO_Init+0x1bc>)
 8004a52:	f005 ffe7 	bl	800aa24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004a56:	2200      	movs	r2, #0
 8004a58:	2100      	movs	r1, #0
 8004a5a:	2006      	movs	r0, #6
 8004a5c:	f005 fc7b 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004a60:	2006      	movs	r0, #6
 8004a62:	f005 fc92 	bl	800a38a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004a66:	2200      	movs	r2, #0
 8004a68:	2100      	movs	r1, #0
 8004a6a:	200a      	movs	r0, #10
 8004a6c:	f005 fc73 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004a70:	200a      	movs	r0, #10
 8004a72:	f005 fc8a 	bl	800a38a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004a76:	2200      	movs	r2, #0
 8004a78:	2100      	movs	r1, #0
 8004a7a:	2017      	movs	r0, #23
 8004a7c:	f005 fc6b 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004a80:	2017      	movs	r0, #23
 8004a82:	f005 fc82 	bl	800a38a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004a86:	2200      	movs	r2, #0
 8004a88:	2100      	movs	r1, #0
 8004a8a:	2028      	movs	r0, #40	@ 0x28
 8004a8c:	f005 fc63 	bl	800a356 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004a90:	2028      	movs	r0, #40	@ 0x28
 8004a92:	f005 fc7a 	bl	800a38a <HAL_NVIC_EnableIRQ>

}
 8004a96:	bf00      	nop
 8004a98:	3728      	adds	r7, #40	@ 0x28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	48000800 	.word	0x48000800
 8004aa8:	48000400 	.word	0x48000400

08004aac <SteadyStateKalmanFilter>:
//arm_matrix_instance_f32 R_matrix;
//arm_matrix_instance_f32 Z_matrix;
//arm_matrix_instance_f32 Velocity_matrix;


float SteadyStateKalmanFilter(KalmanFilter* filter, float32_t Vin,float32_t Velocity){
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b096      	sub	sp, #88	@ 0x58
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ab8:	edc7 0a01 	vstr	s1, [r7, #4]
	  arm_mat_init_f32(&filter->Velocity_matrix, 1, 1,(float32_t*) &Velocity);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 8004ac2:	1d3b      	adds	r3, r7, #4
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	f00b f8ef 	bl	800fcaa <arm_mat_init_f32>
	  arm_mat_trans_f32(&filter->A_matrix, &filter->A_transpose_matrix);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f503 722d 	add.w	r2, r3, #692	@ 0x2b4
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 8004ad8:	4619      	mov	r1, r3
 8004ada:	4610      	mov	r0, r2
 8004adc:	f00b fd5f 	bl	801059e <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->C_matrix, &filter->C_transpose_matrix);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f503 7235 	add.w	r2, r3, #724	@ 0x2d4
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 8004aec:	4619      	mov	r1, r3
 8004aee:	4610      	mov	r0, r2
 8004af0:	f00b fd55 	bl	801059e <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->G_matrix, &filter->G_transpose_matrix);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f503 7239 	add.w	r2, r3, #740	@ 0x2e4
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8004b00:	4619      	mov	r1, r3
 8004b02:	4610      	mov	r0, r2
 8004b04:	f00b fd4b 	bl	801059e <arm_mat_trans_f32>
	  // Compute Xk = Ax + Bu
	  arm_mat_scale_f32(&filter->B_matrix, Vin, &filter->Bu_matrix); 		   				// Bu
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f503 7233 	add.w	r2, r3, #716	@ 0x2cc
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 8004b14:	4619      	mov	r1, r3
 8004b16:	ed97 0a02 	vldr	s0, [r7, #8]
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	f00b fcce 	bl	80104bc <arm_mat_scale_f32>
	  arm_mat_mult_f32(&filter->A_matrix, &filter->X_k_matrix, &filter->Ax_matrix);  		   		// Ax
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8004b32:	461a      	mov	r2, r3
 8004b34:	f00b fc48 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->Ax_matrix, &filter->Bu_matrix, &filter->X_k_matrix); 		   		// Xk = Ax + Bu
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f503 7143 	add.w	r1, r3, #780	@ 0x30c
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f00b f872 	bl	800fc34 <arm_mat_add_f32>

	  // Compute (A * P_pk * A^T + G * Q * G^T)
	  arm_mat_mult_f32(&filter->A_matrix, &filter->P_k_matrix, &filter->P_k_matrix);  		   		// Pk = A * P_pk
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8004b62:	461a      	mov	r2, r3
 8004b64:	f00b fc30 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->A_transpose_matrix, &filter->P_k_matrix); 		// Pk = A * P_pk * A^T
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f503 712f 	add.w	r1, r3, #700	@ 0x2bc
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f00b fc24 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->G_matrix, &filter->G_transpose_matrix, &filter->GGT_matrix);        // G * G^T
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f503 713b 	add.w	r1, r3, #748	@ 0x2ec
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f503 733f 	add.w	r3, r3, #764	@ 0x2fc
 8004b92:	461a      	mov	r2, r3
 8004b94:	f00b fc18 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_scale_f32(&filter->GGT_matrix, filter->Q, &filter->GQGT_matrix); 				   	   	// G * Q
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f503 723f 	add.w	r2, r3, #764	@ 0x2fc
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8004baa:	4619      	mov	r1, r3
 8004bac:	eeb0 0a67 	vmov.f32	s0, s15
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	f00b fc83 	bl	80104bc <arm_mat_scale_f32>
	  arm_mat_add_f32(&filter->P_k_matrix, &filter->GQGT_matrix, &filter->P_k_matrix); 	       		// A * P_pk * A^T + G * Q * G^T
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f503 7141 	add.w	r1, r3, #772	@ 0x304
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8004bc8:	461a      	mov	r2, r3
 8004bca:	f00b f833 	bl	800fc34 <arm_mat_add_f32>

	  // Compute (C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->C_matrix, &filter->P_k_matrix, &filter->CP_matrix);			     // C * Pk
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 8004be0:	461a      	mov	r2, r3
 8004be2:	f00b fbf1 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->CP_matrix, &filter->C_transpose_matrix, &filter->CPCT_matrix);   // C * Pk * C^T
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f00b fbe5 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->CPCT_matrix, &filter->R_matrix, &filter->CPCTR_matrix);			 // C * P_k * C^T + R
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f503 7159 	add.w	r1, r3, #868	@ 0x364
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8004c10:	461a      	mov	r2, r3
 8004c12:	f00b f80f 	bl	800fc34 <arm_mat_add_f32>

	  // Compute inverse of (C * P_k * C^T + R)
	  arm_mat_inverse_f32(&filter->CPCTR_matrix, &filter->CPCTRinv_matrix);					 // inverse of (C * P_k * C^T + R)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8004c22:	4619      	mov	r1, r3
 8004c24:	4610      	mov	r0, r2
 8004c26:	f00b f858 	bl	800fcda <arm_mat_inverse_f32>

	  // Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->C_transpose_matrix, &filter->PCT_matrix); 		 // P_k * C^T
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	f00b fbc3 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->PCT_matrix, &filter->CPCTRinv_matrix, &filter->K_matrix);  			 // P_k * C^T * inv(C * P_k * C^T + R)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f503 7151 	add.w	r1, r3, #836	@ 0x344
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8004c54:	461a      	mov	r2, r3
 8004c56:	f00b fbb7 	bl	80103c8 <arm_mat_mult_f32>

	  // Computation of the estimated state
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Cx_matrix);				 // C * X_k
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	f00b fbab 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->Velocity_matrix,  &filter->Cx_matrix, &filter->yCx_matrix);			  // y - ( C * X_k )
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f503 7153 	add.w	r1, r3, #844	@ 0x34c
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8004c84:	461a      	mov	r2, r3
 8004c86:	f00b fc4f 	bl	8010528 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&filter->K_matrix, &filter->yCx_matrix, &filter->KyCx_matrix);		     // K( y - ( C * X_k ) )
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f503 7155 	add.w	r1, r3, #852	@ 0x354
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f00b fb93 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->X_k_matrix, &filter->KyCx_matrix, &filter->X_k_matrix);		 	 // X_k + K( y - ( C * X_k ) )
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f503 7157 	add.w	r1, r3, #860	@ 0x35c
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	f00a ffbd 	bl	800fc34 <arm_mat_add_f32>

	  // Computation of the estimated output
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Output_matrix);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 8004ccc:	461a      	mov	r2, r3
 8004cce:	f00b fb7b 	bl	80103c8 <arm_mat_mult_f32>

	  // Computation of the state covariance error
	  arm_matrix_instance_f32 temp_matrix4;
	  float32_t temp_data4[16];
	  arm_mat_init_f32(&temp_matrix4, 4, 4,(float32_t*) &temp_data4);
 8004cd2:	f107 0310 	add.w	r3, r7, #16
 8004cd6:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8004cda:	2204      	movs	r2, #4
 8004cdc:	2104      	movs	r1, #4
 8004cde:	f00a ffe4 	bl	800fcaa <arm_mat_init_f32>

	  arm_mat_mult_f32(&filter->K_matrix, &filter->C_matrix, &temp_matrix4);				// K * C
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f503 7335 	add.w	r3, r3, #724	@ 0x2d4
 8004cee:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	f00b fb68 	bl	80103c8 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->eye_matrix, &temp_matrix4, &temp_matrix4);			// (I - (K * C))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8004cfe:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8004d02:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8004d06:	4618      	mov	r0, r3
 8004d08:	f00b fc0e 	bl	8010528 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f503 722b 	add.w	r2, r3, #684	@ 0x2ac
 8004d18:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f00b fb53 	bl	80103c8 <arm_mat_mult_f32>
	  filter->Kalman_Speed = filter->X_k[1];
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
	  return  filter->Kalman_Speed;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004d32:	ee07 3a90 	vmov	s15, r3
}
 8004d36:	eeb0 0a67 	vmov.f32	s0, s15
 8004d3a:	3758      	adds	r7, #88	@ 0x58
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <Kalman_Start>:

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8004d40:	b5b0      	push	{r4, r5, r7, lr}
 8004d42:	b0a4      	sub	sp, #144	@ 0x90
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6178      	str	r0, [r7, #20]
 8004d48:	6139      	str	r1, [r7, #16]
 8004d4a:	60fa      	str	r2, [r7, #12]
 8004d4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d50:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8004d64:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004d68:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d72:	f04f 0300 	mov.w	r3, #0
 8004d76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d7a:	f04f 0300 	mov.w	r3, #0
 8004d7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d88:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004d8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d8e:	f04f 0300 	mov.w	r3, #0
 8004d92:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 8004d9a:	4bc6      	ldr	r3, [pc, #792]	@ (80050b4 <Kalman_Start+0x374>)
 8004d9c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8004da0:	461d      	mov	r5, r3
 8004da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004da6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004da8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004daa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004db2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8004db6:	f107 031c 	add.w	r3, r7, #28
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	605a      	str	r2, [r3, #4]
 8004dc0:	609a      	str	r2, [r3, #8]
 8004dc2:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004dd4:	e028      	b.n	8004e28 <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 8004dd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4413      	add	r3, r2
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	6979      	ldr	r1, [r7, #20]
 8004de4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004de8:	3314      	adds	r3, #20
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	440b      	add	r3, r1
 8004dee:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 8004df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	3390      	adds	r3, #144	@ 0x90
 8004df8:	443b      	add	r3, r7
 8004dfa:	3b64      	subs	r3, #100	@ 0x64
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	6979      	ldr	r1, [r7, #20]
 8004e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e04:	3398      	adds	r3, #152	@ 0x98
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	440b      	add	r3, r1
 8004e0a:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e12:	3304      	adds	r3, #4
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 8004e1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e22:	3301      	adds	r3, #1
 8004e24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004e28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e2c:	2b0f      	cmp	r3, #15
 8004e2e:	ddd2      	ble.n	8004dd6 <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8004e30:	2300      	movs	r3, #0
 8004e32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004e36:	e03a      	b.n	8004eae <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 8004e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	3390      	adds	r3, #144	@ 0x90
 8004e40:	443b      	add	r3, r7
 8004e42:	3b74      	subs	r3, #116	@ 0x74
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	6979      	ldr	r1, [r7, #20]
 8004e48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	440b      	add	r3, r1
 8004e50:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8004e52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	6979      	ldr	r1, [r7, #20]
 8004e60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e64:	3324      	adds	r3, #36	@ 0x24
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	440b      	add	r3, r1
 8004e6a:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 8004e6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	3390      	adds	r3, #144	@ 0x90
 8004e74:	443b      	add	r3, r7
 8004e76:	3b14      	subs	r3, #20
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	6979      	ldr	r1, [r7, #20]
 8004e7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e80:	3328      	adds	r3, #40	@ 0x28
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 8004e88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	3390      	adds	r3, #144	@ 0x90
 8004e90:	443b      	add	r3, r7
 8004e92:	3b24      	subs	r3, #36	@ 0x24
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	6979      	ldr	r1, [r7, #20]
 8004e98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e9c:	332c      	adds	r3, #44	@ 0x2c
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	440b      	add	r3, r1
 8004ea2:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8004ea4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004eae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004eb2:	2b03      	cmp	r3, #3
 8004eb4:	ddc0      	ble.n	8004e38 <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	2104      	movs	r1, #4
 8004ec2:	f00a fef2 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	3310      	adds	r3, #16
 8004ed0:	2204      	movs	r2, #4
 8004ed2:	2104      	movs	r1, #4
 8004ed4:	f00a fee9 	bl	800fcaa <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	3350      	adds	r3, #80	@ 0x50
 8004ee2:	2204      	movs	r2, #4
 8004ee4:	2104      	movs	r1, #4
 8004ee6:	f00a fee0 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	3390      	adds	r3, #144	@ 0x90
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	2104      	movs	r1, #4
 8004ef8:	f00a fed7 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	33a0      	adds	r3, #160	@ 0xa0
 8004f06:	2204      	movs	r2, #4
 8004f08:	2101      	movs	r1, #1
 8004f0a:	f00a fece 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	33b0      	adds	r3, #176	@ 0xb0
 8004f18:	2201      	movs	r2, #1
 8004f1a:	2104      	movs	r1, #4
 8004f1c:	f00a fec5 	bl	800fcaa <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	33c8      	adds	r3, #200	@ 0xc8
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	2104      	movs	r1, #4
 8004f2e:	f00a febc 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004f3e:	2201      	movs	r2, #1
 8004f40:	2104      	movs	r1, #4
 8004f42:	f00a feb2 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8004f52:	2204      	movs	r2, #4
 8004f54:	2101      	movs	r1, #1
 8004f56:	f00a fea8 	bl	800fcaa <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004f66:	2204      	movs	r2, #4
 8004f68:	2104      	movs	r1, #4
 8004f6a:	f00a fe9e 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004f7a:	2204      	movs	r2, #4
 8004f7c:	2104      	movs	r1, #4
 8004f7e:	f00a fe94 	bl	800fcaa <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8004f8e:	2201      	movs	r2, #1
 8004f90:	2104      	movs	r1, #4
 8004f92:	f00a fe8a 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	2104      	movs	r1, #4
 8004fa6:	f00a fe80 	bl	800fcaa <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8004fb6:	2204      	movs	r2, #4
 8004fb8:	2101      	movs	r1, #1
 8004fba:	f00a fe76 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8004fca:	2201      	movs	r2, #1
 8004fcc:	2101      	movs	r1, #1
 8004fce:	f00a fe6c 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8004fde:	2201      	movs	r2, #1
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	f00a fe62 	bl	800fcaa <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	2104      	movs	r1, #4
 8004ff6:	f00a fe58 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8005006:	2201      	movs	r2, #1
 8005008:	2104      	movs	r1, #4
 800500a:	f00a fe4e 	bl	800fcaa <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800501a:	2201      	movs	r2, #1
 800501c:	2101      	movs	r1, #1
 800501e:	f00a fe44 	bl	800fcaa <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 800502e:	2201      	movs	r2, #1
 8005030:	2101      	movs	r1, #1
 8005032:	f00a fe3a 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8005042:	2201      	movs	r2, #1
 8005044:	2101      	movs	r1, #1
 8005046:	f00a fe30 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8005056:	2201      	movs	r2, #1
 8005058:	2104      	movs	r1, #4
 800505a:	f00a fe26 	bl	800fcaa <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800506a:	2201      	movs	r2, #1
 800506c:	2101      	movs	r1, #1
 800506e:	f00a fe1c 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800507e:	2204      	movs	r2, #4
 8005080:	2104      	movs	r1, #4
 8005082:	f00a fe12 	bl	800fcaa <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	33c4      	adds	r3, #196	@ 0xc4
 8005090:	2201      	movs	r2, #1
 8005092:	2101      	movs	r1, #1
 8005094:	f00a fe09 	bl	800fcaa <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 80050a4:	2201      	movs	r2, #1
 80050a6:	2101      	movs	r1, #1
 80050a8:	f00a fdff 	bl	800fcaa <arm_mat_init_f32>
}
 80050ac:	bf00      	nop
 80050ae:	3790      	adds	r7, #144	@ 0x90
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bdb0      	pop	{r4, r5, r7, pc}
 80050b4:	08012658 	.word	0x08012658

080050b8 <Kalman_Reset>:

void Kalman_Reset(KalmanFilter* filter) {
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
    // Reset state vector X_k (it's an array of 4 elements)
    memset(filter->X_k, 0, sizeof(filter->X_k));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2210      	movs	r2, #16
 80050c4:	2100      	movs	r1, #0
 80050c6:	4618      	mov	r0, r3
 80050c8:	f00b fb60 	bl	801078c <memset>

    // Reset covariance matrix P_k to high uncertainty
    memset(filter->P_k, 0, sizeof(filter->P_k));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3310      	adds	r3, #16
 80050d0:	2240      	movs	r2, #64	@ 0x40
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f00b fb59 	bl	801078c <memset>
    for(int i = 0; i < 4; i++) {
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	e00c      	b.n	80050fa <Kalman_Reset+0x42>
        filter->P_k[i * 4 + i] = 100.0f; // High diagonal values = high uncertainty
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4613      	mov	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	3304      	adds	r3, #4
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	4a18      	ldr	r2, [pc, #96]	@ (8005154 <Kalman_Reset+0x9c>)
 80050f2:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 4; i++) {
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	3301      	adds	r3, #1
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b03      	cmp	r3, #3
 80050fe:	ddef      	ble.n	80050e0 <Kalman_Reset+0x28>
    }

    // Reset other important states
    filter->Kalman_Speed = 0.0f;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
    memset(filter->Es_velocity, 0, sizeof(filter->Es_velocity));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005110:	2204      	movs	r2, #4
 8005112:	2100      	movs	r1, #0
 8005114:	4618      	mov	r0, r3
 8005116:	f00b fb39 	bl	801078c <memset>

    // You may also want to reset temp calculation arrays
    memset(filter->Bu_data, 0, sizeof(filter->Bu_data));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8005120:	2210      	movs	r2, #16
 8005122:	2100      	movs	r1, #0
 8005124:	4618      	mov	r0, r3
 8005126:	f00b fb31 	bl	801078c <memset>
    memset(filter->Ax_data, 0, sizeof(filter->Ax_data));
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8005130:	2240      	movs	r2, #64	@ 0x40
 8005132:	2100      	movs	r1, #0
 8005134:	4618      	mov	r0, r3
 8005136:	f00b fb29 	bl	801078c <memset>
    memset(filter->K, 0, sizeof(filter->K));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8005140:	2210      	movs	r2, #16
 8005142:	2100      	movs	r1, #0
 8005144:	4618      	mov	r0, r3
 8005146:	f00b fb21 	bl	801078c <memset>
}
 800514a:	bf00      	nop
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	42c80000 	.word	0x42c80000

08005158 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800515e:	f003 fb36 	bl	80087ce <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8005162:	f000 f92f 	bl	80053c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8005166:	f7ff fbc1 	bl	80048ec <MX_GPIO_Init>
	MX_DMA_Init();
 800516a:	f7ff fb75 	bl	8004858 <MX_DMA_Init>
	MX_ADC1_Init();
 800516e:	f7ff fa67 	bl	8004640 <MX_ADC1_Init>
	MX_TIM2_Init();
 8005172:	f002 fd41 	bl	8007bf8 <MX_TIM2_Init>
	MX_TIM3_Init();
 8005176:	f002 fd8d 	bl	8007c94 <MX_TIM3_Init>
	MX_TIM4_Init();
 800517a:	f002 fde1 	bl	8007d40 <MX_TIM4_Init>
	MX_TIM5_Init();
 800517e:	f002 fe35 	bl	8007dec <MX_TIM5_Init>
	MX_TIM8_Init();
 8005182:	f002 fe89 	bl	8007e98 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 8005186:	f003 f94b 	bl	8008420 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 800518a:	f002 ff43 	bl	8008014 <MX_TIM16_Init>
	MX_TIM1_Init();
 800518e:	f002 fc9f 	bl	8007ad0 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8005192:	f003 f8fb 	bl	800838c <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 8005196:	f001 fe13 	bl	8006dc0 <plotter_begin>

	// Initialize position setpoints to current position to prevent startup errors
	prismatic_axis.position = prismatic_encoder.mm;
 800519a:	4b75      	ldr	r3, [pc, #468]	@ (8005370 <main+0x218>)
 800519c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800519e:	4a75      	ldr	r2, [pc, #468]	@ (8005374 <main+0x21c>)
 80051a0:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 80051a2:	4b75      	ldr	r3, [pc, #468]	@ (8005378 <main+0x220>)
 80051a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a6:	4a75      	ldr	r2, [pc, #468]	@ (800537c <main+0x224>)
 80051a8:	6013      	str	r3, [r2, #0]

	// Reset all error terms and flags
	prismatic_axis.pos_error = 0.0f;
 80051aa:	4b72      	ldr	r3, [pc, #456]	@ (8005374 <main+0x21c>)
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	615a      	str	r2, [r3, #20]
	prismatic_axis.vel_error = 0.0f;
 80051b2:	4b70      	ldr	r3, [pc, #448]	@ (8005374 <main+0x21c>)
 80051b4:	f04f 0200 	mov.w	r2, #0
 80051b8:	619a      	str	r2, [r3, #24]
	revolute_axis.pos_error = 0.0f;
 80051ba:	4b70      	ldr	r3, [pc, #448]	@ (800537c <main+0x224>)
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	615a      	str	r2, [r3, #20]
	revolute_axis.vel_error = 0.0f;
 80051c2:	4b6e      	ldr	r3, [pc, #440]	@ (800537c <main+0x224>)
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	619a      	str	r2, [r3, #24]
	prismatic_axis.trajectory_active = false;
 80051ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005374 <main+0x21c>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 80051d2:	4b6a      	ldr	r3, [pc, #424]	@ (800537c <main+0x224>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (first_startup && !homing_active) {
 80051da:	4b69      	ldr	r3, [pc, #420]	@ (8005380 <main+0x228>)
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d071      	beq.n	80052c6 <main+0x16e>
 80051e2:	4b68      	ldr	r3, [pc, #416]	@ (8005384 <main+0x22c>)
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	f083 0301 	eor.w	r3, r3, #1
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d06a      	beq.n	80052c6 <main+0x16e>
			// Check if already at homed position
			bool at_up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port,
 80051f0:	2101      	movs	r1, #1
 80051f2:	4865      	ldr	r0, [pc, #404]	@ (8005388 <main+0x230>)
 80051f4:	f005 fd98 	bl	800ad28 <HAL_GPIO_ReadPin>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	bf14      	ite	ne
 80051fe:	2301      	movne	r3, #1
 8005200:	2300      	moveq	r3, #0
 8005202:	73fb      	strb	r3, [r7, #15]
					UPPER_PHOTO_Pin);
			bool at_prox_sensor = HAL_GPIO_ReadPin(PROX_GPIO_Port, PROX_Pin);
 8005204:	2140      	movs	r1, #64	@ 0x40
 8005206:	4860      	ldr	r0, [pc, #384]	@ (8005388 <main+0x230>)
 8005208:	f005 fd8e 	bl	800ad28 <HAL_GPIO_ReadPin>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	bf14      	ite	ne
 8005212:	2301      	movne	r3, #1
 8005214:	2300      	moveq	r3, #0
 8005216:	73bb      	strb	r3, [r7, #14]

			if (at_up_photo && at_prox_sensor) {
 8005218:	7bfb      	ldrb	r3, [r7, #15]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d050      	beq.n	80052c0 <main+0x168>
 800521e:	7bbb      	ldrb	r3, [r7, #14]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d04d      	beq.n	80052c0 <main+0x168>
				// Already at homed position, skip homing
				first_startup = false;
 8005224:	4b56      	ldr	r3, [pc, #344]	@ (8005380 <main+0x228>)
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]

				// Ensure encoders are set to correct homed values
				prismatic_encoder.mm = 0.0f;
 800522a:	4b51      	ldr	r3, [pc, #324]	@ (8005370 <main+0x218>)
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	649a      	str	r2, [r3, #72]	@ 0x48
				prismatic_encoder.pulses = 0;
 8005232:	4b4f      	ldr	r3, [pc, #316]	@ (8005370 <main+0x218>)
 8005234:	2200      	movs	r2, #0
 8005236:	639a      	str	r2, [r3, #56]	@ 0x38
				prismatic_encoder.revs = 0.0f;
 8005238:	4b4d      	ldr	r3, [pc, #308]	@ (8005370 <main+0x218>)
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	63da      	str	r2, [r3, #60]	@ 0x3c
				prismatic_encoder.rads = 0.0f;
 8005240:	4b4b      	ldr	r3, [pc, #300]	@ (8005370 <main+0x218>)
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

				float target_home_deg = -5.18f;
 8005248:	4b50      	ldr	r3, [pc, #320]	@ (800538c <main+0x234>)
 800524a:	60bb      	str	r3, [r7, #8]
				float target_home_rad = target_home_deg * PI / 180.0f;
 800524c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005250:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8005390 <main+0x238>
 8005254:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005258:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005394 <main+0x23c>
 800525c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005260:	edc7 7a01 	vstr	s15, [r7, #4]
				revolute_encoder.rads = target_home_rad;
 8005264:	4a44      	ldr	r2, [pc, #272]	@ (8005378 <main+0x220>)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6413      	str	r3, [r2, #64]	@ 0x40
				revolute_encoder.revs = target_home_rad / (2.0f * PI);
 800526a:	ed97 7a01 	vldr	s14, [r7, #4]
 800526e:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8005398 <main+0x240>
 8005272:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005276:	4b40      	ldr	r3, [pc, #256]	@ (8005378 <main+0x220>)
 8005278:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				revolute_encoder.pulses = (int32_t) (target_home_rad * ENC_PPR
						* MOTOR2_RATIO / (2.0f * PI));
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f7fb f92f 	bl	80004e0 <__aeabi_f2d>
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	4b45      	ldr	r3, [pc, #276]	@ (800539c <main+0x244>)
 8005288:	f7fb f982 	bl	8000590 <__aeabi_dmul>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	4610      	mov	r0, r2
 8005292:	4619      	mov	r1, r3
 8005294:	a334      	add	r3, pc, #208	@ (adr r3, 8005368 <main+0x210>)
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f7fb faa3 	bl	80007e4 <__aeabi_ddiv>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
				revolute_encoder.pulses = (int32_t) (target_home_rad * ENC_PPR
 80052a2:	4610      	mov	r0, r2
 80052a4:	4619      	mov	r1, r3
 80052a6:	f7fb fc0d 	bl	8000ac4 <__aeabi_d2iz>
 80052aa:	4603      	mov	r3, r0
 80052ac:	4a32      	ldr	r2, [pc, #200]	@ (8005378 <main+0x220>)
 80052ae:	6393      	str	r3, [r2, #56]	@ 0x38

				// Set position setpoints
				prismatic_axis.position = 0.0f;
 80052b0:	4b30      	ldr	r3, [pc, #192]	@ (8005374 <main+0x21c>)
 80052b2:	f04f 0200 	mov.w	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]
				revolute_axis.position = target_home_rad;
 80052b8:	4a30      	ldr	r2, [pc, #192]	@ (800537c <main+0x224>)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6013      	str	r3, [r2, #0]
			if (at_up_photo && at_prox_sensor) {
 80052be:	e002      	b.n	80052c6 <main+0x16e>
			} else {
				// Need to home
				start_homing_sequence(true);
 80052c0:	2001      	movs	r0, #1
 80052c2:	f000 f8cb 	bl	800545c <start_homing_sequence>
			}
		}

		if (b1 && !j1_pressed_previous
 80052c6:	4b36      	ldr	r3, [pc, #216]	@ (80053a0 <main+0x248>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d02b      	beq.n	8005326 <main+0x1ce>
 80052ce:	4b35      	ldr	r3, [pc, #212]	@ (80053a4 <main+0x24c>)
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d127      	bne.n	8005326 <main+0x1ce>
				&& motion_sequence_state == MOTION_IDLE) {
 80052d6:	4b34      	ldr	r3, [pc, #208]	@ (80053a8 <main+0x250>)
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d123      	bne.n	8005326 <main+0x1ce>
			start_combined_trajectory(
 80052de:	4b33      	ldr	r3, [pc, #204]	@ (80053ac <main+0x254>)
 80052e0:	781b      	ldrb	r3, [r3, #0]
					sequence_pris_points[trajectory_sequence_index],
 80052e2:	4a33      	ldr	r2, [pc, #204]	@ (80053b0 <main+0x258>)
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	edd3 7a00 	vldr	s15, [r3]
			start_combined_trajectory(
 80052ec:	4b2f      	ldr	r3, [pc, #188]	@ (80053ac <main+0x254>)
 80052ee:	781b      	ldrb	r3, [r3, #0]
					sequence_rev_points[trajectory_sequence_index]);
 80052f0:	4a30      	ldr	r2, [pc, #192]	@ (80053b4 <main+0x25c>)
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	4413      	add	r3, r2
 80052f6:	ed93 7a00 	vldr	s14, [r3]
			start_combined_trajectory(
 80052fa:	eef0 0a47 	vmov.f32	s1, s14
 80052fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005302:	f000 ff97 	bl	8006234 <start_combined_trajectory>
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8005306:	4b29      	ldr	r3, [pc, #164]	@ (80053ac <main+0x254>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	1c5a      	adds	r2, r3, #1
					% SEQUENCE_MAX_POINTS;
 800530c:	4b2a      	ldr	r3, [pc, #168]	@ (80053b8 <main+0x260>)
 800530e:	fb83 3102 	smull	r3, r1, r3, r2
 8005312:	17d3      	asrs	r3, r2, #31
 8005314:	1ac9      	subs	r1, r1, r3
 8005316:	460b      	mov	r3, r1
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	440b      	add	r3, r1
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	1ad1      	subs	r1, r2, r3
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8005320:	b2ca      	uxtb	r2, r1
 8005322:	4b22      	ldr	r3, [pc, #136]	@ (80053ac <main+0x254>)
 8005324:	701a      	strb	r2, [r3, #0]
		}
		j1_pressed_previous = b1;
 8005326:	4b1e      	ldr	r3, [pc, #120]	@ (80053a0 <main+0x248>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	b2da      	uxtb	r2, r3
 800532c:	4b1d      	ldr	r3, [pc, #116]	@ (80053a4 <main+0x24c>)
 800532e:	701a      	strb	r2, [r3, #0]

		if (b2 && !j2_pressed_previous && !homing_active
 8005330:	4b22      	ldr	r3, [pc, #136]	@ (80053bc <main+0x264>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d011      	beq.n	800535c <main+0x204>
 8005338:	4b21      	ldr	r3, [pc, #132]	@ (80053c0 <main+0x268>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10d      	bne.n	800535c <main+0x204>
 8005340:	4b10      	ldr	r3, [pc, #64]	@ (8005384 <main+0x22c>)
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	f083 0301 	eor.w	r3, r3, #1
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d006      	beq.n	800535c <main+0x204>
				&& motion_sequence_state == MOTION_IDLE) {
 800534e:	4b16      	ldr	r3, [pc, #88]	@ (80053a8 <main+0x250>)
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <main+0x204>
			start_homing_sequence(false);
 8005356:	2000      	movs	r0, #0
 8005358:	f000 f880 	bl	800545c <start_homing_sequence>
		}
		j2_pressed_previous = b2;
 800535c:	4b17      	ldr	r3, [pc, #92]	@ (80053bc <main+0x264>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	b2da      	uxtb	r2, r3
 8005362:	4b17      	ldr	r3, [pc, #92]	@ (80053c0 <main+0x268>)
 8005364:	701a      	strb	r2, [r3, #0]
		if (first_startup && !homing_active) {
 8005366:	e738      	b.n	80051da <main+0x82>
 8005368:	60000000 	.word	0x60000000
 800536c:	401921fb 	.word	0x401921fb
 8005370:	20000434 	.word	0x20000434
 8005374:	20000278 	.word	0x20000278
 8005378:	20000490 	.word	0x20000490
 800537c:	200002b8 	.word	0x200002b8
 8005380:	2000012f 	.word	0x2000012f
 8005384:	20000367 	.word	0x20000367
 8005388:	48000400 	.word	0x48000400
 800538c:	c0a5c28f 	.word	0xc0a5c28f
 8005390:	40490fdb 	.word	0x40490fdb
 8005394:	43340000 	.word	0x43340000
 8005398:	40c90fdb 	.word	0x40c90fdb
 800539c:	40c00000 	.word	0x40c00000
 80053a0:	20001904 	.word	0x20001904
 80053a4:	20000368 	.word	0x20000368
 80053a8:	200002f8 	.word	0x200002f8
 80053ac:	2000034c 	.word	0x2000034c
 80053b0:	08012698 	.word	0x08012698
 80053b4:	080126b0 	.word	0x080126b0
 80053b8:	2aaaaaab 	.word	0x2aaaaaab
 80053bc:	20001908 	.word	0x20001908
 80053c0:	20000369 	.word	0x20000369

080053c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b094      	sub	sp, #80	@ 0x50
 80053c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80053ca:	f107 0318 	add.w	r3, r7, #24
 80053ce:	2238      	movs	r2, #56	@ 0x38
 80053d0:	2100      	movs	r1, #0
 80053d2:	4618      	mov	r0, r3
 80053d4:	f00b f9da 	bl	801078c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80053d8:	1d3b      	adds	r3, r7, #4
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	605a      	str	r2, [r3, #4]
 80053e0:	609a      	str	r2, [r3, #8]
 80053e2:	60da      	str	r2, [r3, #12]
 80053e4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80053e6:	2000      	movs	r0, #0
 80053e8:	f005 fce6 	bl	800adb8 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80053ec:	2302      	movs	r3, #2
 80053ee:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80053f6:	2340      	movs	r3, #64	@ 0x40
 80053f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053fa:	2302      	movs	r3, #2
 80053fc:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80053fe:	2302      	movs	r3, #2
 8005400:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005402:	2304      	movs	r3, #4
 8005404:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8005406:	2355      	movs	r3, #85	@ 0x55
 8005408:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800540a:	2302      	movs	r3, #2
 800540c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800540e:	2302      	movs	r3, #2
 8005410:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005412:	2302      	movs	r3, #2
 8005414:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005416:	f107 0318 	add.w	r3, r7, #24
 800541a:	4618      	mov	r0, r3
 800541c:	f005 fd80 	bl	800af20 <HAL_RCC_OscConfig>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <SystemClock_Config+0x66>
		Error_Handler();
 8005426:	f001 fcc5 	bl	8006db4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800542a:	230f      	movs	r3, #15
 800542c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800542e:	2303      	movs	r3, #3
 8005430:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005432:	2300      	movs	r3, #0
 8005434:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005436:	2300      	movs	r3, #0
 8005438:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800543a:	2300      	movs	r3, #0
 800543c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800543e:	1d3b      	adds	r3, r7, #4
 8005440:	2104      	movs	r1, #4
 8005442:	4618      	mov	r0, r3
 8005444:	f006 f87e 	bl	800b544 <HAL_RCC_ClockConfig>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <SystemClock_Config+0x8e>
		Error_Handler();
 800544e:	f001 fcb1 	bl	8006db4 <Error_Handler>
	}
}
 8005452:	bf00      	nop
 8005454:	3750      	adds	r7, #80	@ 0x50
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
	...

0800545c <start_homing_sequence>:

/* USER CODE BEGIN 4 */
void start_homing_sequence(bool is_startup) {
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	4603      	mov	r3, r0
 8005464:	71fb      	strb	r3, [r7, #7]
	if (homing_active)
 8005466:	4b1b      	ldr	r3, [pc, #108]	@ (80054d4 <start_homing_sequence+0x78>)
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d12e      	bne.n	80054cc <start_homing_sequence+0x70>
		return; // Already homing

	homing_active = true;
 800546e:	4b19      	ldr	r3, [pc, #100]	@ (80054d4 <start_homing_sequence+0x78>)
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
	motion_sequence_state = MOTION_IDLE; // Stop any current motion
 8005474:	4b18      	ldr	r3, [pc, #96]	@ (80054d8 <start_homing_sequence+0x7c>)
 8005476:	2200      	movs	r2, #0
 8005478:	701a      	strb	r2, [r3, #0]

	// Reset prox counter and photo flags for homing
	prox_count = 0;
 800547a:	4b18      	ldr	r3, [pc, #96]	@ (80054dc <start_homing_sequence+0x80>)
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
	up_photo = false;
 8005480:	4b17      	ldr	r3, [pc, #92]	@ (80054e0 <start_homing_sequence+0x84>)
 8005482:	2200      	movs	r2, #0
 8005484:	701a      	strb	r2, [r3, #0]
	low_photo = false;
 8005486:	4b17      	ldr	r3, [pc, #92]	@ (80054e4 <start_homing_sequence+0x88>)
 8005488:	2200      	movs	r2, #0
 800548a:	701a      	strb	r2, [r3, #0]

	if (is_startup) {
 800548c:	79fb      	ldrb	r3, [r7, #7]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <start_homing_sequence+0x3e>
		// First time startup - do full homing sequence starting with pen up
		homing_state = HOMING_PEN_UP;
 8005492:	4b15      	ldr	r3, [pc, #84]	@ (80054e8 <start_homing_sequence+0x8c>)
 8005494:	2201      	movs	r2, #1
 8005496:	701a      	strb	r2, [r3, #0]
 8005498:	e019      	b.n	80054ce <start_homing_sequence+0x72>
	} else {
		// J2 pressed - system already knows reference, can go to 0 first
		up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
 800549a:	2101      	movs	r1, #1
 800549c:	4813      	ldr	r0, [pc, #76]	@ (80054ec <start_homing_sequence+0x90>)
 800549e:	f005 fc43 	bl	800ad28 <HAL_GPIO_ReadPin>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	bf14      	ite	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	2300      	moveq	r3, #0
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	4b0c      	ldr	r3, [pc, #48]	@ (80054e0 <start_homing_sequence+0x84>)
 80054b0:	701a      	strb	r2, [r3, #0]

		if (up_photo) {
 80054b2:	4b0b      	ldr	r3, [pc, #44]	@ (80054e0 <start_homing_sequence+0x84>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <start_homing_sequence+0x68>
			// Already at up photo, go to 0 then find prox
			homing_state = HOMING_REV_TO_ZERO_DEG;
 80054bc:	4b0a      	ldr	r3, [pc, #40]	@ (80054e8 <start_homing_sequence+0x8c>)
 80054be:	2207      	movs	r2, #7
 80054c0:	701a      	strb	r2, [r3, #0]
 80054c2:	e004      	b.n	80054ce <start_homing_sequence+0x72>
		} else {
			// Not at up photo, need to do prismatic homing first
			homing_state = HOMING_PEN_UP;
 80054c4:	4b08      	ldr	r3, [pc, #32]	@ (80054e8 <start_homing_sequence+0x8c>)
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]
 80054ca:	e000      	b.n	80054ce <start_homing_sequence+0x72>
		return; // Already homing
 80054cc:	bf00      	nop
		}
	}
}
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20000367 	.word	0x20000367
 80054d8:	200002f8 	.word	0x200002f8
 80054dc:	20000360 	.word	0x20000360
 80054e0:	20000364 	.word	0x20000364
 80054e4:	20000365 	.word	0x20000365
 80054e8:	20000366 	.word	0x20000366
 80054ec:	48000400 	.word	0x48000400

080054f0 <update_homing_sequence>:

void update_homing_sequence(void) {
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	ed2d 8b02 	vpush	{d8}
 80054f8:	b095      	sub	sp, #84	@ 0x54
 80054fa:	af00      	add	r7, sp, #0
	if (!homing_active)
 80054fc:	4b9f      	ldr	r3, [pc, #636]	@ (800577c <update_homing_sequence+0x28c>)
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	f083 0301 	eor.w	r3, r3, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	f040 8555 	bne.w	8005fb6 <update_homing_sequence+0xac6>
		return;

	switch (homing_state) {
 800550c:	4b9c      	ldr	r3, [pc, #624]	@ (8005780 <update_homing_sequence+0x290>)
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	3b01      	subs	r3, #1
 8005512:	2b0a      	cmp	r3, #10
 8005514:	f200 8551 	bhi.w	8005fba <update_homing_sequence+0xaca>
 8005518:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <update_homing_sequence+0x30>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	0800554d 	.word	0x0800554d
 8005524:	08005571 	.word	0x08005571
 8005528:	080055e3 	.word	0x080055e3
 800552c:	0800590f 	.word	0x0800590f
 8005530:	080057c9 	.word	0x080057c9
 8005534:	08005731 	.word	0x08005731
 8005538:	08005979 	.word	0x08005979
 800553c:	08005d3b 	.word	0x08005d3b
 8005540:	08005d6b 	.word	0x08005d6b
 8005544:	08005ea5 	.word	0x08005ea5
 8005548:	08005ed5 	.word	0x08005ed5
	case HOMING_PEN_UP:
		// Ensure pen is up
		plotter_pen_up();
 800554c:	f002 f8b6 	bl	80076bc <plotter_pen_up>
		prismatic_axis.command_pos = 0.0f;
 8005550:	4b8c      	ldr	r3, [pc, #560]	@ (8005784 <update_homing_sequence+0x294>)
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005558:	4b8b      	ldr	r3, [pc, #556]	@ (8005788 <update_homing_sequence+0x298>)
 800555a:	f04f 0200 	mov.w	r2, #0
 800555e:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer = 0;
 8005560:	4b8a      	ldr	r3, [pc, #552]	@ (800578c <update_homing_sequence+0x29c>)
 8005562:	2200      	movs	r2, #0
 8005564:	601a      	str	r2, [r3, #0]
		homing_state = HOMING_DELAY_AFTER_PEN_UP;
 8005566:	4b86      	ldr	r3, [pc, #536]	@ (8005780 <update_homing_sequence+0x290>)
 8005568:	2202      	movs	r2, #2
 800556a:	701a      	strb	r2, [r3, #0]
		break;
 800556c:	f000 bd71 	b.w	8006052 <update_homing_sequence+0xb62>

	case HOMING_DELAY_AFTER_PEN_UP:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005570:	4b84      	ldr	r3, [pc, #528]	@ (8005784 <update_homing_sequence+0x294>)
 8005572:	f04f 0200 	mov.w	r2, #0
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005578:	4b83      	ldr	r3, [pc, #524]	@ (8005788 <update_homing_sequence+0x298>)
 800557a:	f04f 0200 	mov.w	r2, #0
 800557e:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005580:	4b82      	ldr	r3, [pc, #520]	@ (800578c <update_homing_sequence+0x29c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	4a81      	ldr	r2, [pc, #516]	@ (800578c <update_homing_sequence+0x29c>)
 8005588:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 1500) {
 800558a:	4b80      	ldr	r3, [pc, #512]	@ (800578c <update_homing_sequence+0x29c>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005592:	4293      	cmp	r3, r2
 8005594:	f240 8513 	bls.w	8005fbe <update_homing_sequence+0xace>
			// Check if already at low photo sensor
			low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port,
 8005598:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800559c:	487c      	ldr	r0, [pc, #496]	@ (8005790 <update_homing_sequence+0x2a0>)
 800559e:	f005 fbc3 	bl	800ad28 <HAL_GPIO_ReadPin>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	bf14      	ite	ne
 80055a8:	2301      	movne	r3, #1
 80055aa:	2300      	moveq	r3, #0
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	4b79      	ldr	r3, [pc, #484]	@ (8005794 <update_homing_sequence+0x2a4>)
 80055b0:	701a      	strb	r2, [r3, #0]
			LOWER_PHOTO_Pin);

			if (low_photo) {
 80055b2:	4b78      	ldr	r3, [pc, #480]	@ (8005794 <update_homing_sequence+0x2a4>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00d      	beq.n	80055d8 <update_homing_sequence+0xe8>
				// Already at low photo, skip moving down and go directly to delay
				motion_delay_timer = 0;
 80055bc:	4b73      	ldr	r3, [pc, #460]	@ (800578c <update_homing_sequence+0x29c>)
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 80055c2:	4b6f      	ldr	r3, [pc, #444]	@ (8005780 <update_homing_sequence+0x290>)
 80055c4:	2204      	movs	r2, #4
 80055c6:	701a      	strb	r2, [r3, #0]
				low_photo = false; // Reset flag
 80055c8:	4b72      	ldr	r3, [pc, #456]	@ (8005794 <update_homing_sequence+0x2a4>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	701a      	strb	r2, [r3, #0]
				up_photo = false;  // Reset for next detection
 80055ce:	4b72      	ldr	r3, [pc, #456]	@ (8005798 <update_homing_sequence+0x2a8>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	701a      	strb	r2, [r3, #0]
			} else {
				// Not at low photo, need to move down
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
			}
		}
		break;
 80055d4:	f000 bcf3 	b.w	8005fbe <update_homing_sequence+0xace>
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
 80055d8:	4b69      	ldr	r3, [pc, #420]	@ (8005780 <update_homing_sequence+0x290>)
 80055da:	2203      	movs	r2, #3
 80055dc:	701a      	strb	r2, [r3, #0]
		break;
 80055de:	f000 bcee 	b.w	8005fbe <update_homing_sequence+0xace>

	case HOMING_PRIS_DOWN_TO_LOW_PHOTO:
		// Move prismatic down at constant velocity
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 80055e2:	4b68      	ldr	r3, [pc, #416]	@ (8005784 <update_homing_sequence+0x294>)
 80055e4:	edd3 7a07 	vldr	s15, [r3, #28]
 80055e8:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800579c <update_homing_sequence+0x2ac>
 80055ec:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
 80055f0:	4b64      	ldr	r3, [pc, #400]	@ (8005784 <update_homing_sequence+0x294>)
 80055f2:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 80055f6:	4b63      	ldr	r3, [pc, #396]	@ (8005784 <update_homing_sequence+0x294>)
 80055f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80055fc:	eeb0 0a67 	vmov.f32	s0, s15
 8005600:	4867      	ldr	r0, [pc, #412]	@ (80057a0 <update_homing_sequence+0x2b0>)
 8005602:	f7fb fe09 	bl	8001218 <PID_CONTROLLER_Compute>
 8005606:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 800560a:	4b66      	ldr	r3, [pc, #408]	@ (80057a4 <update_homing_sequence+0x2b4>)
 800560c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 8005610:	4610      	mov	r0, r2
 8005612:	4619      	mov	r1, r3
 8005614:	f7fb fa56 	bl	8000ac4 <__aeabi_d2iz>
 8005618:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 800561a:	4b62      	ldr	r3, [pc, #392]	@ (80057a4 <update_homing_sequence+0x2b4>)
 800561c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005620:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005622:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005626:	62fb      	str	r3, [r7, #44]	@ 0x2c
		prismatic_axis.command_pos = PWM_Satuation(
 8005628:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800562c:	f7fb fa4a 	bl	8000ac4 <__aeabi_d2iz>
 8005630:	4603      	mov	r3, r0
 8005632:	4619      	mov	r1, r3
 8005634:	4620      	mov	r0, r4
 8005636:	eeb0 0a48 	vmov.f32	s0, s16
 800563a:	f7fb fd8b 	bl	8001154 <PWM_Satuation>
 800563e:	ee07 0a90 	vmov	s15, r0
 8005642:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005646:	4b4f      	ldr	r3, [pc, #316]	@ (8005784 <update_homing_sequence+0x294>)
 8005648:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 800564c:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8005650:	4855      	ldr	r0, [pc, #340]	@ (80057a8 <update_homing_sequence+0x2b8>)
 8005652:	f7fc f929 	bl	80018a8 <PRISMATIC_MOTOR_FFD_Compute>
 8005656:	eef0 7a40 	vmov.f32	s15, s0
 800565a:	4b4a      	ldr	r3, [pc, #296]	@ (8005784 <update_homing_sequence+0x294>)
 800565c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005660:	4b52      	ldr	r3, [pc, #328]	@ (80057ac <update_homing_sequence+0x2bc>)
 8005662:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005666:	4b52      	ldr	r3, [pc, #328]	@ (80057b0 <update_homing_sequence+0x2c0>)
 8005668:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 800566c:	ed9f 6a51 	vldr	s12, [pc, #324]	@ 80057b4 <update_homing_sequence+0x2c4>
 8005670:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005674:	eeb0 1a66 	vmov.f32	s2, s13
 8005678:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 80057b8 <update_homing_sequence+0x2c8>
 800567c:	eeb0 0a47 	vmov.f32	s0, s14
 8005680:	484e      	ldr	r0, [pc, #312]	@ (80057bc <update_homing_sequence+0x2cc>)
 8005682:	f7fc f9a4 	bl	80019ce <PRISMATIC_MOTOR_DFD_Compute>
 8005686:	eef0 7a40 	vmov.f32	s15, s0
 800568a:	4b3e      	ldr	r3, [pc, #248]	@ (8005784 <update_homing_sequence+0x294>)
 800568c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005690:	4b3c      	ldr	r3, [pc, #240]	@ (8005784 <update_homing_sequence+0x294>)
 8005692:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005696:	4b3b      	ldr	r3, [pc, #236]	@ (8005784 <update_homing_sequence+0x294>)
 8005698:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 800569c:	4b39      	ldr	r3, [pc, #228]	@ (8005784 <update_homing_sequence+0x294>)
 800569e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80056a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056aa:	4b36      	ldr	r3, [pc, #216]	@ (8005784 <update_homing_sequence+0x294>)
 80056ac:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80056b0:	4b34      	ldr	r3, [pc, #208]	@ (8005784 <update_homing_sequence+0x294>)
 80056b2:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 80056b6:	4b3b      	ldr	r3, [pc, #236]	@ (80057a4 <update_homing_sequence+0x2b4>)
 80056b8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80056bc:	4610      	mov	r0, r2
 80056be:	4619      	mov	r1, r3
 80056c0:	f7fb fa00 	bl	8000ac4 <__aeabi_d2iz>
 80056c4:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 80056c6:	4b37      	ldr	r3, [pc, #220]	@ (80057a4 <update_homing_sequence+0x2b4>)
 80056c8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80056cc:	623a      	str	r2, [r7, #32]
 80056ce:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80056d4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80056d8:	f7fb f9f4 	bl	8000ac4 <__aeabi_d2iz>
 80056dc:	4603      	mov	r3, r0
 80056de:	4619      	mov	r1, r3
 80056e0:	4620      	mov	r0, r4
 80056e2:	eeb0 0a48 	vmov.f32	s0, s16
 80056e6:	f7fb fd35 	bl	8001154 <PWM_Satuation>
 80056ea:	ee07 0a90 	vmov	s15, r0
 80056ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056f2:	4b24      	ldr	r3, [pc, #144]	@ (8005784 <update_homing_sequence+0x294>)
 80056f4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (low_photo) {
 80056f8:	4b26      	ldr	r3, [pc, #152]	@ (8005794 <update_homing_sequence+0x2a4>)
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 845f 	beq.w	8005fc2 <update_homing_sequence+0xad2>
			// Found low photo, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 8005704:	4b1f      	ldr	r3, [pc, #124]	@ (8005784 <update_homing_sequence+0x294>)
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 800570c:	4b1e      	ldr	r3, [pc, #120]	@ (8005788 <update_homing_sequence+0x298>)
 800570e:	f04f 0200 	mov.w	r2, #0
 8005712:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005714:	4b1d      	ldr	r3, [pc, #116]	@ (800578c <update_homing_sequence+0x29c>)
 8005716:	2200      	movs	r2, #0
 8005718:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 800571a:	4b19      	ldr	r3, [pc, #100]	@ (8005780 <update_homing_sequence+0x290>)
 800571c:	2204      	movs	r2, #4
 800571e:	701a      	strb	r2, [r3, #0]
			low_photo = false; // Reset flag after use
 8005720:	4b1c      	ldr	r3, [pc, #112]	@ (8005794 <update_homing_sequence+0x2a4>)
 8005722:	2200      	movs	r2, #0
 8005724:	701a      	strb	r2, [r3, #0]
			up_photo = false;  // Reset for next detection
 8005726:	4b1c      	ldr	r3, [pc, #112]	@ (8005798 <update_homing_sequence+0x2a8>)
 8005728:	2200      	movs	r2, #0
 800572a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800572c:	f000 bc49 	b.w	8005fc2 <update_homing_sequence+0xad2>

	case HOMING_DELAY_AFTER_UP_PHOTO:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005730:	4b14      	ldr	r3, [pc, #80]	@ (8005784 <update_homing_sequence+0x294>)
 8005732:	f04f 0200 	mov.w	r2, #0
 8005736:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005738:	4b13      	ldr	r3, [pc, #76]	@ (8005788 <update_homing_sequence+0x298>)
 800573a:	f04f 0200 	mov.w	r2, #0
 800573e:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005740:	4b12      	ldr	r3, [pc, #72]	@ (800578c <update_homing_sequence+0x29c>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	4a11      	ldr	r2, [pc, #68]	@ (800578c <update_homing_sequence+0x29c>)
 8005748:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 1500) {
 800574a:	4b10      	ldr	r3, [pc, #64]	@ (800578c <update_homing_sequence+0x29c>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005752:	4293      	cmp	r3, r2
 8005754:	f240 8437 	bls.w	8005fc6 <update_homing_sequence+0xad6>
			if (first_startup) {
 8005758:	4b19      	ldr	r3, [pc, #100]	@ (80057c0 <update_homing_sequence+0x2d0>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <update_homing_sequence+0x280>
				// First startup - find prox sensor first (don't know where 0 is yet)
				homing_state = HOMING_REV_CW_TO_PROX1;
 8005760:	4b07      	ldr	r3, [pc, #28]	@ (8005780 <update_homing_sequence+0x290>)
 8005762:	2209      	movs	r2, #9
 8005764:	701a      	strb	r2, [r3, #0]
				prox_count = 0; // Reset prox counter
 8005766:	4b17      	ldr	r3, [pc, #92]	@ (80057c4 <update_homing_sequence+0x2d4>)
 8005768:	2200      	movs	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
			} else {
				// Subsequent homing - go to 0 first (we know where it is)
				homing_state = HOMING_REV_TO_ZERO_DEG;
			}
		}
		break;
 800576c:	f000 bc2b 	b.w	8005fc6 <update_homing_sequence+0xad6>
				homing_state = HOMING_REV_TO_ZERO_DEG;
 8005770:	4b03      	ldr	r3, [pc, #12]	@ (8005780 <update_homing_sequence+0x290>)
 8005772:	2207      	movs	r2, #7
 8005774:	701a      	strb	r2, [r3, #0]
		break;
 8005776:	f000 bc26 	b.w	8005fc6 <update_homing_sequence+0xad6>
 800577a:	bf00      	nop
 800577c:	20000367 	.word	0x20000367
 8005780:	20000366 	.word	0x20000366
 8005784:	20000278 	.word	0x20000278
 8005788:	200002b8 	.word	0x200002b8
 800578c:	20000350 	.word	0x20000350
 8005790:	48000400 	.word	0x48000400
 8005794:	20000365 	.word	0x20000365
 8005798:	20000364 	.word	0x20000364
 800579c:	437a0000 	.word	0x437a0000
 80057a0:	20000514 	.word	0x20000514
 80057a4:	20000080 	.word	0x20000080
 80057a8:	2000058c 	.word	0x2000058c
 80057ac:	20000490 	.word	0x20000490
 80057b0:	20000434 	.word	0x20000434
 80057b4:	447a0000 	.word	0x447a0000
 80057b8:	00000000 	.word	0x00000000
 80057bc:	20000590 	.word	0x20000590
 80057c0:	2000012f 	.word	0x2000012f
 80057c4:	20000360 	.word	0x20000360

	case HOMING_PRIS_UP_TO_UP_PHOTO:
		// Move prismatic up at constant velocity
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 80057c8:	4b5d      	ldr	r3, [pc, #372]	@ (8005940 <update_homing_sequence+0x450>)
 80057ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80057ce:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8005944 <update_homing_sequence+0x454>
 80057d2:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
 80057d6:	4b5a      	ldr	r3, [pc, #360]	@ (8005940 <update_homing_sequence+0x450>)
 80057d8:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 80057dc:	4b58      	ldr	r3, [pc, #352]	@ (8005940 <update_homing_sequence+0x450>)
 80057de:	edd3 7a06 	vldr	s15, [r3, #24]
 80057e2:	eeb0 0a67 	vmov.f32	s0, s15
 80057e6:	4858      	ldr	r0, [pc, #352]	@ (8005948 <update_homing_sequence+0x458>)
 80057e8:	f7fb fd16 	bl	8001218 <PID_CONTROLLER_Compute>
 80057ec:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 80057f0:	4b56      	ldr	r3, [pc, #344]	@ (800594c <update_homing_sequence+0x45c>)
 80057f2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 80057f6:	4610      	mov	r0, r2
 80057f8:	4619      	mov	r1, r3
 80057fa:	f7fb f963 	bl	8000ac4 <__aeabi_d2iz>
 80057fe:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005800:	4b52      	ldr	r3, [pc, #328]	@ (800594c <update_homing_sequence+0x45c>)
 8005802:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005806:	61ba      	str	r2, [r7, #24]
 8005808:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800580c:	61fb      	str	r3, [r7, #28]
		prismatic_axis.command_pos = PWM_Satuation(
 800580e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005812:	f7fb f957 	bl	8000ac4 <__aeabi_d2iz>
 8005816:	4603      	mov	r3, r0
 8005818:	4619      	mov	r1, r3
 800581a:	4620      	mov	r0, r4
 800581c:	eeb0 0a48 	vmov.f32	s0, s16
 8005820:	f7fb fc98 	bl	8001154 <PWM_Satuation>
 8005824:	ee07 0a90 	vmov	s15, r0
 8005828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800582c:	4b44      	ldr	r3, [pc, #272]	@ (8005940 <update_homing_sequence+0x450>)
 800582e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005832:	eebd 0a00 	vmov.f32	s0, #208	@ 0xbe800000 -0.250
 8005836:	4846      	ldr	r0, [pc, #280]	@ (8005950 <update_homing_sequence+0x460>)
 8005838:	f7fc f836 	bl	80018a8 <PRISMATIC_MOTOR_FFD_Compute>
 800583c:	eef0 7a40 	vmov.f32	s15, s0
 8005840:	4b3f      	ldr	r3, [pc, #252]	@ (8005940 <update_homing_sequence+0x450>)
 8005842:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005846:	4b43      	ldr	r3, [pc, #268]	@ (8005954 <update_homing_sequence+0x464>)
 8005848:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 800584c:	4b42      	ldr	r3, [pc, #264]	@ (8005958 <update_homing_sequence+0x468>)
 800584e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005852:	ed9f 6a42 	vldr	s12, [pc, #264]	@ 800595c <update_homing_sequence+0x46c>
 8005856:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800585a:	eeb0 1a66 	vmov.f32	s2, s13
 800585e:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8005960 <update_homing_sequence+0x470>
 8005862:	eeb0 0a47 	vmov.f32	s0, s14
 8005866:	483f      	ldr	r0, [pc, #252]	@ (8005964 <update_homing_sequence+0x474>)
 8005868:	f7fc f8b1 	bl	80019ce <PRISMATIC_MOTOR_DFD_Compute>
 800586c:	eef0 7a40 	vmov.f32	s15, s0
 8005870:	4b33      	ldr	r3, [pc, #204]	@ (8005940 <update_homing_sequence+0x450>)
 8005872:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005876:	4b32      	ldr	r3, [pc, #200]	@ (8005940 <update_homing_sequence+0x450>)
 8005878:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800587c:	4b30      	ldr	r3, [pc, #192]	@ (8005940 <update_homing_sequence+0x450>)
 800587e:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005882:	4b2f      	ldr	r3, [pc, #188]	@ (8005940 <update_homing_sequence+0x450>)
 8005884:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005888:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800588c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005890:	4b2b      	ldr	r3, [pc, #172]	@ (8005940 <update_homing_sequence+0x450>)
 8005892:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005896:	4b2a      	ldr	r3, [pc, #168]	@ (8005940 <update_homing_sequence+0x450>)
 8005898:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 800589c:	4b2b      	ldr	r3, [pc, #172]	@ (800594c <update_homing_sequence+0x45c>)
 800589e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80058a2:	4610      	mov	r0, r2
 80058a4:	4619      	mov	r1, r3
 80058a6:	f7fb f90d 	bl	8000ac4 <__aeabi_d2iz>
 80058aa:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 80058ac:	4b27      	ldr	r3, [pc, #156]	@ (800594c <update_homing_sequence+0x45c>)
 80058ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80058b2:	613a      	str	r2, [r7, #16]
 80058b4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80058b8:	617b      	str	r3, [r7, #20]
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80058ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80058be:	f7fb f901 	bl	8000ac4 <__aeabi_d2iz>
 80058c2:	4603      	mov	r3, r0
 80058c4:	4619      	mov	r1, r3
 80058c6:	4620      	mov	r0, r4
 80058c8:	eeb0 0a48 	vmov.f32	s0, s16
 80058cc:	f7fb fc42 	bl	8001154 <PWM_Satuation>
 80058d0:	ee07 0a90 	vmov	s15, r0
 80058d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058d8:	4b19      	ldr	r3, [pc, #100]	@ (8005940 <update_homing_sequence+0x450>)
 80058da:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (up_photo) {
 80058de:	4b22      	ldr	r3, [pc, #136]	@ (8005968 <update_homing_sequence+0x478>)
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 8370 	beq.w	8005fca <update_homing_sequence+0xada>
			// Found up photo, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 80058ea:	4b15      	ldr	r3, [pc, #84]	@ (8005940 <update_homing_sequence+0x450>)
 80058ec:	f04f 0200 	mov.w	r2, #0
 80058f0:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 80058f2:	4b1e      	ldr	r3, [pc, #120]	@ (800596c <update_homing_sequence+0x47c>)
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 80058fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005970 <update_homing_sequence+0x480>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_UP_PHOTO;
 8005900:	4b1c      	ldr	r3, [pc, #112]	@ (8005974 <update_homing_sequence+0x484>)
 8005902:	2206      	movs	r2, #6
 8005904:	701a      	strb	r2, [r3, #0]
			up_photo = false; // Reset flag after use
 8005906:	4b18      	ldr	r3, [pc, #96]	@ (8005968 <update_homing_sequence+0x478>)
 8005908:	2200      	movs	r2, #0
 800590a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800590c:	e35d      	b.n	8005fca <update_homing_sequence+0xada>

	case HOMING_DELAY_AFTER_LOW_PHOTO:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 800590e:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <update_homing_sequence+0x450>)
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005916:	4b15      	ldr	r3, [pc, #84]	@ (800596c <update_homing_sequence+0x47c>)
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 800591e:	4b14      	ldr	r3, [pc, #80]	@ (8005970 <update_homing_sequence+0x480>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3301      	adds	r3, #1
 8005924:	4a12      	ldr	r2, [pc, #72]	@ (8005970 <update_homing_sequence+0x480>)
 8005926:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 1500) {
 8005928:	4b11      	ldr	r3, [pc, #68]	@ (8005970 <update_homing_sequence+0x480>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005930:	4293      	cmp	r3, r2
 8005932:	f240 8385 	bls.w	8006040 <update_homing_sequence+0xb50>
			homing_state = HOMING_PRIS_UP_TO_UP_PHOTO;
 8005936:	4b0f      	ldr	r3, [pc, #60]	@ (8005974 <update_homing_sequence+0x484>)
 8005938:	2205      	movs	r2, #5
 800593a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800593c:	e380      	b.n	8006040 <update_homing_sequence+0xb50>
 800593e:	bf00      	nop
 8005940:	20000278 	.word	0x20000278
 8005944:	c37a0000 	.word	0xc37a0000
 8005948:	20000514 	.word	0x20000514
 800594c:	20000080 	.word	0x20000080
 8005950:	2000058c 	.word	0x2000058c
 8005954:	20000490 	.word	0x20000490
 8005958:	20000434 	.word	0x20000434
 800595c:	447a0000 	.word	0x447a0000
 8005960:	00000000 	.word	0x00000000
 8005964:	20000590 	.word	0x20000590
 8005968:	20000364 	.word	0x20000364
 800596c:	200002b8 	.word	0x200002b8
 8005970:	20000350 	.word	0x20000350
 8005974:	20000366 	.word	0x20000366
		static Trapezoidal_EvaStruct revZeroEva;
		static Trapezoidal_GenStruct revZeroGen;
		static float rev_zero_initial_pos;
		static float rev_zero_target_pos;

		if (!rev_to_zero_trajectory_started) {
 8005978:	4bc4      	ldr	r3, [pc, #784]	@ (8005c8c <update_homing_sequence+0x79c>)
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	f083 0301 	eor.w	r3, r3, #1
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d062      	beq.n	8005a4c <update_homing_sequence+0x55c>
			// Get current position and calculate shortest path to 0 degrees
			float current_rev_pos = revolute_encoder.rads;
 8005986:	4bc2      	ldr	r3, [pc, #776]	@ (8005c90 <update_homing_sequence+0x7a0>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	647b      	str	r3, [r7, #68]	@ 0x44
			float normalized_current = normalize_angle(current_rev_pos);
 800598c:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8005990:	f000 fb66 	bl	8006060 <normalize_angle>
 8005994:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
			float current_deg = normalized_current * 180.0f / PI;
 8005998:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800599c:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8005c94 <update_homing_sequence+0x7a4>
 80059a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80059a4:	eddf 6abc 	vldr	s13, [pc, #752]	@ 8005c98 <update_homing_sequence+0x7a8>
 80059a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059ac:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

			// Calculate shortest movement to 0 degrees
			float target_deg = 0.0f;
 80059b0:	f04f 0300 	mov.w	r3, #0
 80059b4:	63bb      	str	r3, [r7, #56]	@ 0x38
			float movement_deg = calculate_movement_deg(current_deg,
 80059b6:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 80059ba:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80059be:	f000 fb75 	bl	80060ac <calculate_movement_deg>
 80059c2:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
					target_deg);

			// Convert movement to radians and apply to absolute position
			float movement_rad = movement_deg * PI / 180.0f;
 80059c6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80059ca:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8005c98 <update_homing_sequence+0x7a8>
 80059ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80059d2:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8005c94 <update_homing_sequence+0x7a4>
 80059d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

			// Store initial and target positions
			rev_zero_initial_pos = current_rev_pos;
 80059de:	4aaf      	ldr	r2, [pc, #700]	@ (8005c9c <update_homing_sequence+0x7ac>)
 80059e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059e2:	6013      	str	r3, [r2, #0]
			rev_zero_target_pos = current_rev_pos + movement_rad;
 80059e4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80059e8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80059ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059f0:	4bab      	ldr	r3, [pc, #684]	@ (8005ca0 <update_homing_sequence+0x7b0>)
 80059f2:	edc3 7a00 	vstr	s15, [r3]

			// Generate trajectory from current position to calculated target
			Trapezoidal_Generator(&revZeroGen, rev_zero_initial_pos,
 80059f6:	4ba9      	ldr	r3, [pc, #676]	@ (8005c9c <update_homing_sequence+0x7ac>)
 80059f8:	ed93 8a00 	vldr	s16, [r3]
 80059fc:	4ba8      	ldr	r3, [pc, #672]	@ (8005ca0 <update_homing_sequence+0x7b0>)
 80059fe:	edd3 8a00 	vldr	s17, [r3]
					rev_zero_target_pos,
					ZGX45RGG_150RPM_Constant.traject_qd_max,
 8005a02:	4ba8      	ldr	r3, [pc, #672]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005a04:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
			Trapezoidal_Generator(&revZeroGen, rev_zero_initial_pos,
 8005a08:	4610      	mov	r0, r2
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	f7fb f8a2 	bl	8000b54 <__aeabi_d2f>
 8005a10:	4604      	mov	r4, r0
					ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8005a12:	4ba4      	ldr	r3, [pc, #656]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005a14:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
			Trapezoidal_Generator(&revZeroGen, rev_zero_initial_pos,
 8005a18:	4610      	mov	r0, r2
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	f7fb f89a 	bl	8000b54 <__aeabi_d2f>
 8005a20:	4603      	mov	r3, r0
 8005a22:	ee01 3a90 	vmov	s3, r3
 8005a26:	ee01 4a10 	vmov	s2, r4
 8005a2a:	eef0 0a68 	vmov.f32	s1, s17
 8005a2e:	eeb0 0a48 	vmov.f32	s0, s16
 8005a32:	489d      	ldr	r0, [pc, #628]	@ (8005ca8 <update_homing_sequence+0x7b8>)
 8005a34:	f7fe f980 	bl	8003d38 <Trapezoidal_Generator>

			// Reset trajectory evaluation
			revZeroEva.t = 0.0f;
 8005a38:	4b9c      	ldr	r3, [pc, #624]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005a3a:	f04f 0200 	mov.w	r2, #0
 8005a3e:	60da      	str	r2, [r3, #12]
			revZeroEva.isFinised = false;
 8005a40:	4b9a      	ldr	r3, [pc, #616]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	741a      	strb	r2, [r3, #16]

			rev_to_zero_trajectory_started = true;
 8005a46:	4b91      	ldr	r3, [pc, #580]	@ (8005c8c <update_homing_sequence+0x79c>)
 8005a48:	2201      	movs	r2, #1
 8005a4a:	701a      	strb	r2, [r3, #0]
		}

		// Update trajectory
		if (!revZeroEva.isFinised) {
 8005a4c:	4b97      	ldr	r3, [pc, #604]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005a4e:	7c1b      	ldrb	r3, [r3, #16]
 8005a50:	f083 0301 	eor.w	r3, r3, #1
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 82f4 	beq.w	8006044 <update_homing_sequence+0xb54>
			Trapezoidal_Evaluated(&revZeroGen, &revZeroEva,
 8005a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8005c9c <update_homing_sequence+0x7ac>)
 8005a5e:	ed93 8a00 	vldr	s16, [r3]
 8005a62:	4b8f      	ldr	r3, [pc, #572]	@ (8005ca0 <update_homing_sequence+0x7b0>)
 8005a64:	edd3 8a00 	vldr	s17, [r3]
					rev_zero_initial_pos, rev_zero_target_pos,
					ZGX45RGG_150RPM_Constant.traject_qd_max,
 8005a68:	4b8e      	ldr	r3, [pc, #568]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005a6a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
			Trapezoidal_Evaluated(&revZeroGen, &revZeroEva,
 8005a6e:	4610      	mov	r0, r2
 8005a70:	4619      	mov	r1, r3
 8005a72:	f7fb f86f 	bl	8000b54 <__aeabi_d2f>
 8005a76:	4604      	mov	r4, r0
					ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8005a78:	4b8a      	ldr	r3, [pc, #552]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005a7a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
			Trapezoidal_Evaluated(&revZeroGen, &revZeroEva,
 8005a7e:	4610      	mov	r0, r2
 8005a80:	4619      	mov	r1, r3
 8005a82:	f7fb f867 	bl	8000b54 <__aeabi_d2f>
 8005a86:	4603      	mov	r3, r0
 8005a88:	ee01 3a90 	vmov	s3, r3
 8005a8c:	ee01 4a10 	vmov	s2, r4
 8005a90:	eef0 0a68 	vmov.f32	s1, s17
 8005a94:	eeb0 0a48 	vmov.f32	s0, s16
 8005a98:	4984      	ldr	r1, [pc, #528]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005a9a:	4883      	ldr	r0, [pc, #524]	@ (8005ca8 <update_homing_sequence+0x7b8>)
 8005a9c:	f7fe fa0e 	bl	8003ebc <Trapezoidal_Evaluated>

			revolute_axis.position = revZeroEva.setposition;
 8005aa0:	4b82      	ldr	r3, [pc, #520]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a82      	ldr	r2, [pc, #520]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005aa6:	6013      	str	r3, [r2, #0]
			revolute_axis.velocity = revZeroEva.setvelocity;
 8005aa8:	4b80      	ldr	r3, [pc, #512]	@ (8005cac <update_homing_sequence+0x7bc>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	4a80      	ldr	r2, [pc, #512]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005aae:	6053      	str	r3, [r2, #4]

			// Use normal revolute control with trajectory
			revolute_axis.pos_error = revolute_axis.position
 8005ab0:	4b7f      	ldr	r3, [pc, #508]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005ab2:	ed93 8a00 	vldr	s16, [r3]
					- normalize_angle(revolute_encoder.rads);
 8005ab6:	4b76      	ldr	r3, [pc, #472]	@ (8005c90 <update_homing_sequence+0x7a0>)
 8005ab8:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005abc:	eeb0 0a67 	vmov.f32	s0, s15
 8005ac0:	f000 face 	bl	8006060 <normalize_angle>
 8005ac4:	eef0 7a40 	vmov.f32	s15, s0
 8005ac8:	ee78 7a67 	vsub.f32	s15, s16, s15
			revolute_axis.pos_error = revolute_axis.position
 8005acc:	4b78      	ldr	r3, [pc, #480]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005ace:	edc3 7a05 	vstr	s15, [r3, #20]

			// Ensure error uses the shortest path for control
			if (revolute_axis.pos_error > PI) {
 8005ad2:	4b77      	ldr	r3, [pc, #476]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005ad4:	edd3 7a05 	vldr	s15, [r3, #20]
 8005ad8:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8005c98 <update_homing_sequence+0x7a8>
 8005adc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae4:	dd09      	ble.n	8005afa <update_homing_sequence+0x60a>
				revolute_axis.pos_error -= 2.0f * PI;
 8005ae6:	4b72      	ldr	r3, [pc, #456]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005ae8:	edd3 7a05 	vldr	s15, [r3, #20]
 8005aec:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8005cb4 <update_homing_sequence+0x7c4>
 8005af0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005af4:	4b6e      	ldr	r3, [pc, #440]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005af6:	edc3 7a05 	vstr	s15, [r3, #20]
			}
			if (revolute_axis.pos_error < -PI) {
 8005afa:	4b6d      	ldr	r3, [pc, #436]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005afc:	edd3 7a05 	vldr	s15, [r3, #20]
 8005b00:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8005cb8 <update_homing_sequence+0x7c8>
 8005b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b0c:	d509      	bpl.n	8005b22 <update_homing_sequence+0x632>
				revolute_axis.pos_error += 2.0f * PI;
 8005b0e:	4b68      	ldr	r3, [pc, #416]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b10:	edd3 7a05 	vldr	s15, [r3, #20]
 8005b14:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8005cb4 <update_homing_sequence+0x7c4>
 8005b18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b1c:	4b64      	ldr	r3, [pc, #400]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b1e:	edc3 7a05 	vstr	s15, [r3, #20]
			}

			revolute_axis.command_vel = PWM_Satuation(
 8005b22:	4b63      	ldr	r3, [pc, #396]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b24:	edd3 7a05 	vldr	s15, [r3, #20]
 8005b28:	eeb0 0a67 	vmov.f32	s0, s15
 8005b2c:	4863      	ldr	r0, [pc, #396]	@ (8005cbc <update_homing_sequence+0x7cc>)
 8005b2e:	f7fb fb73 	bl	8001218 <PID_CONTROLLER_Compute>
 8005b32:	eeb0 8a40 	vmov.f32	s16, s0
					PID_CONTROLLER_Compute(&revolute_position_pid,
							revolute_axis.pos_error),
					ZGX45RGG_150RPM_Constant.qd_max,
 8005b36:	4b5b      	ldr	r3, [pc, #364]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005b38:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
			revolute_axis.command_vel = PWM_Satuation(
 8005b3c:	4610      	mov	r0, r2
 8005b3e:	4619      	mov	r1, r3
 8005b40:	f7fa ffc0 	bl	8000ac4 <__aeabi_d2iz>
 8005b44:	4604      	mov	r4, r0
					-ZGX45RGG_150RPM_Constant.qd_max);
 8005b46:	4b57      	ldr	r3, [pc, #348]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005b48:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005b4c:	60ba      	str	r2, [r7, #8]
 8005b4e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005b52:	60fb      	str	r3, [r7, #12]
			revolute_axis.command_vel = PWM_Satuation(
 8005b54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b58:	f7fa ffb4 	bl	8000ac4 <__aeabi_d2iz>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4620      	mov	r0, r4
 8005b62:	eeb0 0a48 	vmov.f32	s0, s16
 8005b66:	f7fb faf5 	bl	8001154 <PWM_Satuation>
 8005b6a:	ee07 0a90 	vmov	s15, r0
 8005b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b72:	4b4f      	ldr	r3, [pc, #316]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b74:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

			// Add velocity feedforward for trajectory
			revolute_axis.vel_error = revolute_axis.command_vel
 8005b78:	4b4d      	ldr	r3, [pc, #308]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b7a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
					+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 8005b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b80:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b88:	4b49      	ldr	r3, [pc, #292]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b8a:	edd3 7a07 	vldr	s15, [r3, #28]
 8005b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
			revolute_axis.vel_error = revolute_axis.command_vel
 8005b92:	4b47      	ldr	r3, [pc, #284]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b94:	edc3 7a06 	vstr	s15, [r3, #24]

			revolute_axis.command_pos = PWM_Satuation(
 8005b98:	4b45      	ldr	r3, [pc, #276]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005b9a:	edd3 7a06 	vldr	s15, [r3, #24]
 8005b9e:	eeb0 0a67 	vmov.f32	s0, s15
 8005ba2:	4847      	ldr	r0, [pc, #284]	@ (8005cc0 <update_homing_sequence+0x7d0>)
 8005ba4:	f7fb fb38 	bl	8001218 <PID_CONTROLLER_Compute>
 8005ba8:	eeb0 8a40 	vmov.f32	s16, s0
					PID_CONTROLLER_Compute(&revolute_velocity_pid,
							revolute_axis.vel_error),
					ZGX45RGG_150RPM_Constant.U_max,
 8005bac:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005bae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
			revolute_axis.command_pos = PWM_Satuation(
 8005bb2:	4610      	mov	r0, r2
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	f7fa ff85 	bl	8000ac4 <__aeabi_d2iz>
 8005bba:	4604      	mov	r4, r0
					-ZGX45RGG_150RPM_Constant.U_max);
 8005bbc:	4b39      	ldr	r3, [pc, #228]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005bbe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005bc2:	603a      	str	r2, [r7, #0]
 8005bc4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005bc8:	607b      	str	r3, [r7, #4]
			revolute_axis.command_pos = PWM_Satuation(
 8005bca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005bce:	f7fa ff79 	bl	8000ac4 <__aeabi_d2iz>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	eeb0 0a48 	vmov.f32	s0, s16
 8005bdc:	f7fb faba 	bl	8001154 <PWM_Satuation>
 8005be0:	ee07 0a90 	vmov	s15, r0
 8005be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005be8:	4b31      	ldr	r3, [pc, #196]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005bea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

			// Add feedforward compensation
			revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8005bee:	4b30      	ldr	r3, [pc, #192]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8005bf4:	eeb0 0a67 	vmov.f32	s0, s15
 8005bf8:	4832      	ldr	r0, [pc, #200]	@ (8005cc4 <update_homing_sequence+0x7d4>)
 8005bfa:	f7fb fccd 	bl	8001598 <REVOLUTE_MOTOR_FFD_Compute>
 8005bfe:	eef0 7a40 	vmov.f32	s15, s0
 8005c02:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c04:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
					revolute_axis.velocity);
			revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005c08:	4b21      	ldr	r3, [pc, #132]	@ (8005c90 <update_homing_sequence+0x7a0>)
 8005c0a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
					revolute_encoder.rads, 0.0f,
					prismatic_encoder.mm / 1000.0f);
 8005c0e:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc8 <update_homing_sequence+0x7d8>)
 8005c10:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
			revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005c14:	ed9f 6a2d 	vldr	s12, [pc, #180]	@ 8005ccc <update_homing_sequence+0x7dc>
 8005c18:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005c1c:	eeb0 1a66 	vmov.f32	s2, s13
 8005c20:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8005cd0 <update_homing_sequence+0x7e0>
 8005c24:	eeb0 0a47 	vmov.f32	s0, s14
 8005c28:	482a      	ldr	r0, [pc, #168]	@ (8005cd4 <update_homing_sequence+0x7e4>)
 8005c2a:	f7fb fd49 	bl	80016c0 <REVOLUTE_MOTOR_DFD_Compute>
 8005c2e:	eef0 7a40 	vmov.f32	s15, s0
 8005c32:	4b1f      	ldr	r3, [pc, #124]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c34:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			revolute_axis.command_pos += revolute_axis.ffd + revolute_axis.dfd;
 8005c38:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c3a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c40:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005c44:	4b1a      	ldr	r3, [pc, #104]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c46:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c52:	4b17      	ldr	r3, [pc, #92]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c54:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

			revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005c58:	4b15      	ldr	r3, [pc, #84]	@ (8005cb0 <update_homing_sequence+0x7c0>)
 8005c5a:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
					ZGX45RGG_150RPM_Constant.U_max,
 8005c5e:	4b11      	ldr	r3, [pc, #68]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005c60:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
			revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005c64:	4610      	mov	r0, r2
 8005c66:	4619      	mov	r1, r3
 8005c68:	f7fa ff2c 	bl	8000ac4 <__aeabi_d2iz>
 8005c6c:	4604      	mov	r4, r0
					-ZGX45RGG_150RPM_Constant.U_max);
 8005c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <update_homing_sequence+0x7b4>)
 8005c70:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005c74:	4615      	mov	r5, r2
 8005c76:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
			revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	f7fa ff21 	bl	8000ac4 <__aeabi_d2iz>
 8005c82:	4603      	mov	r3, r0
 8005c84:	4619      	mov	r1, r3
 8005c86:	4620      	mov	r0, r4
 8005c88:	e026      	b.n	8005cd8 <update_homing_sequence+0x7e8>
 8005c8a:	bf00      	nop
 8005c8c:	2000036a 	.word	0x2000036a
 8005c90:	20000490 	.word	0x20000490
 8005c94:	43340000 	.word	0x43340000
 8005c98:	40490fdb 	.word	0x40490fdb
 8005c9c:	2000036c 	.word	0x2000036c
 8005ca0:	20000370 	.word	0x20000370
 8005ca4:	20000000 	.word	0x20000000
 8005ca8:	20000374 	.word	0x20000374
 8005cac:	20000388 	.word	0x20000388
 8005cb0:	200002b8 	.word	0x200002b8
 8005cb4:	40c90fdb 	.word	0x40c90fdb
 8005cb8:	c0490fdb 	.word	0xc0490fdb
 8005cbc:	2000053c 	.word	0x2000053c
 8005cc0:	20000564 	.word	0x20000564
 8005cc4:	20000598 	.word	0x20000598
 8005cc8:	20000434 	.word	0x20000434
 8005ccc:	447a0000 	.word	0x447a0000
 8005cd0:	00000000 	.word	0x00000000
 8005cd4:	2000059c 	.word	0x2000059c
 8005cd8:	eeb0 0a48 	vmov.f32	s0, s16
 8005cdc:	f7fb fa3a 	bl	8001154 <PWM_Satuation>
 8005ce0:	ee07 0a90 	vmov	s15, r0
 8005ce4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ce8:	4bbb      	ldr	r3, [pc, #748]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005cea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

			if (revZeroEva.isFinised) {
 8005cee:	4bbb      	ldr	r3, [pc, #748]	@ (8005fdc <update_homing_sequence+0xaec>)
 8005cf0:	7c1b      	ldrb	r3, [r3, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 81a6 	beq.w	8006044 <update_homing_sequence+0xb54>
				// Trajectory complete, stop and start delay
				revolute_axis.command_pos = 0.0f;
 8005cf8:	4bb7      	ldr	r3, [pc, #732]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005cfa:	f04f 0200 	mov.w	r2, #0
 8005cfe:	625a      	str	r2, [r3, #36]	@ 0x24
				prismatic_axis.command_pos = 0.0f;
 8005d00:	4bb7      	ldr	r3, [pc, #732]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005d02:	f04f 0200 	mov.w	r2, #0
 8005d06:	625a      	str	r2, [r3, #36]	@ 0x24
				revolute_axis.velocity = 0.0f;
 8005d08:	4bb3      	ldr	r3, [pc, #716]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d0a:	f04f 0200 	mov.w	r2, #0
 8005d0e:	605a      	str	r2, [r3, #4]
				revolute_axis.ffd = 0.0f;
 8005d10:	4bb1      	ldr	r3, [pc, #708]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
				revolute_axis.dfd = 0.0f;
 8005d18:	4baf      	ldr	r3, [pc, #700]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d1a:	f04f 0200 	mov.w	r2, #0
 8005d1e:	62da      	str	r2, [r3, #44]	@ 0x2c

				motion_delay_timer = 0;
 8005d20:	4bb0      	ldr	r3, [pc, #704]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_DELAY_AFTER_ZERO_DEG;
 8005d26:	4bb0      	ldr	r3, [pc, #704]	@ (8005fe8 <update_homing_sequence+0xaf8>)
 8005d28:	2208      	movs	r2, #8
 8005d2a:	701a      	strb	r2, [r3, #0]
				prox_count = 0; // Reset prox counter for next stage
 8005d2c:	4baf      	ldr	r3, [pc, #700]	@ (8005fec <update_homing_sequence+0xafc>)
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
				rev_to_zero_trajectory_started = false; // Reset for next time
 8005d32:	4baf      	ldr	r3, [pc, #700]	@ (8005ff0 <update_homing_sequence+0xb00>)
 8005d34:	2200      	movs	r2, #0
 8005d36:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8005d38:	e184      	b.n	8006044 <update_homing_sequence+0xb54>

	case HOMING_DELAY_AFTER_ZERO_DEG:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005d3a:	4ba9      	ldr	r3, [pc, #676]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005d3c:	f04f 0200 	mov.w	r2, #0
 8005d40:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005d42:	4ba5      	ldr	r3, [pc, #660]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005d4a:	4ba6      	ldr	r3, [pc, #664]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	4aa4      	ldr	r2, [pc, #656]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005d52:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 1500) {
 8005d54:	4ba3      	ldr	r3, [pc, #652]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	f240 8173 	bls.w	8006048 <update_homing_sequence+0xb58>
			homing_state = HOMING_REV_CW_TO_PROX1;
 8005d62:	4ba1      	ldr	r3, [pc, #644]	@ (8005fe8 <update_homing_sequence+0xaf8>)
 8005d64:	2209      	movs	r2, #9
 8005d66:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005d68:	e16e      	b.n	8006048 <update_homing_sequence+0xb58>

	case HOMING_REV_CW_TO_PROX1:
		// Move revolute clockwise with velocity control until prox count = 1
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
				- revolute_axis.kalman_velocity;
 8005d6a:	4b9b      	ldr	r3, [pc, #620]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d6c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005d70:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005d74:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
 8005d78:	4b97      	ldr	r3, [pc, #604]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d7a:	edc3 7a06 	vstr	s15, [r3, #24]
		revolute_axis.command_pos = PWM_Satuation(
 8005d7e:	4b96      	ldr	r3, [pc, #600]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005d80:	edd3 7a06 	vldr	s15, [r3, #24]
 8005d84:	eeb0 0a67 	vmov.f32	s0, s15
 8005d88:	489a      	ldr	r0, [pc, #616]	@ (8005ff4 <update_homing_sequence+0xb04>)
 8005d8a:	f7fb fa45 	bl	8001218 <PID_CONTROLLER_Compute>
 8005d8e:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&revolute_velocity_pid,
						revolute_axis.vel_error),
				ZGX45RGG_150RPM_Constant.U_max,
 8005d92:	4b99      	ldr	r3, [pc, #612]	@ (8005ff8 <update_homing_sequence+0xb08>)
 8005d94:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(
 8005d98:	4610      	mov	r0, r2
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	f7fa fe92 	bl	8000ac4 <__aeabi_d2iz>
 8005da0:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8005da2:	4b95      	ldr	r3, [pc, #596]	@ (8005ff8 <update_homing_sequence+0xb08>)
 8005da4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005da8:	4692      	mov	sl, r2
 8005daa:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(
 8005dae:	4650      	mov	r0, sl
 8005db0:	4659      	mov	r1, fp
 8005db2:	f7fa fe87 	bl	8000ac4 <__aeabi_d2iz>
 8005db6:	4603      	mov	r3, r0
 8005db8:	4619      	mov	r1, r3
 8005dba:	4620      	mov	r0, r4
 8005dbc:	eeb0 0a48 	vmov.f32	s0, s16
 8005dc0:	f7fb f9c8 	bl	8001154 <PWM_Satuation>
 8005dc4:	ee07 0a90 	vmov	s15, r0
 8005dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dcc:	4b82      	ldr	r3, [pc, #520]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005dce:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8005dd2:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8005dd6:	4889      	ldr	r0, [pc, #548]	@ (8005ffc <update_homing_sequence+0xb0c>)
 8005dd8:	f7fb fbde 	bl	8001598 <REVOLUTE_MOTOR_FFD_Compute>
 8005ddc:	eef0 7a40 	vmov.f32	s15, s0
 8005de0:	4b7d      	ldr	r3, [pc, #500]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005de2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_REV_VELOCITY);
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005de6:	4b86      	ldr	r3, [pc, #536]	@ (8006000 <update_homing_sequence+0xb10>)
 8005de8:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005dec:	4b85      	ldr	r3, [pc, #532]	@ (8006004 <update_homing_sequence+0xb14>)
 8005dee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005df2:	ed9f 6a85 	vldr	s12, [pc, #532]	@ 8006008 <update_homing_sequence+0xb18>
 8005df6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005dfa:	eeb0 1a66 	vmov.f32	s2, s13
 8005dfe:	eddf 0a83 	vldr	s1, [pc, #524]	@ 800600c <update_homing_sequence+0xb1c>
 8005e02:	eeb0 0a47 	vmov.f32	s0, s14
 8005e06:	4882      	ldr	r0, [pc, #520]	@ (8006010 <update_homing_sequence+0xb20>)
 8005e08:	f7fb fc5a 	bl	80016c0 <REVOLUTE_MOTOR_DFD_Compute>
 8005e0c:	eef0 7a40 	vmov.f32	s15, s0
 8005e10:	4b71      	ldr	r3, [pc, #452]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e12:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		revolute_axis.command_pos += revolute_axis.ffd + revolute_axis.dfd;
 8005e16:	4b70      	ldr	r3, [pc, #448]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e18:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005e1c:	4b6e      	ldr	r3, [pc, #440]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e1e:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005e22:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e24:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005e28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e30:	4b69      	ldr	r3, [pc, #420]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e32:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005e36:	4b68      	ldr	r3, [pc, #416]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e38:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_150RPM_Constant.U_max,
 8005e3c:	4b6e      	ldr	r3, [pc, #440]	@ (8005ff8 <update_homing_sequence+0xb08>)
 8005e3e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005e42:	4610      	mov	r0, r2
 8005e44:	4619      	mov	r1, r3
 8005e46:	f7fa fe3d 	bl	8000ac4 <__aeabi_d2iz>
 8005e4a:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8005e4c:	4b6a      	ldr	r3, [pc, #424]	@ (8005ff8 <update_homing_sequence+0xb08>)
 8005e4e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005e52:	4690      	mov	r8, r2
 8005e54:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005e58:	4640      	mov	r0, r8
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	f7fa fe32 	bl	8000ac4 <__aeabi_d2iz>
 8005e60:	4603      	mov	r3, r0
 8005e62:	4619      	mov	r1, r3
 8005e64:	4620      	mov	r0, r4
 8005e66:	eeb0 0a48 	vmov.f32	s0, s16
 8005e6a:	f7fb f973 	bl	8001154 <PWM_Satuation>
 8005e6e:	ee07 0a90 	vmov	s15, r0
 8005e72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e76:	4b58      	ldr	r3, [pc, #352]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e78:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (prox_count >= 1) {
 8005e7c:	4b5b      	ldr	r3, [pc, #364]	@ (8005fec <update_homing_sequence+0xafc>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 80e3 	beq.w	800604c <update_homing_sequence+0xb5c>
			// Found prox sensor, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 8005e86:	4b56      	ldr	r3, [pc, #344]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 8005e8e:	4b52      	ldr	r3, [pc, #328]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005e96:	4b53      	ldr	r3, [pc, #332]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_PROX;
 8005e9c:	4b52      	ldr	r3, [pc, #328]	@ (8005fe8 <update_homing_sequence+0xaf8>)
 8005e9e:	220a      	movs	r2, #10
 8005ea0:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005ea2:	e0d3      	b.n	800604c <update_homing_sequence+0xb5c>

	case HOMING_DELAY_AFTER_PROX:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005ea4:	4b4e      	ldr	r3, [pc, #312]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005ea6:	f04f 0200 	mov.w	r2, #0
 8005eaa:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005eac:	4b4a      	ldr	r3, [pc, #296]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005eae:	f04f 0200 	mov.w	r2, #0
 8005eb2:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	4a4a      	ldr	r2, [pc, #296]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005ebc:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 1500) {
 8005ebe:	4b49      	ldr	r3, [pc, #292]	@ (8005fe4 <update_homing_sequence+0xaf4>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	f240 80c2 	bls.w	8006050 <update_homing_sequence+0xb60>
			homing_state = HOMING_COMPLETE;
 8005ecc:	4b46      	ldr	r3, [pc, #280]	@ (8005fe8 <update_homing_sequence+0xaf8>)
 8005ece:	220b      	movs	r2, #11
 8005ed0:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005ed2:	e0bd      	b.n	8006050 <update_homing_sequence+0xb60>

	case HOMING_COMPLETE:
		memset(&prismatic_axis, 0, sizeof(AxisState_t));
 8005ed4:	2240      	movs	r2, #64	@ 0x40
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	4841      	ldr	r0, [pc, #260]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005eda:	f00a fc57 	bl	801078c <memset>
		memset(&revolute_axis, 0, sizeof(AxisState_t));
 8005ede:	2240      	movs	r2, #64	@ 0x40
 8005ee0:	2100      	movs	r1, #0
 8005ee2:	483d      	ldr	r0, [pc, #244]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005ee4:	f00a fc52 	bl	801078c <memset>

		Kalman_Reset(&revolute_kalman);
 8005ee8:	484a      	ldr	r0, [pc, #296]	@ (8006014 <update_homing_sequence+0xb24>)
 8005eea:	f7ff f8e5 	bl	80050b8 <Kalman_Reset>
		MotorKalman_Reset(&prismatic_kalman);
 8005eee:	484a      	ldr	r0, [pc, #296]	@ (8006018 <update_homing_sequence+0xb28>)
 8005ef0:	f7fc fa18 	bl	8002324 <MotorKalman_Reset>

		// Prismatic: 0.0mm (up photo position)
		prismatic_encoder.mm = 0.0f;
 8005ef4:	4b43      	ldr	r3, [pc, #268]	@ (8006004 <update_homing_sequence+0xb14>)
 8005ef6:	f04f 0200 	mov.w	r2, #0
 8005efa:	649a      	str	r2, [r3, #72]	@ 0x48
		prismatic_encoder.pulses = 0;
 8005efc:	4b41      	ldr	r3, [pc, #260]	@ (8006004 <update_homing_sequence+0xb14>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	639a      	str	r2, [r3, #56]	@ 0x38
		prismatic_encoder.revs = 0.0f;
 8005f02:	4b40      	ldr	r3, [pc, #256]	@ (8006004 <update_homing_sequence+0xb14>)
 8005f04:	f04f 0200 	mov.w	r2, #0
 8005f08:	63da      	str	r2, [r3, #60]	@ 0x3c
		prismatic_encoder.rads = 0.0f;
 8005f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8006004 <update_homing_sequence+0xb14>)
 8005f0c:	f04f 0200 	mov.w	r2, #0
 8005f10:	641a      	str	r2, [r3, #64]	@ 0x40

		// Revolute: -5.18 (prox sensor position)
		float target_home_deg = -5.18f;
 8005f12:	4b42      	ldr	r3, [pc, #264]	@ (800601c <update_homing_sequence+0xb2c>)
 8005f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
		float target_home_rad = target_home_deg * PI / 180.0f;
 8005f16:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8005f1a:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8006020 <update_homing_sequence+0xb30>
 8005f1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005f22:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8006024 <update_homing_sequence+0xb34>
 8005f26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f2a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		revolute_encoder.rads = target_home_rad;
 8005f2e:	4a34      	ldr	r2, [pc, #208]	@ (8006000 <update_homing_sequence+0xb10>)
 8005f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f32:	6413      	str	r3, [r2, #64]	@ 0x40
		revolute_encoder.revs = target_home_rad / (2.0f * PI);
 8005f34:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005f38:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006028 <update_homing_sequence+0xb38>
 8005f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f40:	4b2f      	ldr	r3, [pc, #188]	@ (8006000 <update_homing_sequence+0xb10>)
 8005f42:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
		revolute_encoder.pulses = (int32_t) (target_home_rad * ENC_PPR
				* MOTOR2_RATIO / (2.0f * PI));
 8005f46:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8005f48:	f7fa faca 	bl	80004e0 <__aeabi_f2d>
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	4b36      	ldr	r3, [pc, #216]	@ (800602c <update_homing_sequence+0xb3c>)
 8005f52:	f7fa fb1d 	bl	8000590 <__aeabi_dmul>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	4610      	mov	r0, r2
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	a31c      	add	r3, pc, #112	@ (adr r3, 8005fd0 <update_homing_sequence+0xae0>)
 8005f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f64:	f7fa fc3e 	bl	80007e4 <__aeabi_ddiv>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	460b      	mov	r3, r1
		revolute_encoder.pulses = (int32_t) (target_home_rad * ENC_PPR
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	4619      	mov	r1, r3
 8005f70:	f7fa fda8 	bl	8000ac4 <__aeabi_d2iz>
 8005f74:	4603      	mov	r3, r0
 8005f76:	4a22      	ldr	r2, [pc, #136]	@ (8006000 <update_homing_sequence+0xb10>)
 8005f78:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_encoder.mm = 0.0f;
 8005f7a:	4b21      	ldr	r3, [pc, #132]	@ (8006000 <update_homing_sequence+0xb10>)
 8005f7c:	f04f 0200 	mov.w	r2, #0
 8005f80:	649a      	str	r2, [r3, #72]	@ 0x48

		// Set axis position setpoints to match encoder values
		prismatic_axis.position = 0.0f;
 8005f82:	4b17      	ldr	r3, [pc, #92]	@ (8005fe0 <update_homing_sequence+0xaf0>)
 8005f84:	f04f 0200 	mov.w	r2, #0
 8005f88:	601a      	str	r2, [r3, #0]
		revolute_axis.position = target_home_rad;
 8005f8a:	4a13      	ldr	r2, [pc, #76]	@ (8005fd8 <update_homing_sequence+0xae8>)
 8005f8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f8e:	6013      	str	r3, [r2, #0]

		// Complete homing sequence
		homing_active = false;
 8005f90:	4b27      	ldr	r3, [pc, #156]	@ (8006030 <update_homing_sequence+0xb40>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	701a      	strb	r2, [r3, #0]
		first_startup = false;
 8005f96:	4b27      	ldr	r3, [pc, #156]	@ (8006034 <update_homing_sequence+0xb44>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	701a      	strb	r2, [r3, #0]
		homing_state = HOMING_IDLE;
 8005f9c:	4b12      	ldr	r3, [pc, #72]	@ (8005fe8 <update_homing_sequence+0xaf8>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	701a      	strb	r2, [r3, #0]

		// Reset all flags and counters
		up_photo = false;
 8005fa2:	4b25      	ldr	r3, [pc, #148]	@ (8006038 <update_homing_sequence+0xb48>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	701a      	strb	r2, [r3, #0]
		low_photo = false;
 8005fa8:	4b24      	ldr	r3, [pc, #144]	@ (800603c <update_homing_sequence+0xb4c>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	701a      	strb	r2, [r3, #0]
		prox_count = 0;
 8005fae:	4b0f      	ldr	r3, [pc, #60]	@ (8005fec <update_homing_sequence+0xafc>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
		break;
 8005fb4:	e04d      	b.n	8006052 <update_homing_sequence+0xb62>
		return;
 8005fb6:	bf00      	nop
 8005fb8:	e04b      	b.n	8006052 <update_homing_sequence+0xb62>

	case HOMING_IDLE:
	default:
		break;
 8005fba:	bf00      	nop
 8005fbc:	e049      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8005fbe:	bf00      	nop
 8005fc0:	e047      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8005fc2:	bf00      	nop
 8005fc4:	e045      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8005fc6:	bf00      	nop
 8005fc8:	e043      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8005fca:	bf00      	nop
 8005fcc:	e041      	b.n	8006052 <update_homing_sequence+0xb62>
 8005fce:	bf00      	nop
 8005fd0:	60000000 	.word	0x60000000
 8005fd4:	401921fb 	.word	0x401921fb
 8005fd8:	200002b8 	.word	0x200002b8
 8005fdc:	20000388 	.word	0x20000388
 8005fe0:	20000278 	.word	0x20000278
 8005fe4:	20000350 	.word	0x20000350
 8005fe8:	20000366 	.word	0x20000366
 8005fec:	20000360 	.word	0x20000360
 8005ff0:	2000036a 	.word	0x2000036a
 8005ff4:	20000564 	.word	0x20000564
 8005ff8:	20000000 	.word	0x20000000
 8005ffc:	20000598 	.word	0x20000598
 8006000:	20000490 	.word	0x20000490
 8006004:	20000434 	.word	0x20000434
 8006008:	447a0000 	.word	0x447a0000
 800600c:	00000000 	.word	0x00000000
 8006010:	2000059c 	.word	0x2000059c
 8006014:	20001524 	.word	0x20001524
 8006018:	200011b8 	.word	0x200011b8
 800601c:	c0a5c28f 	.word	0xc0a5c28f
 8006020:	40490fdb 	.word	0x40490fdb
 8006024:	43340000 	.word	0x43340000
 8006028:	40c90fdb 	.word	0x40c90fdb
 800602c:	40c00000 	.word	0x40c00000
 8006030:	20000367 	.word	0x20000367
 8006034:	2000012f 	.word	0x2000012f
 8006038:	20000364 	.word	0x20000364
 800603c:	20000365 	.word	0x20000365
		break;
 8006040:	bf00      	nop
 8006042:	e006      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8006044:	bf00      	nop
 8006046:	e004      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8006048:	bf00      	nop
 800604a:	e002      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 800604c:	bf00      	nop
 800604e:	e000      	b.n	8006052 <update_homing_sequence+0xb62>
		break;
 8006050:	bf00      	nop
	}
}
 8006052:	3754      	adds	r7, #84	@ 0x54
 8006054:	46bd      	mov	sp, r7
 8006056:	ecbd 8b02 	vpop	{d8}
 800605a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605e:	bf00      	nop

08006060 <normalize_angle>:

float normalize_angle(float angle_rad) {
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	ed87 0a01 	vstr	s0, [r7, #4]
	float result = fmodf(angle_rad, 2.0f * PI);
 800606a:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80060a8 <normalize_angle+0x48>
 800606e:	ed97 0a01 	vldr	s0, [r7, #4]
 8006072:	f00a fc85 	bl	8010980 <fmodf>
 8006076:	ed87 0a03 	vstr	s0, [r7, #12]
	if (result < 0.0f) {
 800607a:	edd7 7a03 	vldr	s15, [r7, #12]
 800607e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006086:	d507      	bpl.n	8006098 <normalize_angle+0x38>
		result += 2.0f * PI;
 8006088:	edd7 7a03 	vldr	s15, [r7, #12]
 800608c:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80060a8 <normalize_angle+0x48>
 8006090:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006094:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return result;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	ee07 3a90 	vmov	s15, r3
}
 800609e:	eeb0 0a67 	vmov.f32	s0, s15
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40c90fdb 	.word	0x40c90fdb

080060ac <calculate_movement_deg>:

float calculate_movement_deg(float current_deg, float target_deg) {
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80060b6:	edc7 0a00 	vstr	s1, [r7]
	float movement = 0.0f;
 80060ba:	f04f 0300 	mov.w	r3, #0
 80060be:	60fb      	str	r3, [r7, #12]

	// If both angles are on the same side of 180
	if ((current_deg < 180.0f && target_deg < 180.0f)
 80060c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80060c4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8006228 <calculate_movement_deg+0x17c>
 80060c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060d0:	d508      	bpl.n	80060e4 <calculate_movement_deg+0x38>
 80060d2:	edd7 7a00 	vldr	s15, [r7]
 80060d6:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8006228 <calculate_movement_deg+0x17c>
 80060da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e2:	d411      	bmi.n	8006108 <calculate_movement_deg+0x5c>
			|| (current_deg >= 180.0f && target_deg >= 180.0f)) {
 80060e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80060e8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8006228 <calculate_movement_deg+0x17c>
 80060ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f4:	db33      	blt.n	800615e <calculate_movement_deg+0xb2>
 80060f6:	edd7 7a00 	vldr	s15, [r7]
 80060fa:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8006228 <calculate_movement_deg+0x17c>
 80060fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006106:	db2a      	blt.n	800615e <calculate_movement_deg+0xb2>
		// Simple case - take shortest path
		movement = target_deg - current_deg;
 8006108:	ed97 7a00 	vldr	s14, [r7]
 800610c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006114:	edc7 7a03 	vstr	s15, [r7, #12]

		// Ensure shortest path
		if (movement > 180.0f)
 8006118:	edd7 7a03 	vldr	s15, [r7, #12]
 800611c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006228 <calculate_movement_deg+0x17c>
 8006120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006128:	dd07      	ble.n	800613a <calculate_movement_deg+0x8e>
			movement -= 360.0f;
 800612a:	edd7 7a03 	vldr	s15, [r7, #12]
 800612e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800622c <calculate_movement_deg+0x180>
 8006132:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006136:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 800613a:	edd7 7a03 	vldr	s15, [r7, #12]
 800613e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8006230 <calculate_movement_deg+0x184>
 8006142:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800614a:	d562      	bpl.n	8006212 <calculate_movement_deg+0x166>
			movement += 360.0f;
 800614c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006150:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800622c <calculate_movement_deg+0x180>
 8006154:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006158:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 800615c:	e059      	b.n	8006212 <calculate_movement_deg+0x166>
	}
	// If we need to cross the 180 boundary
	else {
		// If we need to cross the 180 boundary
		if (current_deg < 180.0f) {
 800615e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006162:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006228 <calculate_movement_deg+0x17c>
 8006166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800616a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616e:	d52a      	bpl.n	80061c6 <calculate_movement_deg+0x11a>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180.0f) {
 8006170:	edd7 7a00 	vldr	s15, [r7]
 8006174:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8006228 <calculate_movement_deg+0x17c>
 8006178:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800617c:	ed97 7a01 	vldr	s14, [r7, #4]
 8006180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006188:	d50e      	bpl.n	80061a8 <calculate_movement_deg+0xfc>
				movement = -(current_deg + (360.0f - target_deg)); // Negative = clockwise
 800618a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800622c <calculate_movement_deg+0x180>
 800618e:	edd7 7a00 	vldr	s15, [r7]
 8006192:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006196:	edd7 7a01 	vldr	s15, [r7, #4]
 800619a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800619e:	eef1 7a67 	vneg.f32	s15, s15
 80061a2:	edc7 7a03 	vstr	s15, [r7, #12]
 80061a6:	e034      	b.n	8006212 <calculate_movement_deg+0x166>
			} else {
				movement = -(current_deg - target_deg + 360.0f); // Negative = clockwise
 80061a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80061ac:	edd7 7a00 	vldr	s15, [r7]
 80061b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061b4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800622c <calculate_movement_deg+0x180>
 80061b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061bc:	eef1 7a67 	vneg.f32	s15, s15
 80061c0:	edc7 7a03 	vstr	s15, [r7, #12]
 80061c4:	e025      	b.n	8006212 <calculate_movement_deg+0x166>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180.0f) {
 80061c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80061ca:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8006228 <calculate_movement_deg+0x17c>
 80061ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80061d2:	ed97 7a00 	vldr	s14, [r7]
 80061d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061de:	d50c      	bpl.n	80061fa <calculate_movement_deg+0x14e>
				movement = 360.0f - current_deg + target_deg; // Positive = counterclockwise
 80061e0:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800622c <calculate_movement_deg+0x180>
 80061e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80061e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061ec:	ed97 7a00 	vldr	s14, [r7]
 80061f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061f4:	edc7 7a03 	vstr	s15, [r7, #12]
 80061f8:	e00b      	b.n	8006212 <calculate_movement_deg+0x166>
			} else {
				movement = target_deg - current_deg + 360.0f; // Positive = counterclockwise
 80061fa:	ed97 7a00 	vldr	s14, [r7]
 80061fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8006202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006206:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800622c <calculate_movement_deg+0x180>
 800620a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800620e:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}

	return movement;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	ee07 3a90 	vmov	s15, r3
}
 8006218:	eeb0 0a67 	vmov.f32	s0, s15
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	43340000 	.word	0x43340000
 800622c:	43b40000 	.word	0x43b40000
 8006230:	c3340000 	.word	0xc3340000

08006234 <start_combined_trajectory>:

void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8006234:	b590      	push	{r4, r7, lr}
 8006236:	ed2d 8b02 	vpush	{d8}
 800623a:	b089      	sub	sp, #36	@ 0x24
 800623c:	af00      	add	r7, sp, #0
 800623e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006242:	edc7 0a00 	vstr	s1, [r7]
	// Get current positions
	float pris_current = prismatic_encoder.mm;
 8006246:	4b4c      	ldr	r3, [pc, #304]	@ (8006378 <start_combined_trajectory+0x144>)
 8006248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800624a:	61fb      	str	r3, [r7, #28]
	float rev_current = revolute_encoder.rads;
 800624c:	4b4b      	ldr	r3, [pc, #300]	@ (800637c <start_combined_trajectory+0x148>)
 800624e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006250:	61bb      	str	r3, [r7, #24]

	// Reset trajectory evaluation structs
	prisEva.t = 0.0f;
 8006252:	4b4b      	ldr	r3, [pc, #300]	@ (8006380 <start_combined_trajectory+0x14c>)
 8006254:	f04f 0200 	mov.w	r2, #0
 8006258:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 800625a:	4b49      	ldr	r3, [pc, #292]	@ (8006380 <start_combined_trajectory+0x14c>)
 800625c:	2200      	movs	r2, #0
 800625e:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 8006260:	4b48      	ldr	r3, [pc, #288]	@ (8006384 <start_combined_trajectory+0x150>)
 8006262:	f04f 0200 	mov.w	r2, #0
 8006266:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 8006268:	4b46      	ldr	r3, [pc, #280]	@ (8006384 <start_combined_trajectory+0x150>)
 800626a:	2200      	movs	r2, #0
 800626c:	741a      	strb	r2, [r3, #16]

	// Save initial positions
	prismatic_axis.initial_pos = pris_current;
 800626e:	4a46      	ldr	r2, [pc, #280]	@ (8006388 <start_combined_trajectory+0x154>)
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	60d3      	str	r3, [r2, #12]
	revolute_axis.initial_pos = rev_current;
 8006274:	4a45      	ldr	r2, [pc, #276]	@ (800638c <start_combined_trajectory+0x158>)
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	60d3      	str	r3, [r2, #12]

	// For prismatic axis - direct target with bounds checking
	prismatic_axis.target_pos = fminf(
 800627a:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8006390 <start_combined_trajectory+0x15c>
 800627e:	ed97 0a01 	vldr	s0, [r7, #4]
 8006282:	f00a fc45 	bl	8010b10 <fmaxf>
 8006286:	eef0 7a40 	vmov.f32	s15, s0
 800628a:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8006394 <start_combined_trajectory+0x160>
 800628e:	eeb0 0a67 	vmov.f32	s0, s15
 8006292:	f00a fc5a 	bl	8010b4a <fminf>
 8006296:	eef0 7a40 	vmov.f32	s15, s0
 800629a:	4b3b      	ldr	r3, [pc, #236]	@ (8006388 <start_combined_trajectory+0x154>)
 800629c:	edc3 7a04 	vstr	s15, [r3, #16]
			fmaxf(prismatic_target_mm, PRISMATIC_MIN_POS), PRISMATIC_MAX_POS);

	// For revolute axis - calculate target but don't start yet
	// Normalize current position to [0, 2]
	float normalized_current = normalize_angle(rev_current);
 80062a0:	ed97 0a06 	vldr	s0, [r7, #24]
 80062a4:	f7ff fedc 	bl	8006060 <normalize_angle>
 80062a8:	ed87 0a05 	vstr	s0, [r7, #20]

	// Convert to degrees for movement calculation
	float current_deg = normalized_current * 180.0f / PI;
 80062ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80062b0:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8006398 <start_combined_trajectory+0x164>
 80062b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80062b8:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800639c <start_combined_trajectory+0x168>
 80062bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062c0:	edc7 7a04 	vstr	s15, [r7, #16]

	// Calculate movement in degrees
	movement_deg = calculate_movement_deg(current_deg, revolute_target_deg);
 80062c4:	edd7 0a00 	vldr	s1, [r7]
 80062c8:	ed97 0a04 	vldr	s0, [r7, #16]
 80062cc:	f7ff feee 	bl	80060ac <calculate_movement_deg>
 80062d0:	eef0 7a40 	vmov.f32	s15, s0
 80062d4:	4b32      	ldr	r3, [pc, #200]	@ (80063a0 <start_combined_trajectory+0x16c>)
 80062d6:	edc3 7a00 	vstr	s15, [r3]

	// Convert to radians and apply to absolute position
	float movement_rad = movement_deg * PI / 180.0f;
 80062da:	4b31      	ldr	r3, [pc, #196]	@ (80063a0 <start_combined_trajectory+0x16c>)
 80062dc:	edd3 7a00 	vldr	s15, [r3]
 80062e0:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800639c <start_combined_trajectory+0x168>
 80062e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80062e8:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8006398 <start_combined_trajectory+0x164>
 80062ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062f0:	edc7 7a03 	vstr	s15, [r7, #12]
	revolute_axis.target_pos = revolute_axis.initial_pos + movement_rad;
 80062f4:	4b25      	ldr	r3, [pc, #148]	@ (800638c <start_combined_trajectory+0x158>)
 80062f6:	ed93 7a03 	vldr	s14, [r3, #12]
 80062fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80062fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006302:	4b22      	ldr	r3, [pc, #136]	@ (800638c <start_combined_trajectory+0x158>)
 8006304:	edc3 7a04 	vstr	s15, [r3, #16]

	// Generate ONLY prismatic trajectory first
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 8006308:	4b1f      	ldr	r3, [pc, #124]	@ (8006388 <start_combined_trajectory+0x154>)
 800630a:	ed93 8a03 	vldr	s16, [r3, #12]
 800630e:	4b1e      	ldr	r3, [pc, #120]	@ (8006388 <start_combined_trajectory+0x154>)
 8006310:	edd3 8a04 	vldr	s17, [r3, #16]
			prismatic_axis.target_pos, ZGX45RGG_400RPM_Constant.traject_sd_max,
 8006314:	4b23      	ldr	r3, [pc, #140]	@ (80063a4 <start_combined_trajectory+0x170>)
 8006316:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 800631a:	4610      	mov	r0, r2
 800631c:	4619      	mov	r1, r3
 800631e:	f7fa fc19 	bl	8000b54 <__aeabi_d2f>
 8006322:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8006324:	4b1f      	ldr	r3, [pc, #124]	@ (80063a4 <start_combined_trajectory+0x170>)
 8006326:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 800632a:	4610      	mov	r0, r2
 800632c:	4619      	mov	r1, r3
 800632e:	f7fa fc11 	bl	8000b54 <__aeabi_d2f>
 8006332:	4603      	mov	r3, r0
 8006334:	ee01 3a90 	vmov	s3, r3
 8006338:	ee01 4a10 	vmov	s2, r4
 800633c:	eef0 0a68 	vmov.f32	s1, s17
 8006340:	eeb0 0a48 	vmov.f32	s0, s16
 8006344:	4818      	ldr	r0, [pc, #96]	@ (80063a8 <start_combined_trajectory+0x174>)
 8006346:	f7fd fcf7 	bl	8003d38 <Trapezoidal_Generator>

	// Start with prismatic motion only
	prismatic_axis.trajectory_active = true;
 800634a:	4b0f      	ldr	r3, [pc, #60]	@ (8006388 <start_combined_trajectory+0x154>)
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;  // Don't start revolute yet
 8006352:	4b0e      	ldr	r3, [pc, #56]	@ (800638c <start_combined_trajectory+0x158>)
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	// Set sequence state
	plotter_pen_up();
 800635a:	f001 f9af 	bl	80076bc <plotter_pen_up>
	motion_delay_timer = 0;
 800635e:	4b13      	ldr	r3, [pc, #76]	@ (80063ac <start_combined_trajectory+0x178>)
 8006360:	2200      	movs	r2, #0
 8006362:	601a      	str	r2, [r3, #0]
	motion_sequence_state = MOTION_PEN_UP_DELAY;
 8006364:	4b12      	ldr	r3, [pc, #72]	@ (80063b0 <start_combined_trajectory+0x17c>)
 8006366:	2201      	movs	r2, #1
 8006368:	701a      	strb	r2, [r3, #0]
}
 800636a:	bf00      	nop
 800636c:	3724      	adds	r7, #36	@ 0x24
 800636e:	46bd      	mov	sp, r7
 8006370:	ecbd 8b02 	vpop	{d8}
 8006374:	bd90      	pop	{r4, r7, pc}
 8006376:	bf00      	nop
 8006378:	20000434 	.word	0x20000434
 800637c:	20000490 	.word	0x20000490
 8006380:	20000324 	.word	0x20000324
 8006384:	20000338 	.word	0x20000338
 8006388:	20000278 	.word	0x20000278
 800638c:	200002b8 	.word	0x200002b8
 8006390:	00000000 	.word	0x00000000
 8006394:	43960000 	.word	0x43960000
 8006398:	43340000 	.word	0x43340000
 800639c:	40490fdb 	.word	0x40490fdb
 80063a0:	20000358 	.word	0x20000358
 80063a4:	20000080 	.word	0x20000080
 80063a8:	200002fc 	.word	0x200002fc
 80063ac:	20000350 	.word	0x20000350
 80063b0:	200002f8 	.word	0x200002f8

080063b4 <update_control_loops>:

void update_control_loops(void) {
 80063b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b8:	ed2d 8b02 	vpush	{d8}
 80063bc:	b087      	sub	sp, #28
 80063be:	af00      	add	r7, sp, #0
	// Normalize revolute position
	normalized_position = normalize_angle(revolute_encoder.rads);
 80063c0:	4baf      	ldr	r3, [pc, #700]	@ (8006680 <update_control_loops+0x2cc>)
 80063c2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80063c6:	eeb0 0a67 	vmov.f32	s0, s15
 80063ca:	f7ff fe49 	bl	8006060 <normalize_angle>
 80063ce:	eef0 7a40 	vmov.f32	s15, s0
 80063d2:	4bac      	ldr	r3, [pc, #688]	@ (8006684 <update_control_loops+0x2d0>)
 80063d4:	edc3 7a00 	vstr	s15, [r3]
	angle_deg = normalize_angle(revolute_axis.target_pos);
 80063d8:	4bab      	ldr	r3, [pc, #684]	@ (8006688 <update_control_loops+0x2d4>)
 80063da:	edd3 7a04 	vldr	s15, [r3, #16]
 80063de:	eeb0 0a67 	vmov.f32	s0, s15
 80063e2:	f7ff fe3d 	bl	8006060 <normalize_angle>
 80063e6:	eef0 7a40 	vmov.f32	s15, s0
 80063ea:	4ba8      	ldr	r3, [pc, #672]	@ (800668c <update_control_loops+0x2d8>)
 80063ec:	edc3 7a00 	vstr	s15, [r3]

	if (homing_active) {
 80063f0:	4ba7      	ldr	r3, [pc, #668]	@ (8006690 <update_control_loops+0x2dc>)
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d029      	beq.n	800644c <update_control_loops+0x98>
		update_homing_sequence();
 80063f8:	f7ff f87a 	bl	80054f0 <update_homing_sequence>

		// Apply homing commands directly to motors
		MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 80063fc:	4ba5      	ldr	r3, [pc, #660]	@ (8006694 <update_control_loops+0x2e0>)
 80063fe:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006402:	eef0 0a67 	vmov.f32	s1, s15
 8006406:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8006698 <update_control_loops+0x2e4>
 800640a:	48a4      	ldr	r0, [pc, #656]	@ (800669c <update_control_loops+0x2e8>)
 800640c:	f7fa ffdc 	bl	80013c8 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006410:	4b9d      	ldr	r3, [pc, #628]	@ (8006688 <update_control_loops+0x2d4>)
 8006412:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006416:	eef0 0a67 	vmov.f32	s1, s15
 800641a:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8006698 <update_control_loops+0x2e4>
 800641e:	48a0      	ldr	r0, [pc, #640]	@ (80066a0 <update_control_loops+0x2ec>)
 8006420:	f7fa ffd2 	bl	80013c8 <MDXX_set_range>

		// Update display values during homing
		prismatic_axis.mm = prismatic_encoder.mm;
 8006424:	4b9f      	ldr	r3, [pc, #636]	@ (80066a4 <update_control_loops+0x2f0>)
 8006426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006428:	4a9a      	ldr	r2, [pc, #616]	@ (8006694 <update_control_loops+0x2e0>)
 800642a:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_axis.deg = UnitConverter_angle(&converter_system,
 800642c:	4b95      	ldr	r3, [pc, #596]	@ (8006684 <update_control_loops+0x2d0>)
 800642e:	edd3 7a00 	vldr	s15, [r3]
 8006432:	220e      	movs	r2, #14
 8006434:	210f      	movs	r1, #15
 8006436:	eeb0 0a67 	vmov.f32	s0, s15
 800643a:	489b      	ldr	r0, [pc, #620]	@ (80066a8 <update_control_loops+0x2f4>)
 800643c:	f7fe f8d6 	bl	80045ec <UnitConverter_angle>
 8006440:	eef0 7a40 	vmov.f32	s15, s0
 8006444:	4b90      	ldr	r3, [pc, #576]	@ (8006688 <update_control_loops+0x2d4>)
 8006446:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		return; // Skip normal control when homing
 800644a:	e3bf      	b.n	8006bcc <update_control_loops+0x818>
	}

	// Handle motion sequence state machine
	switch (motion_sequence_state) {
 800644c:	4b97      	ldr	r3, [pc, #604]	@ (80066ac <update_control_loops+0x2f8>)
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	3b01      	subs	r3, #1
 8006452:	2b04      	cmp	r3, #4
 8006454:	f200 8152 	bhi.w	80066fc <update_control_loops+0x348>
 8006458:	a201      	add	r2, pc, #4	@ (adr r2, 8006460 <update_control_loops+0xac>)
 800645a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645e:	bf00      	nop
 8006460:	08006475 	.word	0x08006475
 8006464:	08006493 	.word	0x08006493
 8006468:	080065a7 	.word	0x080065a7
 800646c:	080066d5 	.word	0x080066d5
 8006470:	080066f5 	.word	0x080066f5
	case MOTION_PEN_UP_DELAY:
		motion_delay_timer++;
 8006474:	4b8e      	ldr	r3, [pc, #568]	@ (80066b0 <update_control_loops+0x2fc>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3301      	adds	r3, #1
 800647a:	4a8d      	ldr	r2, [pc, #564]	@ (80066b0 <update_control_loops+0x2fc>)
 800647c:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 2000) {
 800647e:	4b8c      	ldr	r3, [pc, #560]	@ (80066b0 <update_control_loops+0x2fc>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006486:	f0c0 813b 	bcc.w	8006700 <update_control_loops+0x34c>
			motion_sequence_state = MOTION_PRISMATIC_ACTIVE;
 800648a:	4a88      	ldr	r2, [pc, #544]	@ (80066ac <update_control_loops+0x2f8>)
 800648c:	2302      	movs	r3, #2
 800648e:	7013      	strb	r3, [r2, #0]
		}
		break;
 8006490:	e136      	b.n	8006700 <update_control_loops+0x34c>

	case MOTION_PRISMATIC_ACTIVE:
		// Update prismatic trajectory
		if (prismatic_axis.trajectory_active && !prisEva.isFinised) {
 8006492:	4b80      	ldr	r3, [pc, #512]	@ (8006694 <update_control_loops+0x2e0>)
 8006494:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 8133 	beq.w	8006704 <update_control_loops+0x350>
 800649e:	4b85      	ldr	r3, [pc, #532]	@ (80066b4 <update_control_loops+0x300>)
 80064a0:	7c1b      	ldrb	r3, [r3, #16]
 80064a2:	f083 0301 	eor.w	r3, r3, #1
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 812b 	beq.w	8006704 <update_control_loops+0x350>
			Trapezoidal_Evaluated(&prisGen, &prisEva,
 80064ae:	4b79      	ldr	r3, [pc, #484]	@ (8006694 <update_control_loops+0x2e0>)
 80064b0:	ed93 8a03 	vldr	s16, [r3, #12]
 80064b4:	4b77      	ldr	r3, [pc, #476]	@ (8006694 <update_control_loops+0x2e0>)
 80064b6:	edd3 8a04 	vldr	s17, [r3, #16]
					prismatic_axis.initial_pos, prismatic_axis.target_pos,
					ZGX45RGG_400RPM_Constant.traject_sd_max,
 80064ba:	4b7f      	ldr	r3, [pc, #508]	@ (80066b8 <update_control_loops+0x304>)
 80064bc:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
			Trapezoidal_Evaluated(&prisGen, &prisEva,
 80064c0:	4610      	mov	r0, r2
 80064c2:	4619      	mov	r1, r3
 80064c4:	f7fa fb46 	bl	8000b54 <__aeabi_d2f>
 80064c8:	4604      	mov	r4, r0
					ZGX45RGG_400RPM_Constant.traject_sdd_max);
 80064ca:	4b7b      	ldr	r3, [pc, #492]	@ (80066b8 <update_control_loops+0x304>)
 80064cc:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
			Trapezoidal_Evaluated(&prisGen, &prisEva,
 80064d0:	4610      	mov	r0, r2
 80064d2:	4619      	mov	r1, r3
 80064d4:	f7fa fb3e 	bl	8000b54 <__aeabi_d2f>
 80064d8:	4603      	mov	r3, r0
 80064da:	ee01 3a90 	vmov	s3, r3
 80064de:	ee01 4a10 	vmov	s2, r4
 80064e2:	eef0 0a68 	vmov.f32	s1, s17
 80064e6:	eeb0 0a48 	vmov.f32	s0, s16
 80064ea:	4972      	ldr	r1, [pc, #456]	@ (80066b4 <update_control_loops+0x300>)
 80064ec:	4873      	ldr	r0, [pc, #460]	@ (80066bc <update_control_loops+0x308>)
 80064ee:	f7fd fce5 	bl	8003ebc <Trapezoidal_Evaluated>

			prismatic_axis.position = prisEva.setposition;
 80064f2:	4b70      	ldr	r3, [pc, #448]	@ (80066b4 <update_control_loops+0x300>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a67      	ldr	r2, [pc, #412]	@ (8006694 <update_control_loops+0x2e0>)
 80064f8:	6013      	str	r3, [r2, #0]
			prismatic_axis.velocity = prisEva.setvelocity;
 80064fa:	4b6e      	ldr	r3, [pc, #440]	@ (80066b4 <update_control_loops+0x300>)
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	4a65      	ldr	r2, [pc, #404]	@ (8006694 <update_control_loops+0x2e0>)
 8006500:	6053      	str	r3, [r2, #4]

			if (prisEva.isFinised) {
 8006502:	4b6c      	ldr	r3, [pc, #432]	@ (80066b4 <update_control_loops+0x300>)
 8006504:	7c1b      	ldrb	r3, [r3, #16]
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 80fc 	beq.w	8006704 <update_control_loops+0x350>
				// Prismatic motion complete - start revolute motion
				prismatic_axis.trajectory_active = false;
 800650c:	4a61      	ldr	r2, [pc, #388]	@ (8006694 <update_control_loops+0x2e0>)
 800650e:	2300      	movs	r3, #0
 8006510:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
				prismatic_axis.position = prisEva.setposition;
 8006514:	4b67      	ldr	r3, [pc, #412]	@ (80066b4 <update_control_loops+0x300>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a5e      	ldr	r2, [pc, #376]	@ (8006694 <update_control_loops+0x2e0>)
 800651a:	6013      	str	r3, [r2, #0]
				prismatic_axis.velocity = 0.0f;
 800651c:	4b5d      	ldr	r3, [pc, #372]	@ (8006694 <update_control_loops+0x2e0>)
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	605a      	str	r2, [r3, #4]
				prismatic_axis.dfd = 0.0f;
 8006524:	4b5b      	ldr	r3, [pc, #364]	@ (8006694 <update_control_loops+0x2e0>)
 8006526:	f04f 0200 	mov.w	r2, #0
 800652a:	62da      	str	r2, [r3, #44]	@ 0x2c
				prismatic_axis.ffd = 0.0f;
 800652c:	4b59      	ldr	r3, [pc, #356]	@ (8006694 <update_control_loops+0x2e0>)
 800652e:	f04f 0200 	mov.w	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	@ 0x30

				// Reset prismatic control variables
				prismatic_axis.pos_error = 0.0f;
 8006534:	4b57      	ldr	r3, [pc, #348]	@ (8006694 <update_control_loops+0x2e0>)
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	615a      	str	r2, [r3, #20]
				prismatic_axis.vel_error = 0.0f;
 800653c:	4b55      	ldr	r3, [pc, #340]	@ (8006694 <update_control_loops+0x2e0>)
 800653e:	f04f 0200 	mov.w	r2, #0
 8006542:	619a      	str	r2, [r3, #24]
				prismatic_axis.command_vel = 0.0f;
 8006544:	4b53      	ldr	r3, [pc, #332]	@ (8006694 <update_control_loops+0x2e0>)
 8006546:	f04f 0200 	mov.w	r2, #0
 800654a:	629a      	str	r2, [r3, #40]	@ 0x28
				prismatic_axis.command_pos = 0.0f;
 800654c:	4b51      	ldr	r3, [pc, #324]	@ (8006694 <update_control_loops+0x2e0>)
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	625a      	str	r2, [r3, #36]	@ 0x24

				// Now start revolute trajectory
				Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006554:	4b4c      	ldr	r3, [pc, #304]	@ (8006688 <update_control_loops+0x2d4>)
 8006556:	ed93 8a03 	vldr	s16, [r3, #12]
 800655a:	4b4b      	ldr	r3, [pc, #300]	@ (8006688 <update_control_loops+0x2d4>)
 800655c:	edd3 8a04 	vldr	s17, [r3, #16]
						revolute_axis.target_pos,
						ZGX45RGG_150RPM_Constant.traject_qd_max,
 8006560:	4b57      	ldr	r3, [pc, #348]	@ (80066c0 <update_control_loops+0x30c>)
 8006562:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
				Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006566:	4610      	mov	r0, r2
 8006568:	4619      	mov	r1, r3
 800656a:	f7fa faf3 	bl	8000b54 <__aeabi_d2f>
 800656e:	4604      	mov	r4, r0
						ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8006570:	4b53      	ldr	r3, [pc, #332]	@ (80066c0 <update_control_loops+0x30c>)
 8006572:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
				Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006576:	4610      	mov	r0, r2
 8006578:	4619      	mov	r1, r3
 800657a:	f7fa faeb 	bl	8000b54 <__aeabi_d2f>
 800657e:	4603      	mov	r3, r0
 8006580:	ee01 3a90 	vmov	s3, r3
 8006584:	ee01 4a10 	vmov	s2, r4
 8006588:	eef0 0a68 	vmov.f32	s1, s17
 800658c:	eeb0 0a48 	vmov.f32	s0, s16
 8006590:	484c      	ldr	r0, [pc, #304]	@ (80066c4 <update_control_loops+0x310>)
 8006592:	f7fd fbd1 	bl	8003d38 <Trapezoidal_Generator>

				revolute_axis.trajectory_active = true;
 8006596:	4a3c      	ldr	r2, [pc, #240]	@ (8006688 <update_control_loops+0x2d4>)
 8006598:	2301      	movs	r3, #1
 800659a:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
				motion_sequence_state = MOTION_REVOLUTE_ACTIVE;
 800659e:	4a43      	ldr	r2, [pc, #268]	@ (80066ac <update_control_loops+0x2f8>)
 80065a0:	2303      	movs	r3, #3
 80065a2:	7013      	strb	r3, [r2, #0]
			}
		}
		break;
 80065a4:	e0ae      	b.n	8006704 <update_control_loops+0x350>

	case MOTION_REVOLUTE_ACTIVE:
		// Update revolute trajectory
		if (revolute_axis.trajectory_active && !revEva.isFinised) {
 80065a6:	4b38      	ldr	r3, [pc, #224]	@ (8006688 <update_control_loops+0x2d4>)
 80065a8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f000 80ab 	beq.w	8006708 <update_control_loops+0x354>
 80065b2:	4b45      	ldr	r3, [pc, #276]	@ (80066c8 <update_control_loops+0x314>)
 80065b4:	7c1b      	ldrb	r3, [r3, #16]
 80065b6:	f083 0301 	eor.w	r3, r3, #1
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 80a3 	beq.w	8006708 <update_control_loops+0x354>
			Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80065c2:	4b31      	ldr	r3, [pc, #196]	@ (8006688 <update_control_loops+0x2d4>)
 80065c4:	ed93 8a03 	vldr	s16, [r3, #12]
 80065c8:	4b2f      	ldr	r3, [pc, #188]	@ (8006688 <update_control_loops+0x2d4>)
 80065ca:	edd3 8a04 	vldr	s17, [r3, #16]
					revolute_axis.target_pos,
					ZGX45RGG_150RPM_Constant.traject_qd_max,
 80065ce:	4b3c      	ldr	r3, [pc, #240]	@ (80066c0 <update_control_loops+0x30c>)
 80065d0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
			Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80065d4:	4610      	mov	r0, r2
 80065d6:	4619      	mov	r1, r3
 80065d8:	f7fa fabc 	bl	8000b54 <__aeabi_d2f>
 80065dc:	4604      	mov	r4, r0
					ZGX45RGG_150RPM_Constant.traject_qdd_max);
 80065de:	4b38      	ldr	r3, [pc, #224]	@ (80066c0 <update_control_loops+0x30c>)
 80065e0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
			Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80065e4:	4610      	mov	r0, r2
 80065e6:	4619      	mov	r1, r3
 80065e8:	f7fa fab4 	bl	8000b54 <__aeabi_d2f>
 80065ec:	4603      	mov	r3, r0
 80065ee:	ee01 3a90 	vmov	s3, r3
 80065f2:	ee01 4a10 	vmov	s2, r4
 80065f6:	eef0 0a68 	vmov.f32	s1, s17
 80065fa:	eeb0 0a48 	vmov.f32	s0, s16
 80065fe:	4932      	ldr	r1, [pc, #200]	@ (80066c8 <update_control_loops+0x314>)
 8006600:	4830      	ldr	r0, [pc, #192]	@ (80066c4 <update_control_loops+0x310>)
 8006602:	f7fd fc5b 	bl	8003ebc <Trapezoidal_Evaluated>

			revolute_axis.position = revEva.setposition;
 8006606:	4b30      	ldr	r3, [pc, #192]	@ (80066c8 <update_control_loops+0x314>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1f      	ldr	r2, [pc, #124]	@ (8006688 <update_control_loops+0x2d4>)
 800660c:	6013      	str	r3, [r2, #0]
			revolute_axis.velocity = revEva.setvelocity;
 800660e:	4b2e      	ldr	r3, [pc, #184]	@ (80066c8 <update_control_loops+0x314>)
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	4a1d      	ldr	r2, [pc, #116]	@ (8006688 <update_control_loops+0x2d4>)
 8006614:	6053      	str	r3, [r2, #4]

			if (revEva.isFinised) {
 8006616:	4b2c      	ldr	r3, [pc, #176]	@ (80066c8 <update_control_loops+0x314>)
 8006618:	7c1b      	ldrb	r3, [r3, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d074      	beq.n	8006708 <update_control_loops+0x354>
				// Revolute motion complete - start pen down delay
				revolute_axis.trajectory_active = false;
 800661e:	4a1a      	ldr	r2, [pc, #104]	@ (8006688 <update_control_loops+0x2d4>)
 8006620:	2300      	movs	r3, #0
 8006622:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
				revolute_axis.position = revEva.setposition;
 8006626:	4b28      	ldr	r3, [pc, #160]	@ (80066c8 <update_control_loops+0x314>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a17      	ldr	r2, [pc, #92]	@ (8006688 <update_control_loops+0x2d4>)
 800662c:	6013      	str	r3, [r2, #0]
				revolute_axis.velocity = 0.0f;
 800662e:	4b16      	ldr	r3, [pc, #88]	@ (8006688 <update_control_loops+0x2d4>)
 8006630:	f04f 0200 	mov.w	r2, #0
 8006634:	605a      	str	r2, [r3, #4]
				revolute_axis.dfd = 0.0f;
 8006636:	4b14      	ldr	r3, [pc, #80]	@ (8006688 <update_control_loops+0x2d4>)
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	62da      	str	r2, [r3, #44]	@ 0x2c
				revolute_axis.ffd = 0.0f;
 800663e:	4b12      	ldr	r3, [pc, #72]	@ (8006688 <update_control_loops+0x2d4>)
 8006640:	f04f 0200 	mov.w	r2, #0
 8006644:	631a      	str	r2, [r3, #48]	@ 0x30

				// Reset revolute control variables
				revolute_axis.pos_error = 0.0f;
 8006646:	4b10      	ldr	r3, [pc, #64]	@ (8006688 <update_control_loops+0x2d4>)
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	615a      	str	r2, [r3, #20]
				revolute_axis.vel_error = 0.0f;
 800664e:	4b0e      	ldr	r3, [pc, #56]	@ (8006688 <update_control_loops+0x2d4>)
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	619a      	str	r2, [r3, #24]
				revolute_axis.command_vel = 0.0f;
 8006656:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <update_control_loops+0x2d4>)
 8006658:	f04f 0200 	mov.w	r2, #0
 800665c:	629a      	str	r2, [r3, #40]	@ 0x28
				revolute_axis.command_pos = 0.0f;
 800665e:	4b0a      	ldr	r3, [pc, #40]	@ (8006688 <update_control_loops+0x2d4>)
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	625a      	str	r2, [r3, #36]	@ 0x24

				PID_CONTROLLER_Reset(&revolute_position_pid);
 8006666:	4819      	ldr	r0, [pc, #100]	@ (80066cc <update_control_loops+0x318>)
 8006668:	f7fa fe68 	bl	800133c <PID_CONTROLLER_Reset>
				PID_CONTROLLER_Reset(&revolute_velocity_pid);
 800666c:	4818      	ldr	r0, [pc, #96]	@ (80066d0 <update_control_loops+0x31c>)
 800666e:	f7fa fe65 	bl	800133c <PID_CONTROLLER_Reset>

				motion_delay_timer = 0;
 8006672:	4b0f      	ldr	r3, [pc, #60]	@ (80066b0 <update_control_loops+0x2fc>)
 8006674:	2200      	movs	r2, #0
 8006676:	601a      	str	r2, [r3, #0]
				motion_sequence_state = MOTION_PEN_DOWN_DELAY;
 8006678:	4a0c      	ldr	r2, [pc, #48]	@ (80066ac <update_control_loops+0x2f8>)
 800667a:	2304      	movs	r3, #4
 800667c:	7013      	strb	r3, [r2, #0]
			}
		}
		break;
 800667e:	e043      	b.n	8006708 <update_control_loops+0x354>
 8006680:	20000490 	.word	0x20000490
 8006684:	20000354 	.word	0x20000354
 8006688:	200002b8 	.word	0x200002b8
 800668c:	2000035c 	.word	0x2000035c
 8006690:	20000367 	.word	0x20000367
 8006694:	20000278 	.word	0x20000278
 8006698:	44fa0000 	.word	0x44fa0000
 800669c:	2000039c 	.word	0x2000039c
 80066a0:	200003e8 	.word	0x200003e8
 80066a4:	20000434 	.word	0x20000434
 80066a8:	20000800 	.word	0x20000800
 80066ac:	200002f8 	.word	0x200002f8
 80066b0:	20000350 	.word	0x20000350
 80066b4:	20000324 	.word	0x20000324
 80066b8:	20000080 	.word	0x20000080
 80066bc:	200002fc 	.word	0x200002fc
 80066c0:	20000000 	.word	0x20000000
 80066c4:	20000310 	.word	0x20000310
 80066c8:	20000338 	.word	0x20000338
 80066cc:	2000053c 	.word	0x2000053c
 80066d0:	20000564 	.word	0x20000564

	case MOTION_PEN_DOWN_DELAY:
		motion_delay_timer++;
 80066d4:	4bbc      	ldr	r3, [pc, #752]	@ (80069c8 <update_control_loops+0x614>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	3301      	adds	r3, #1
 80066da:	4abb      	ldr	r2, [pc, #748]	@ (80069c8 <update_control_loops+0x614>)
 80066dc:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 2000) {
 80066de:	4bba      	ldr	r3, [pc, #744]	@ (80069c8 <update_control_loops+0x614>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80066e6:	d311      	bcc.n	800670c <update_control_loops+0x358>
			plotter_pen_down();
 80066e8:	f000 fff8 	bl	80076dc <plotter_pen_down>
			motion_sequence_state = MOTION_COMPLETE;
 80066ec:	4ab7      	ldr	r2, [pc, #732]	@ (80069cc <update_control_loops+0x618>)
 80066ee:	2305      	movs	r3, #5
 80066f0:	7013      	strb	r3, [r2, #0]
		}
		break;
 80066f2:	e00b      	b.n	800670c <update_control_loops+0x358>

	case MOTION_COMPLETE:
		// Both motions complete - ready for next command
		motion_sequence_state = MOTION_IDLE;
 80066f4:	4ab5      	ldr	r2, [pc, #724]	@ (80069cc <update_control_loops+0x618>)
 80066f6:	2300      	movs	r3, #0
 80066f8:	7013      	strb	r3, [r2, #0]
		break;
 80066fa:	e008      	b.n	800670e <update_control_loops+0x35a>

	case MOTION_IDLE:
	default:
		// No active motion
		break;
 80066fc:	bf00      	nop
 80066fe:	e006      	b.n	800670e <update_control_loops+0x35a>
		break;
 8006700:	bf00      	nop
 8006702:	e004      	b.n	800670e <update_control_loops+0x35a>
		break;
 8006704:	bf00      	nop
 8006706:	e002      	b.n	800670e <update_control_loops+0x35a>
		break;
 8006708:	bf00      	nop
 800670a:	e000      	b.n	800670e <update_control_loops+0x35a>
		break;
 800670c:	bf00      	nop
	}

	// *** PRISMATIC CONTROL ***
	prismatic_axis.pos_error = prismatic_axis.position - prismatic_encoder.mm;
 800670e:	4bb0      	ldr	r3, [pc, #704]	@ (80069d0 <update_control_loops+0x61c>)
 8006710:	ed93 7a00 	vldr	s14, [r3]
 8006714:	4baf      	ldr	r3, [pc, #700]	@ (80069d4 <update_control_loops+0x620>)
 8006716:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800671a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800671e:	4bac      	ldr	r3, [pc, #688]	@ (80069d0 <update_control_loops+0x61c>)
 8006720:	edc3 7a05 	vstr	s15, [r3, #20]

	prismatic_axis.command_vel = PWM_Satuation(
 8006724:	4baa      	ldr	r3, [pc, #680]	@ (80069d0 <update_control_loops+0x61c>)
 8006726:	edd3 7a05 	vldr	s15, [r3, #20]
 800672a:	eeb0 0a67 	vmov.f32	s0, s15
 800672e:	48aa      	ldr	r0, [pc, #680]	@ (80069d8 <update_control_loops+0x624>)
 8006730:	f7fa fd72 	bl	8001218 <PID_CONTROLLER_Compute>
 8006734:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid,
					prismatic_axis.pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 8006738:	4ba8      	ldr	r3, [pc, #672]	@ (80069dc <update_control_loops+0x628>)
 800673a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	prismatic_axis.command_vel = PWM_Satuation(
 800673e:	4610      	mov	r0, r2
 8006740:	4619      	mov	r1, r3
 8006742:	f7fa f9bf 	bl	8000ac4 <__aeabi_d2iz>
 8006746:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.sd_max);
 8006748:	4ba4      	ldr	r3, [pc, #656]	@ (80069dc <update_control_loops+0x628>)
 800674a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800674e:	4690      	mov	r8, r2
 8006750:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_vel = PWM_Satuation(
 8006754:	4640      	mov	r0, r8
 8006756:	4649      	mov	r1, r9
 8006758:	f7fa f9b4 	bl	8000ac4 <__aeabi_d2iz>
 800675c:	4603      	mov	r3, r0
 800675e:	4619      	mov	r1, r3
 8006760:	4620      	mov	r0, r4
 8006762:	eeb0 0a48 	vmov.f32	s0, s16
 8006766:	f7fa fcf5 	bl	8001154 <PWM_Satuation>
 800676a:	ee07 0a90 	vmov	s15, r0
 800676e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006772:	4b97      	ldr	r3, [pc, #604]	@ (80069d0 <update_control_loops+0x61c>)
 8006774:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (prismatic_axis.trajectory_active) {
 8006778:	4b95      	ldr	r3, [pc, #596]	@ (80069d0 <update_control_loops+0x61c>)
 800677a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800677e:	2b00      	cmp	r3, #0
 8006780:	d010      	beq.n	80067a4 <update_control_loops+0x3f0>
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006782:	4b93      	ldr	r3, [pc, #588]	@ (80069d0 <update_control_loops+0x61c>)
 8006784:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ prismatic_axis.velocity - prismatic_axis.kalman_velocity;
 8006788:	4b91      	ldr	r3, [pc, #580]	@ (80069d0 <update_control_loops+0x61c>)
 800678a:	edd3 7a01 	vldr	s15, [r3, #4]
 800678e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006792:	4b8f      	ldr	r3, [pc, #572]	@ (80069d0 <update_control_loops+0x61c>)
 8006794:	edd3 7a07 	vldr	s15, [r3, #28]
 8006798:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 800679c:	4b8c      	ldr	r3, [pc, #560]	@ (80069d0 <update_control_loops+0x61c>)
 800679e:	edc3 7a06 	vstr	s15, [r3, #24]
 80067a2:	e00a      	b.n	80067ba <update_control_loops+0x406>
	} else {
		prismatic_axis.vel_error = prismatic_axis.command_vel
 80067a4:	4b8a      	ldr	r3, [pc, #552]	@ (80069d0 <update_control_loops+0x61c>)
 80067a6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- prismatic_axis.kalman_velocity;
 80067aa:	4b89      	ldr	r3, [pc, #548]	@ (80069d0 <update_control_loops+0x61c>)
 80067ac:	edd3 7a07 	vldr	s15, [r3, #28]
 80067b0:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 80067b4:	4b86      	ldr	r3, [pc, #536]	@ (80069d0 <update_control_loops+0x61c>)
 80067b6:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	prismatic_axis.command_pos = PWM_Satuation(
 80067ba:	4b85      	ldr	r3, [pc, #532]	@ (80069d0 <update_control_loops+0x61c>)
 80067bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80067c0:	eeb0 0a67 	vmov.f32	s0, s15
 80067c4:	4886      	ldr	r0, [pc, #536]	@ (80069e0 <update_control_loops+0x62c>)
 80067c6:	f7fa fd27 	bl	8001218 <PID_CONTROLLER_Compute>
 80067ca:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid,
					prismatic_axis.vel_error), ZGX45RGG_400RPM_Constant.U_max,
 80067ce:	4b83      	ldr	r3, [pc, #524]	@ (80069dc <update_control_loops+0x628>)
 80067d0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(
 80067d4:	4610      	mov	r0, r2
 80067d6:	4619      	mov	r1, r3
 80067d8:	f7fa f974 	bl	8000ac4 <__aeabi_d2iz>
 80067dc:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 80067de:	4b7f      	ldr	r3, [pc, #508]	@ (80069dc <update_control_loops+0x628>)
 80067e0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80067e4:	613a      	str	r2, [r7, #16]
 80067e6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80067ea:	617b      	str	r3, [r7, #20]
	prismatic_axis.command_pos = PWM_Satuation(
 80067ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80067f0:	f7fa f968 	bl	8000ac4 <__aeabi_d2iz>
 80067f4:	4603      	mov	r3, r0
 80067f6:	4619      	mov	r1, r3
 80067f8:	4620      	mov	r0, r4
 80067fa:	eeb0 0a48 	vmov.f32	s0, s16
 80067fe:	f7fa fca9 	bl	8001154 <PWM_Satuation>
 8006802:	ee07 0a90 	vmov	s15, r0
 8006806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800680a:	4b71      	ldr	r3, [pc, #452]	@ (80069d0 <update_control_loops+0x61c>)
 800680c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// *** REVOLUTE CONTROL ***
	revolute_axis.pos_error = revolute_axis.position - normalized_position;
 8006810:	4b74      	ldr	r3, [pc, #464]	@ (80069e4 <update_control_loops+0x630>)
 8006812:	ed93 7a00 	vldr	s14, [r3]
 8006816:	4b74      	ldr	r3, [pc, #464]	@ (80069e8 <update_control_loops+0x634>)
 8006818:	edd3 7a00 	vldr	s15, [r3]
 800681c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006820:	4b70      	ldr	r3, [pc, #448]	@ (80069e4 <update_control_loops+0x630>)
 8006822:	edc3 7a05 	vstr	s15, [r3, #20]

	// Ensure error uses the shortest path for control
	if (revolute_axis.pos_error > PI) {
 8006826:	4b6f      	ldr	r3, [pc, #444]	@ (80069e4 <update_control_loops+0x630>)
 8006828:	edd3 7a05 	vldr	s15, [r3, #20]
 800682c:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80069ec <update_control_loops+0x638>
 8006830:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006838:	dd09      	ble.n	800684e <update_control_loops+0x49a>
		revolute_axis.pos_error -= 2.0f * PI;
 800683a:	4b6a      	ldr	r3, [pc, #424]	@ (80069e4 <update_control_loops+0x630>)
 800683c:	edd3 7a05 	vldr	s15, [r3, #20]
 8006840:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80069f0 <update_control_loops+0x63c>
 8006844:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006848:	4b66      	ldr	r3, [pc, #408]	@ (80069e4 <update_control_loops+0x630>)
 800684a:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	if (revolute_axis.pos_error < -PI) {
 800684e:	4b65      	ldr	r3, [pc, #404]	@ (80069e4 <update_control_loops+0x630>)
 8006850:	edd3 7a05 	vldr	s15, [r3, #20]
 8006854:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80069f4 <update_control_loops+0x640>
 8006858:	eef4 7ac7 	vcmpe.f32	s15, s14
 800685c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006860:	d509      	bpl.n	8006876 <update_control_loops+0x4c2>
		revolute_axis.pos_error += 2.0f * PI;
 8006862:	4b60      	ldr	r3, [pc, #384]	@ (80069e4 <update_control_loops+0x630>)
 8006864:	edd3 7a05 	vldr	s15, [r3, #20]
 8006868:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 80069f0 <update_control_loops+0x63c>
 800686c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006870:	4b5c      	ldr	r3, [pc, #368]	@ (80069e4 <update_control_loops+0x630>)
 8006872:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	revolute_axis.command_vel = PWM_Satuation(
 8006876:	4b5b      	ldr	r3, [pc, #364]	@ (80069e4 <update_control_loops+0x630>)
 8006878:	edd3 7a05 	vldr	s15, [r3, #20]
 800687c:	eeb0 0a67 	vmov.f32	s0, s15
 8006880:	485d      	ldr	r0, [pc, #372]	@ (80069f8 <update_control_loops+0x644>)
 8006882:	f7fa fcc9 	bl	8001218 <PID_CONTROLLER_Compute>
 8006886:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid,
					revolute_axis.pos_error), ZGX45RGG_150RPM_Constant.qd_max,
 800688a:	4b5c      	ldr	r3, [pc, #368]	@ (80069fc <update_control_loops+0x648>)
 800688c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	revolute_axis.command_vel = PWM_Satuation(
 8006890:	4610      	mov	r0, r2
 8006892:	4619      	mov	r1, r3
 8006894:	f7fa f916 	bl	8000ac4 <__aeabi_d2iz>
 8006898:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.qd_max);
 800689a:	4b58      	ldr	r3, [pc, #352]	@ (80069fc <update_control_loops+0x648>)
 800689c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80068a0:	60ba      	str	r2, [r7, #8]
 80068a2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80068a6:	60fb      	str	r3, [r7, #12]
	revolute_axis.command_vel = PWM_Satuation(
 80068a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068ac:	f7fa f90a 	bl	8000ac4 <__aeabi_d2iz>
 80068b0:	4603      	mov	r3, r0
 80068b2:	4619      	mov	r1, r3
 80068b4:	4620      	mov	r0, r4
 80068b6:	eeb0 0a48 	vmov.f32	s0, s16
 80068ba:	f7fa fc4b 	bl	8001154 <PWM_Satuation>
 80068be:	ee07 0a90 	vmov	s15, r0
 80068c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068c6:	4b47      	ldr	r3, [pc, #284]	@ (80069e4 <update_control_loops+0x630>)
 80068c8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (revolute_axis.trajectory_active) {
 80068cc:	4b45      	ldr	r3, [pc, #276]	@ (80069e4 <update_control_loops+0x630>)
 80068ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d010      	beq.n	80068f8 <update_control_loops+0x544>
		revolute_axis.vel_error = revolute_axis.command_vel
 80068d6:	4b43      	ldr	r3, [pc, #268]	@ (80069e4 <update_control_loops+0x630>)
 80068d8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 80068dc:	4b41      	ldr	r3, [pc, #260]	@ (80069e4 <update_control_loops+0x630>)
 80068de:	edd3 7a01 	vldr	s15, [r3, #4]
 80068e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068e6:	4b3f      	ldr	r3, [pc, #252]	@ (80069e4 <update_control_loops+0x630>)
 80068e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80068ec:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 80068f0:	4b3c      	ldr	r3, [pc, #240]	@ (80069e4 <update_control_loops+0x630>)
 80068f2:	edc3 7a06 	vstr	s15, [r3, #24]
 80068f6:	e00a      	b.n	800690e <update_control_loops+0x55a>
	} else {
		revolute_axis.vel_error = revolute_axis.command_vel
 80068f8:	4b3a      	ldr	r3, [pc, #232]	@ (80069e4 <update_control_loops+0x630>)
 80068fa:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- revolute_axis.kalman_velocity;
 80068fe:	4b39      	ldr	r3, [pc, #228]	@ (80069e4 <update_control_loops+0x630>)
 8006900:	edd3 7a07 	vldr	s15, [r3, #28]
 8006904:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8006908:	4b36      	ldr	r3, [pc, #216]	@ (80069e4 <update_control_loops+0x630>)
 800690a:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	revolute_axis.command_pos = PWM_Satuation(
 800690e:	4b35      	ldr	r3, [pc, #212]	@ (80069e4 <update_control_loops+0x630>)
 8006910:	edd3 7a06 	vldr	s15, [r3, #24]
 8006914:	eeb0 0a67 	vmov.f32	s0, s15
 8006918:	4839      	ldr	r0, [pc, #228]	@ (8006a00 <update_control_loops+0x64c>)
 800691a:	f7fa fc7d 	bl	8001218 <PID_CONTROLLER_Compute>
 800691e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid,
					revolute_axis.vel_error), ZGX45RGG_150RPM_Constant.U_max,
 8006922:	4b36      	ldr	r3, [pc, #216]	@ (80069fc <update_control_loops+0x648>)
 8006924:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(
 8006928:	4610      	mov	r0, r2
 800692a:	4619      	mov	r1, r3
 800692c:	f7fa f8ca 	bl	8000ac4 <__aeabi_d2iz>
 8006930:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 8006932:	4b32      	ldr	r3, [pc, #200]	@ (80069fc <update_control_loops+0x648>)
 8006934:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006938:	603a      	str	r2, [r7, #0]
 800693a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800693e:	607b      	str	r3, [r7, #4]
	revolute_axis.command_pos = PWM_Satuation(
 8006940:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006944:	f7fa f8be 	bl	8000ac4 <__aeabi_d2iz>
 8006948:	4603      	mov	r3, r0
 800694a:	4619      	mov	r1, r3
 800694c:	4620      	mov	r0, r4
 800694e:	eeb0 0a48 	vmov.f32	s0, s16
 8006952:	f7fa fbff 	bl	8001154 <PWM_Satuation>
 8006956:	ee07 0a90 	vmov	s15, r0
 800695a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800695e:	4b21      	ldr	r3, [pc, #132]	@ (80069e4 <update_control_loops+0x630>)
 8006960:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// *** FEEDFORWARD COMPENSATION ***
	// Add feed-forward compensation for prismatic axis
	if (prismatic_axis.trajectory_active) {
 8006964:	4b1a      	ldr	r3, [pc, #104]	@ (80069d0 <update_control_loops+0x61c>)
 8006966:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800696a:	2b00      	cmp	r3, #0
 800696c:	d052      	beq.n	8006a14 <update_control_loops+0x660>
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
				prismatic_axis.velocity / 1000.0f);
 800696e:	4b18      	ldr	r3, [pc, #96]	@ (80069d0 <update_control_loops+0x61c>)
 8006970:	edd3 7a01 	vldr	s15, [r3, #4]
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8006974:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8006a04 <update_control_loops+0x650>
 8006978:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800697c:	eeb0 0a47 	vmov.f32	s0, s14
 8006980:	4821      	ldr	r0, [pc, #132]	@ (8006a08 <update_control_loops+0x654>)
 8006982:	f7fa ff91 	bl	80018a8 <PRISMATIC_MOTOR_FFD_Compute>
 8006986:	eef0 7a40 	vmov.f32	s15, s0
 800698a:	4b11      	ldr	r3, [pc, #68]	@ (80069d0 <update_control_loops+0x61c>)
 800698c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8006990:	4b1e      	ldr	r3, [pc, #120]	@ (8006a0c <update_control_loops+0x658>)
 8006992:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006996:	4b13      	ldr	r3, [pc, #76]	@ (80069e4 <update_control_loops+0x630>)
 8006998:	edd3 6a01 	vldr	s13, [r3, #4]
				revolute_encoder.rads, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 800699c:	4b0d      	ldr	r3, [pc, #52]	@ (80069d4 <update_control_loops+0x620>)
 800699e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 80069a2:	eddf 5a18 	vldr	s11, [pc, #96]	@ 8006a04 <update_control_loops+0x650>
 80069a6:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80069aa:	eeb0 1a46 	vmov.f32	s2, s12
 80069ae:	eef0 0a66 	vmov.f32	s1, s13
 80069b2:	eeb0 0a47 	vmov.f32	s0, s14
 80069b6:	4816      	ldr	r0, [pc, #88]	@ (8006a10 <update_control_loops+0x65c>)
 80069b8:	f7fb f809 	bl	80019ce <PRISMATIC_MOTOR_DFD_Compute>
 80069bc:	eef0 7a40 	vmov.f32	s15, s0
 80069c0:	4b03      	ldr	r3, [pc, #12]	@ (80069d0 <update_control_loops+0x61c>)
 80069c2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 80069c6:	e02d      	b.n	8006a24 <update_control_loops+0x670>
 80069c8:	20000350 	.word	0x20000350
 80069cc:	200002f8 	.word	0x200002f8
 80069d0:	20000278 	.word	0x20000278
 80069d4:	20000434 	.word	0x20000434
 80069d8:	200004ec 	.word	0x200004ec
 80069dc:	20000080 	.word	0x20000080
 80069e0:	20000514 	.word	0x20000514
 80069e4:	200002b8 	.word	0x200002b8
 80069e8:	20000354 	.word	0x20000354
 80069ec:	40490fdb 	.word	0x40490fdb
 80069f0:	40c90fdb 	.word	0x40c90fdb
 80069f4:	c0490fdb 	.word	0xc0490fdb
 80069f8:	2000053c 	.word	0x2000053c
 80069fc:	20000000 	.word	0x20000000
 8006a00:	20000564 	.word	0x20000564
 8006a04:	447a0000 	.word	0x447a0000
 8006a08:	2000058c 	.word	0x2000058c
 8006a0c:	20000490 	.word	0x20000490
 8006a10:	20000590 	.word	0x20000590
	} else {
		prismatic_axis.ffd = 0.0f;
 8006a14:	4b70      	ldr	r3, [pc, #448]	@ (8006bd8 <update_control_loops+0x824>)
 8006a16:	f04f 0200 	mov.w	r2, #0
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
		prismatic_axis.dfd = 0.0f;
 8006a1c:	4b6e      	ldr	r3, [pc, #440]	@ (8006bd8 <update_control_loops+0x824>)
 8006a1e:	f04f 0200 	mov.w	r2, #0
 8006a22:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	if (revolute_axis.trajectory_active) {
 8006a24:	4b6d      	ldr	r3, [pc, #436]	@ (8006bdc <update_control_loops+0x828>)
 8006a26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d025      	beq.n	8006a7a <update_control_loops+0x6c6>
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8006a2e:	4b6b      	ldr	r3, [pc, #428]	@ (8006bdc <update_control_loops+0x828>)
 8006a30:	edd3 7a01 	vldr	s15, [r3, #4]
 8006a34:	eeb0 0a67 	vmov.f32	s0, s15
 8006a38:	4869      	ldr	r0, [pc, #420]	@ (8006be0 <update_control_loops+0x82c>)
 8006a3a:	f7fa fdad 	bl	8001598 <REVOLUTE_MOTOR_FFD_Compute>
 8006a3e:	eef0 7a40 	vmov.f32	s15, s0
 8006a42:	4b66      	ldr	r3, [pc, #408]	@ (8006bdc <update_control_loops+0x828>)
 8006a44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				revolute_axis.velocity);
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006a48:	4b66      	ldr	r3, [pc, #408]	@ (8006be4 <update_control_loops+0x830>)
 8006a4a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8006a4e:	4b66      	ldr	r3, [pc, #408]	@ (8006be8 <update_control_loops+0x834>)
 8006a50:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006a54:	ed9f 6a65 	vldr	s12, [pc, #404]	@ 8006bec <update_control_loops+0x838>
 8006a58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006a5c:	eeb0 1a66 	vmov.f32	s2, s13
 8006a60:	eddf 0a63 	vldr	s1, [pc, #396]	@ 8006bf0 <update_control_loops+0x83c>
 8006a64:	eeb0 0a47 	vmov.f32	s0, s14
 8006a68:	4862      	ldr	r0, [pc, #392]	@ (8006bf4 <update_control_loops+0x840>)
 8006a6a:	f7fa fe29 	bl	80016c0 <REVOLUTE_MOTOR_DFD_Compute>
 8006a6e:	eef0 7a40 	vmov.f32	s15, s0
 8006a72:	4b5a      	ldr	r3, [pc, #360]	@ (8006bdc <update_control_loops+0x828>)
 8006a74:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8006a78:	e01b      	b.n	8006ab2 <update_control_loops+0x6fe>
	} else {
		revolute_axis.ffd = 0.0f;
 8006a7a:	4b58      	ldr	r3, [pc, #352]	@ (8006bdc <update_control_loops+0x828>)
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	631a      	str	r2, [r3, #48]	@ 0x30
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006a82:	4b58      	ldr	r3, [pc, #352]	@ (8006be4 <update_control_loops+0x830>)
 8006a84:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8006a88:	4b57      	ldr	r3, [pc, #348]	@ (8006be8 <update_control_loops+0x834>)
 8006a8a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006a8e:	ed9f 6a57 	vldr	s12, [pc, #348]	@ 8006bec <update_control_loops+0x838>
 8006a92:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006a96:	eeb0 1a66 	vmov.f32	s2, s13
 8006a9a:	eddf 0a55 	vldr	s1, [pc, #340]	@ 8006bf0 <update_control_loops+0x83c>
 8006a9e:	eeb0 0a47 	vmov.f32	s0, s14
 8006aa2:	4854      	ldr	r0, [pc, #336]	@ (8006bf4 <update_control_loops+0x840>)
 8006aa4:	f7fa fe0c 	bl	80016c0 <REVOLUTE_MOTOR_DFD_Compute>
 8006aa8:	eef0 7a40 	vmov.f32	s15, s0
 8006aac:	4b4b      	ldr	r3, [pc, #300]	@ (8006bdc <update_control_loops+0x828>)
 8006aae:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}

	// Add feedforward terms to commands
	prismatic_axis.command_pos += prismatic_axis.dfd + prismatic_axis.ffd;
 8006ab2:	4b49      	ldr	r3, [pc, #292]	@ (8006bd8 <update_control_loops+0x824>)
 8006ab4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006ab8:	4b47      	ldr	r3, [pc, #284]	@ (8006bd8 <update_control_loops+0x824>)
 8006aba:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8006abe:	4b46      	ldr	r3, [pc, #280]	@ (8006bd8 <update_control_loops+0x824>)
 8006ac0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006ac4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ac8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006acc:	4b42      	ldr	r3, [pc, #264]	@ (8006bd8 <update_control_loops+0x824>)
 8006ace:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	revolute_axis.command_pos += revolute_axis.dfd + revolute_axis.ffd;
 8006ad2:	4b42      	ldr	r3, [pc, #264]	@ (8006bdc <update_control_loops+0x828>)
 8006ad4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006ad8:	4b40      	ldr	r3, [pc, #256]	@ (8006bdc <update_control_loops+0x828>)
 8006ada:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8006ade:	4b3f      	ldr	r3, [pc, #252]	@ (8006bdc <update_control_loops+0x828>)
 8006ae0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006ae4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006aec:	4b3b      	ldr	r3, [pc, #236]	@ (8006bdc <update_control_loops+0x828>)
 8006aee:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Final saturation
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006af2:	4b39      	ldr	r3, [pc, #228]	@ (8006bd8 <update_control_loops+0x824>)
 8006af4:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006af8:	4b3f      	ldr	r3, [pc, #252]	@ (8006bf8 <update_control_loops+0x844>)
 8006afa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006afe:	4610      	mov	r0, r2
 8006b00:	4619      	mov	r1, r3
 8006b02:	f7f9 ffdf 	bl	8000ac4 <__aeabi_d2iz>
 8006b06:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006b08:	4b3b      	ldr	r3, [pc, #236]	@ (8006bf8 <update_control_loops+0x844>)
 8006b0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006b0e:	4615      	mov	r5, r2
 8006b10:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006b14:	4628      	mov	r0, r5
 8006b16:	4631      	mov	r1, r6
 8006b18:	f7f9 ffd4 	bl	8000ac4 <__aeabi_d2iz>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4620      	mov	r0, r4
 8006b22:	eeb0 0a48 	vmov.f32	s0, s16
 8006b26:	f7fa fb15 	bl	8001154 <PWM_Satuation>
 8006b2a:	ee07 0a90 	vmov	s15, r0
 8006b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b32:	4b29      	ldr	r3, [pc, #164]	@ (8006bd8 <update_control_loops+0x824>)
 8006b34:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006b38:	4b28      	ldr	r3, [pc, #160]	@ (8006bdc <update_control_loops+0x828>)
 8006b3a:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8006bfc <update_control_loops+0x848>)
 8006b40:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006b44:	4610      	mov	r0, r2
 8006b46:	4619      	mov	r1, r3
 8006b48:	f7f9 ffbc 	bl	8000ac4 <__aeabi_d2iz>
 8006b4c:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8006bfc <update_control_loops+0x848>)
 8006b50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006b54:	4692      	mov	sl, r2
 8006b56:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006b5a:	4650      	mov	r0, sl
 8006b5c:	4659      	mov	r1, fp
 8006b5e:	f7f9 ffb1 	bl	8000ac4 <__aeabi_d2iz>
 8006b62:	4603      	mov	r3, r0
 8006b64:	4619      	mov	r1, r3
 8006b66:	4620      	mov	r0, r4
 8006b68:	eeb0 0a48 	vmov.f32	s0, s16
 8006b6c:	f7fa faf2 	bl	8001154 <PWM_Satuation>
 8006b70:	ee07 0a90 	vmov	s15, r0
 8006b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b78:	4b18      	ldr	r3, [pc, #96]	@ (8006bdc <update_control_loops+0x828>)
 8006b7a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Apply commands to motors
	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8006b7e:	4b16      	ldr	r3, [pc, #88]	@ (8006bd8 <update_control_loops+0x824>)
 8006b80:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006b84:	eef0 0a67 	vmov.f32	s1, s15
 8006b88:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8006c00 <update_control_loops+0x84c>
 8006b8c:	481d      	ldr	r0, [pc, #116]	@ (8006c04 <update_control_loops+0x850>)
 8006b8e:	f7fa fc1b 	bl	80013c8 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006b92:	4b12      	ldr	r3, [pc, #72]	@ (8006bdc <update_control_loops+0x828>)
 8006b94:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006b98:	eef0 0a67 	vmov.f32	s1, s15
 8006b9c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8006c00 <update_control_loops+0x84c>
 8006ba0:	4819      	ldr	r0, [pc, #100]	@ (8006c08 <update_control_loops+0x854>)
 8006ba2:	f7fa fc11 	bl	80013c8 <MDXX_set_range>

	// Update display values
	prismatic_axis.mm = prismatic_encoder.mm;
 8006ba6:	4b10      	ldr	r3, [pc, #64]	@ (8006be8 <update_control_loops+0x834>)
 8006ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006baa:	4a0b      	ldr	r2, [pc, #44]	@ (8006bd8 <update_control_loops+0x824>)
 8006bac:	6393      	str	r3, [r2, #56]	@ 0x38
	revolute_axis.deg = UnitConverter_angle(&converter_system,
 8006bae:	4b17      	ldr	r3, [pc, #92]	@ (8006c0c <update_control_loops+0x858>)
 8006bb0:	edd3 7a00 	vldr	s15, [r3]
 8006bb4:	220e      	movs	r2, #14
 8006bb6:	210f      	movs	r1, #15
 8006bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8006bbc:	4814      	ldr	r0, [pc, #80]	@ (8006c10 <update_control_loops+0x85c>)
 8006bbe:	f7fd fd15 	bl	80045ec <UnitConverter_angle>
 8006bc2:	eef0 7a40 	vmov.f32	s15, s0
 8006bc6:	4b05      	ldr	r3, [pc, #20]	@ (8006bdc <update_control_loops+0x828>)
 8006bc8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);
}
 8006bcc:	371c      	adds	r7, #28
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	ecbd 8b02 	vpop	{d8}
 8006bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd8:	20000278 	.word	0x20000278
 8006bdc:	200002b8 	.word	0x200002b8
 8006be0:	20000598 	.word	0x20000598
 8006be4:	20000490 	.word	0x20000490
 8006be8:	20000434 	.word	0x20000434
 8006bec:	447a0000 	.word	0x447a0000
 8006bf0:	00000000 	.word	0x00000000
 8006bf4:	2000059c 	.word	0x2000059c
 8006bf8:	20000080 	.word	0x20000080
 8006bfc:	20000000 	.word	0x20000000
 8006c00:	44fa0000 	.word	0x44fa0000
 8006c04:	2000039c 	.word	0x2000039c
 8006c08:	200003e8 	.word	0x200003e8
 8006c0c:	20000354 	.word	0x20000354
 8006c10:	20000800 	.word	0x20000800

08006c14 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == PROX_Pin) {
 8006c1e:	88fb      	ldrh	r3, [r7, #6]
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d104      	bne.n	8006c2e <HAL_GPIO_EXTI_Callback+0x1a>
		prox_count++;
 8006c24:	4b0b      	ldr	r3, [pc, #44]	@ (8006c54 <HAL_GPIO_EXTI_Callback+0x40>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8006c54 <HAL_GPIO_EXTI_Callback+0x40>)
 8006c2c:	6013      	str	r3, [r2, #0]
	}

	if (GPIO_Pin == UPPER_PHOTO_Pin) {
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d102      	bne.n	8006c3a <HAL_GPIO_EXTI_Callback+0x26>
		up_photo = true;
 8006c34:	4b08      	ldr	r3, [pc, #32]	@ (8006c58 <HAL_GPIO_EXTI_Callback+0x44>)
 8006c36:	2201      	movs	r2, #1
 8006c38:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == LOWER_PHOTO_Pin) {
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c40:	d102      	bne.n	8006c48 <HAL_GPIO_EXTI_Callback+0x34>
		low_photo = true;
 8006c42:	4b06      	ldr	r3, [pc, #24]	@ (8006c5c <HAL_GPIO_EXTI_Callback+0x48>)
 8006c44:	2201      	movs	r2, #1
 8006c46:	701a      	strb	r2, [r3, #0]
	}
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr
 8006c54:	20000360 	.word	0x20000360
 8006c58:	20000364 	.word	0x20000364
 8006c5c:	20000365 	.word	0x20000365

08006c60 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
	// Handle UART reception if needed
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a42      	ldr	r2, [pc, #264]	@ (8006d88 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d17c      	bne.n	8006d7e <HAL_TIM_PeriodElapsedCallback+0x10a>
		// Update sensor readings
		plotter_update_sensors();
 8006c84:	f000 fc74 	bl	8007570 <plotter_update_sensors>

		QEI_get_diff_count(&prismatic_encoder);
 8006c88:	4840      	ldr	r0, [pc, #256]	@ (8006d8c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8006c8a:	f7fc fe45 	bl	8003918 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8006c8e:	483f      	ldr	r0, [pc, #252]	@ (8006d8c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8006c90:	f7fc ff2e 	bl	8003af0 <QEI_compute_data>
		QEI_get_diff_count(&revolute_encoder);
 8006c94:	483e      	ldr	r0, [pc, #248]	@ (8006d90 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8006c96:	f7fc fe3f 	bl	8003918 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8006c9a:	483d      	ldr	r0, [pc, #244]	@ (8006d90 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8006c9c:	f7fc ff28 	bl	8003af0 <QEI_compute_data>

		// Calculate control signals for revolute axis
		revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 8006ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006ca2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006ca6:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8006caa:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8006cae:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 8006d98 <HAL_TIM_PeriodElapsedCallback+0x124>
 8006cb2:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8006d9c <HAL_TIM_PeriodElapsedCallback+0x128>
 8006cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8006cba:	f7fb f85d 	bl	8001d78 <mapf>
 8006cbe:	eef0 7a40 	vmov.f32	s15, s0
 8006cc2:	4b34      	ldr	r3, [pc, #208]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006cc4:	edc3 7a08 	vstr	s15, [r3, #32]
				65535.0f, -12.0f, 12.0f);

		revolute_axis.kalman_velocity = SteadyStateKalmanFilter(
 8006cc8:	4b32      	ldr	r3, [pc, #200]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006cca:	edd3 7a08 	vldr	s15, [r3, #32]
 8006cce:	4b30      	ldr	r3, [pc, #192]	@ (8006d90 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8006cd0:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006cd4:	eef0 0a47 	vmov.f32	s1, s14
 8006cd8:	eeb0 0a67 	vmov.f32	s0, s15
 8006cdc:	4830      	ldr	r0, [pc, #192]	@ (8006da0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8006cde:	f7fd fee5 	bl	8004aac <SteadyStateKalmanFilter>
 8006ce2:	eef0 7a40 	vmov.f32	s15, s0
 8006ce6:	4b2b      	ldr	r3, [pc, #172]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006ce8:	edc3 7a07 	vstr	s15, [r3, #28]
				&revolute_kalman, revolute_axis.input_voltage,
				revolute_encoder.rads);

		if (isnan(revolute_axis.kalman_velocity)) {
 8006cec:	4b29      	ldr	r3, [pc, #164]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006cee:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cf2:	eef4 7a67 	vcmp.f32	s15, s15
 8006cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cfa:	d703      	bvc.n	8006d04 <HAL_TIM_PeriodElapsedCallback+0x90>
			revolute_axis.kalman_velocity = 0.0f;
 8006cfc:	4b25      	ldr	r3, [pc, #148]	@ (8006d94 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8006cfe:	f04f 0200 	mov.w	r2, #0
 8006d02:	61da      	str	r2, [r3, #28]
		}

		// Calculate control signals for prismatic axis
		prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos,
 8006d04:	4b27      	ldr	r3, [pc, #156]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d06:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006d0a:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8006d0e:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8006d12:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8006d98 <HAL_TIM_PeriodElapsedCallback+0x124>
 8006d16:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8006d9c <HAL_TIM_PeriodElapsedCallback+0x128>
 8006d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8006d1e:	f7fb f82b 	bl	8001d78 <mapf>
 8006d22:	eef0 7a40 	vmov.f32	s15, s0
 8006d26:	4b1f      	ldr	r3, [pc, #124]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d28:	edc3 7a08 	vstr	s15, [r3, #32]
				-65535.0f, 65535.0f, -12.0f, 12.0f);

		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8006d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d2e:	edd3 7a08 	vldr	s15, [r3, #32]
 8006d32:	4b16      	ldr	r3, [pc, #88]	@ (8006d8c <HAL_TIM_PeriodElapsedCallback+0x118>)
 8006d34:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006d38:	eef0 0a47 	vmov.f32	s1, s14
 8006d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d40:	4819      	ldr	r0, [pc, #100]	@ (8006da8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8006d42:	f7fc f825 	bl	8002d90 <MotorKalman_Estimate>
 8006d46:	eeb0 7a40 	vmov.f32	s14, s0
				prismatic_axis.input_voltage, prismatic_encoder.rads)
				* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 8006d4a:	4b18      	ldr	r3, [pc, #96]	@ (8006dac <HAL_TIM_PeriodElapsedCallback+0x138>)
 8006d4c:	edd3 7a04 	vldr	s15, [r3, #16]
 8006d50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d54:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8006db0 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8006d58:	ee67 7a87 	vmul.f32	s15, s15, s14
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8006d5c:	4b11      	ldr	r3, [pc, #68]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d5e:	edc3 7a07 	vstr	s15, [r3, #28]

		if (isnan(prismatic_axis.kalman_velocity)) {
 8006d62:	4b10      	ldr	r3, [pc, #64]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d64:	edd3 7a07 	vldr	s15, [r3, #28]
 8006d68:	eef4 7a67 	vcmp.f32	s15, s15
 8006d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d70:	d703      	bvc.n	8006d7a <HAL_TIM_PeriodElapsedCallback+0x106>
			prismatic_axis.kalman_velocity = 0.0f;
 8006d72:	4b0c      	ldr	r3, [pc, #48]	@ (8006da4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	61da      	str	r2, [r3, #28]
		}

		update_control_loops();
 8006d7a:	f7ff fb1b 	bl	80063b4 <update_control_loops>
	}
}
 8006d7e:	bf00      	nop
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	200019e4 	.word	0x200019e4
 8006d8c:	20000434 	.word	0x20000434
 8006d90:	20000490 	.word	0x20000490
 8006d94:	200002b8 	.word	0x200002b8
 8006d98:	477fff00 	.word	0x477fff00
 8006d9c:	c77fff00 	.word	0xc77fff00
 8006da0:	20001524 	.word	0x20001524
 8006da4:	20000278 	.word	0x20000278
 8006da8:	200011b8 	.word	0x200011b8
 8006dac:	20000100 	.word	0x20000100
 8006db0:	447a0000 	.word	0x447a0000

08006db4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8006db4:	b480      	push	{r7}
 8006db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006db8:	b672      	cpsid	i
}
 8006dba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8006dbc:	bf00      	nop
 8006dbe:	e7fd      	b.n	8006dbc <Error_Handler+0x8>

08006dc0 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8006dc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006dc4:	ed2d 8b02 	vpush	{d8}
 8006dc8:	b083      	sub	sp, #12
 8006dca:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = 500;
 8006dcc:	49c4      	ldr	r1, [pc, #784]	@ (80070e0 <plotter_begin+0x320>)
 8006dce:	f04f 0200 	mov.w	r2, #0
 8006dd2:	4bc4      	ldr	r3, [pc, #784]	@ (80070e4 <plotter_begin+0x324>)
 8006dd4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 2;
 8006dd8:	4bc1      	ldr	r3, [pc, #772]	@ (80070e0 <plotter_begin+0x320>)
 8006dda:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	f7f9 fa1f 	bl	8000224 <__adddf3>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	49bd      	ldr	r1, [pc, #756]	@ (80070e0 <plotter_begin+0x320>)
 8006dec:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_400RPM_Constant.traject_sd_max = 500;
 8006df0:	49bb      	ldr	r1, [pc, #748]	@ (80070e0 <plotter_begin+0x320>)
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	4bbb      	ldr	r3, [pc, #748]	@ (80070e4 <plotter_begin+0x324>)
 8006df8:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	ZGX45RGG_400RPM_Constant.traject_sdd_max = ZGX45RGG_400RPM_Constant.sdd_max;
 8006dfc:	4bb8      	ldr	r3, [pc, #736]	@ (80070e0 <plotter_begin+0x320>)
 8006dfe:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8006e02:	49b7      	ldr	r1, [pc, #732]	@ (80070e0 <plotter_begin+0x320>)
 8006e04:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 8006e08:	4bb7      	ldr	r3, [pc, #732]	@ (80070e8 <plotter_begin+0x328>)
 8006e0a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
			* (24.0 / 36.0) - 2.0;
 8006e0e:	a3b0      	add	r3, pc, #704	@ (adr r3, 80070d0 <plotter_begin+0x310>)
 8006e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e14:	f7f9 fbbc 	bl	8000590 <__aeabi_dmul>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	f04f 0200 	mov.w	r2, #0
 8006e24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006e28:	f7f9 f9fa 	bl	8000220 <__aeabi_dsub>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 8006e30:	49ad      	ldr	r1, [pc, #692]	@ (80070e8 <plotter_begin+0x328>)
 8006e32:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	ZGX45RGG_150RPM_Constant.qdd_max = ZGX45RGG_150RPM_Constant.qd_max * 0.4;
 8006e36:	4bac      	ldr	r3, [pc, #688]	@ (80070e8 <plotter_begin+0x328>)
 8006e38:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8006e3c:	a3a6      	add	r3, pc, #664	@ (adr r3, 80070d8 <plotter_begin+0x318>)
 8006e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e42:	f7f9 fba5 	bl	8000590 <__aeabi_dmul>
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	49a7      	ldr	r1, [pc, #668]	@ (80070e8 <plotter_begin+0x328>)
 8006e4c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	ZGX45RGG_150RPM_Constant.traject_qd_max = ZGX45RGG_150RPM_Constant.qd_max;
 8006e50:	4ba5      	ldr	r3, [pc, #660]	@ (80070e8 <plotter_begin+0x328>)
 8006e52:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006e56:	49a4      	ldr	r1, [pc, #656]	@ (80070e8 <plotter_begin+0x328>)
 8006e58:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	ZGX45RGG_150RPM_Constant.traject_qdd_max = ZGX45RGG_150RPM_Constant.qdd_max;
 8006e5c:	4ba2      	ldr	r3, [pc, #648]	@ (80070e8 <plotter_begin+0x328>)
 8006e5e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8006e62:	49a1      	ldr	r1, [pc, #644]	@ (80070e8 <plotter_begin+0x328>)
 8006e64:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 8006e68:	2100      	movs	r1, #0
 8006e6a:	48a0      	ldr	r0, [pc, #640]	@ (80070ec <plotter_begin+0x32c>)
 8006e6c:	f000 fc46 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8006e70:	eddf 2a9f 	vldr	s5, [pc, #636]	@ 80070f0 <plotter_begin+0x330>
 8006e74:	ed9f 2a9f 	vldr	s4, [pc, #636]	@ 80070f4 <plotter_begin+0x334>
 8006e78:	eddf 1a9f 	vldr	s3, [pc, #636]	@ 80070f8 <plotter_begin+0x338>
 8006e7c:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 80070f8 <plotter_begin+0x338>
 8006e80:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 80070fc <plotter_begin+0x33c>
 8006e84:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 80070f0 <plotter_begin+0x330>
 8006e88:	4898      	ldr	r0, [pc, #608]	@ (80070ec <plotter_begin+0x32c>)
 8006e8a:	f000 fc95 	bl	80077b8 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8006e8e:	2102      	movs	r1, #2
 8006e90:	489b      	ldr	r0, [pc, #620]	@ (8007100 <plotter_begin+0x340>)
 8006e92:	f000 fc33 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8006e96:	ed9f 3a96 	vldr	s6, [pc, #600]	@ 80070f0 <plotter_begin+0x330>
 8006e9a:	eddf 2a96 	vldr	s5, [pc, #600]	@ 80070f4 <plotter_begin+0x334>
 8006e9e:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 80070f8 <plotter_begin+0x338>
 8006ea2:	eddf 1a95 	vldr	s3, [pc, #596]	@ 80070f8 <plotter_begin+0x338>
 8006ea6:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006eaa:	eddf 0a94 	vldr	s1, [pc, #592]	@ 80070fc <plotter_begin+0x33c>
 8006eae:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 80070f0 <plotter_begin+0x330>
 8006eb2:	4893      	ldr	r0, [pc, #588]	@ (8007100 <plotter_begin+0x340>)
 8006eb4:	f000 fcab 	bl	800780e <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 8006eb8:	2100      	movs	r1, #0
 8006eba:	4892      	ldr	r0, [pc, #584]	@ (8007104 <plotter_begin+0x344>)
 8006ebc:	f000 fc1e 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 8006ec0:	eddf 2a91 	vldr	s5, [pc, #580]	@ 8007108 <plotter_begin+0x348>
 8006ec4:	ed9f 2a91 	vldr	s4, [pc, #580]	@ 800710c <plotter_begin+0x34c>
 8006ec8:	eddf 1a8b 	vldr	s3, [pc, #556]	@ 80070f8 <plotter_begin+0x338>
 8006ecc:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 80070f8 <plotter_begin+0x338>
 8006ed0:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 80070fc <plotter_begin+0x33c>
 8006ed4:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 8007108 <plotter_begin+0x348>
 8006ed8:	488a      	ldr	r0, [pc, #552]	@ (8007104 <plotter_begin+0x344>)
 8006eda:	f000 fc6d 	bl	80077b8 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 8006ede:	2102      	movs	r1, #2
 8006ee0:	488b      	ldr	r0, [pc, #556]	@ (8007110 <plotter_begin+0x350>)
 8006ee2:	f000 fc0b 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 8006ee6:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8006eea:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8006eee:	ed9f 2a82 	vldr	s4, [pc, #520]	@ 80070f8 <plotter_begin+0x338>
 8006ef2:	eddf 1a81 	vldr	s3, [pc, #516]	@ 80070f8 <plotter_begin+0x338>
 8006ef6:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006efa:	eddf 0a80 	vldr	s1, [pc, #512]	@ 80070fc <plotter_begin+0x33c>
 8006efe:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8006f02:	4883      	ldr	r0, [pc, #524]	@ (8007110 <plotter_begin+0x350>)
 8006f04:	f000 fc83 	bl	800780e <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 8006f08:	2100      	movs	r1, #0
 8006f0a:	4882      	ldr	r0, [pc, #520]	@ (8007114 <plotter_begin+0x354>)
 8006f0c:	f000 fbf6 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f10:	4b73      	ldr	r3, [pc, #460]	@ (80070e0 <plotter_begin+0x320>)
 8006f12:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006f16:	4610      	mov	r0, r2
 8006f18:	4619      	mov	r1, r3
 8006f1a:	f7f9 fe1b 	bl	8000b54 <__aeabi_d2f>
 8006f1e:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8006f20:	4b6f      	ldr	r3, [pc, #444]	@ (80070e0 <plotter_begin+0x320>)
 8006f22:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006f26:	4610      	mov	r0, r2
 8006f28:	4619      	mov	r1, r3
 8006f2a:	f7f9 fe13 	bl	8000b54 <__aeabi_d2f>
 8006f2e:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f30:	ee07 3a90 	vmov	s15, r3
 8006f34:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 8006f38:	4b69      	ldr	r3, [pc, #420]	@ (80070e0 <plotter_begin+0x320>)
 8006f3a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f3e:	4610      	mov	r0, r2
 8006f40:	4619      	mov	r1, r3
 8006f42:	f7f9 fe07 	bl	8000b54 <__aeabi_d2f>
 8006f46:	4603      	mov	r3, r0
 8006f48:	ee02 3a90 	vmov	s5, r3
 8006f4c:	eeb0 2a48 	vmov.f32	s4, s16
 8006f50:	eddf 1a69 	vldr	s3, [pc, #420]	@ 80070f8 <plotter_begin+0x338>
 8006f54:	ed9f 1a68 	vldr	s2, [pc, #416]	@ 80070f8 <plotter_begin+0x338>
 8006f58:	eddf 0a68 	vldr	s1, [pc, #416]	@ 80070fc <plotter_begin+0x33c>
 8006f5c:	ee00 4a10 	vmov	s0, r4
 8006f60:	486c      	ldr	r0, [pc, #432]	@ (8007114 <plotter_begin+0x354>)
 8006f62:	f000 fc29 	bl	80077b8 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 8006f66:	2102      	movs	r1, #2
 8006f68:	486b      	ldr	r0, [pc, #428]	@ (8007118 <plotter_begin+0x358>)
 8006f6a:	f000 fbc7 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80070e0 <plotter_begin+0x320>)
 8006f70:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006f74:	4610      	mov	r0, r2
 8006f76:	4619      	mov	r1, r3
 8006f78:	f7f9 fdec 	bl	8000b54 <__aeabi_d2f>
 8006f7c:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8006f7e:	4b58      	ldr	r3, [pc, #352]	@ (80070e0 <plotter_begin+0x320>)
 8006f80:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006f84:	4610      	mov	r0, r2
 8006f86:	4619      	mov	r1, r3
 8006f88:	f7f9 fde4 	bl	8000b54 <__aeabi_d2f>
 8006f8c:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f8e:	ee07 3a90 	vmov	s15, r3
 8006f92:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8006f96:	4b52      	ldr	r3, [pc, #328]	@ (80070e0 <plotter_begin+0x320>)
 8006f98:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	f7f9 fdd8 	bl	8000b54 <__aeabi_d2f>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	ee03 3a10 	vmov	s6, r3
 8006faa:	eef0 2a48 	vmov.f32	s5, s16
 8006fae:	ed9f 2a52 	vldr	s4, [pc, #328]	@ 80070f8 <plotter_begin+0x338>
 8006fb2:	eddf 1a51 	vldr	s3, [pc, #324]	@ 80070f8 <plotter_begin+0x338>
 8006fb6:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006fba:	eddf 0a50 	vldr	s1, [pc, #320]	@ 80070fc <plotter_begin+0x33c>
 8006fbe:	ee00 4a10 	vmov	s0, r4
 8006fc2:	4855      	ldr	r0, [pc, #340]	@ (8007118 <plotter_begin+0x358>)
 8006fc4:	f000 fc23 	bl	800780e <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 8006fc8:	2100      	movs	r1, #0
 8006fca:	4854      	ldr	r0, [pc, #336]	@ (800711c <plotter_begin+0x35c>)
 8006fcc:	f000 fb96 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8006fd0:	4b45      	ldr	r3, [pc, #276]	@ (80070e8 <plotter_begin+0x328>)
 8006fd2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006fd6:	4610      	mov	r0, r2
 8006fd8:	4619      	mov	r1, r3
 8006fda:	f7f9 fdbb 	bl	8000b54 <__aeabi_d2f>
 8006fde:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 8006fe0:	4b41      	ldr	r3, [pc, #260]	@ (80070e8 <plotter_begin+0x328>)
 8006fe2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006fe6:	4610      	mov	r0, r2
 8006fe8:	4619      	mov	r1, r3
 8006fea:	f7f9 fdb3 	bl	8000b54 <__aeabi_d2f>
 8006fee:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8006ff0:	ee07 3a90 	vmov	s15, r3
 8006ff4:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 8006ff8:	4b3b      	ldr	r3, [pc, #236]	@ (80070e8 <plotter_begin+0x328>)
 8006ffa:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8006ffe:	4610      	mov	r0, r2
 8007000:	4619      	mov	r1, r3
 8007002:	f7f9 fda7 	bl	8000b54 <__aeabi_d2f>
 8007006:	4603      	mov	r3, r0
 8007008:	ee02 3a90 	vmov	s5, r3
 800700c:	eeb0 2a48 	vmov.f32	s4, s16
 8007010:	eddf 1a39 	vldr	s3, [pc, #228]	@ 80070f8 <plotter_begin+0x338>
 8007014:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 80070f8 <plotter_begin+0x338>
 8007018:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80070fc <plotter_begin+0x33c>
 800701c:	ee00 4a10 	vmov	s0, r4
 8007020:	483e      	ldr	r0, [pc, #248]	@ (800711c <plotter_begin+0x35c>)
 8007022:	f000 fbc9 	bl	80077b8 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 8007026:	2102      	movs	r1, #2
 8007028:	483d      	ldr	r0, [pc, #244]	@ (8007120 <plotter_begin+0x360>)
 800702a:	f000 fb67 	bl	80076fc <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800702e:	4b2e      	ldr	r3, [pc, #184]	@ (80070e8 <plotter_begin+0x328>)
 8007030:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8007034:	4610      	mov	r0, r2
 8007036:	4619      	mov	r1, r3
 8007038:	f7f9 fd8c 	bl	8000b54 <__aeabi_d2f>
 800703c:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 800703e:	4b2a      	ldr	r3, [pc, #168]	@ (80070e8 <plotter_begin+0x328>)
 8007040:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8007044:	4610      	mov	r0, r2
 8007046:	4619      	mov	r1, r3
 8007048:	f7f9 fd84 	bl	8000b54 <__aeabi_d2f>
 800704c:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800704e:	ee07 3a90 	vmov	s15, r3
 8007052:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8007056:	4b24      	ldr	r3, [pc, #144]	@ (80070e8 <plotter_begin+0x328>)
 8007058:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800705c:	4610      	mov	r0, r2
 800705e:	4619      	mov	r1, r3
 8007060:	f7f9 fd78 	bl	8000b54 <__aeabi_d2f>
 8007064:	4603      	mov	r3, r0
 8007066:	ee03 3a10 	vmov	s6, r3
 800706a:	eef0 2a48 	vmov.f32	s5, s16
 800706e:	ed9f 2a22 	vldr	s4, [pc, #136]	@ 80070f8 <plotter_begin+0x338>
 8007072:	eddf 1a21 	vldr	s3, [pc, #132]	@ 80070f8 <plotter_begin+0x338>
 8007076:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800707a:	eddf 0a20 	vldr	s1, [pc, #128]	@ 80070fc <plotter_begin+0x33c>
 800707e:	ee00 4a10 	vmov	s0, r4
 8007082:	4827      	ldr	r0, [pc, #156]	@ (8007120 <plotter_begin+0x360>)
 8007084:	f000 fbc3 	bl	800780e <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 8007088:	4826      	ldr	r0, [pc, #152]	@ (8007124 <plotter_begin+0x364>)
 800708a:	f7fd fa19 	bl	80044c0 <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 800708e:	4b26      	ldr	r3, [pc, #152]	@ (8007128 <plotter_begin+0x368>)
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	4618      	mov	r0, r3
 8007094:	f7f9 fa24 	bl	80004e0 <__aeabi_f2d>
 8007098:	4602      	mov	r2, r0
 800709a:	460b      	mov	r3, r1
 800709c:	f7f9 f8c2 	bl	8000224 <__adddf3>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	4610      	mov	r0, r2
 80070a6:	4619      	mov	r1, r3
 80070a8:	f04f 0200 	mov.w	r2, #0
 80070ac:	4b1f      	ldr	r3, [pc, #124]	@ (800712c <plotter_begin+0x36c>)
 80070ae:	f7f9 fa6f 	bl	8000590 <__aeabi_dmul>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 80070b6:	4610      	mov	r0, r2
 80070b8:	4619      	mov	r1, r3
 80070ba:	f7f9 fd4b 	bl	8000b54 <__aeabi_d2f>
 80070be:	4603      	mov	r3, r0
 80070c0:	ee00 3a90 	vmov	s1, r3
 80070c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80070c8:	e032      	b.n	8007130 <plotter_begin+0x370>
 80070ca:	bf00      	nop
 80070cc:	f3af 8000 	nop.w
 80070d0:	55555555 	.word	0x55555555
 80070d4:	3fe55555 	.word	0x3fe55555
 80070d8:	9999999a 	.word	0x9999999a
 80070dc:	3fd99999 	.word	0x3fd99999
 80070e0:	20000080 	.word	0x20000080
 80070e4:	407f4000 	.word	0x407f4000
 80070e8:	20000000 	.word	0x20000000
 80070ec:	200005e0 	.word	0x200005e0
 80070f0:	477fff00 	.word	0x477fff00
 80070f4:	c77fff00 	.word	0xc77fff00
 80070f8:	00000000 	.word	0x00000000
 80070fc:	3dcccccd 	.word	0x3dcccccd
 8007100:	20000624 	.word	0x20000624
 8007104:	20000668 	.word	0x20000668
 8007108:	43480000 	.word	0x43480000
 800710c:	c3480000 	.word	0xc3480000
 8007110:	200006ac 	.word	0x200006ac
 8007114:	200006f0 	.word	0x200006f0
 8007118:	20000734 	.word	0x20000734
 800711c:	20000778 	.word	0x20000778
 8007120:	200007bc 	.word	0x200007bc
 8007124:	20000800 	.word	0x20000800
 8007128:	20000100 	.word	0x20000100
 800712c:	408f4000 	.word	0x408f4000
 8007130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007134:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007138:	49bd      	ldr	r1, [pc, #756]	@ (8007430 <plotter_begin+0x670>)
 800713a:	48be      	ldr	r0, [pc, #760]	@ (8007434 <plotter_begin+0x674>)
 800713c:	f7fc fb7a 	bl	8003834 <QEI_init>
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8007140:	eddf 0abd 	vldr	s1, [pc, #756]	@ 8007438 <plotter_begin+0x678>
 8007144:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007148:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800714c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007150:	49ba      	ldr	r1, [pc, #744]	@ (800743c <plotter_begin+0x67c>)
 8007152:	48bb      	ldr	r0, [pc, #748]	@ (8007440 <plotter_begin+0x680>)
 8007154:	f7fc fb6e 	bl	8003834 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8007158:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007162:	2204      	movs	r2, #4
 8007164:	49b7      	ldr	r1, [pc, #732]	@ (8007444 <plotter_begin+0x684>)
 8007166:	48b8      	ldr	r0, [pc, #736]	@ (8007448 <plotter_begin+0x688>)
 8007168:	f7fa f90a 	bl	8001380 <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 800716c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007170:	9300      	str	r3, [sp, #0]
 8007172:	4bb6      	ldr	r3, [pc, #728]	@ (800744c <plotter_begin+0x68c>)
 8007174:	2200      	movs	r2, #0
 8007176:	49b3      	ldr	r1, [pc, #716]	@ (8007444 <plotter_begin+0x684>)
 8007178:	48b5      	ldr	r0, [pc, #724]	@ (8007450 <plotter_begin+0x690>)
 800717a:	f7fa f901 	bl	8001380 <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 800717e:	220c      	movs	r2, #12
 8007180:	49b4      	ldr	r1, [pc, #720]	@ (8007454 <plotter_begin+0x694>)
 8007182:	48b5      	ldr	r0, [pc, #724]	@ (8007458 <plotter_begin+0x698>)
 8007184:	f7fc f92a 	bl	80033dc <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 8007188:	eddf 0aab 	vldr	s1, [pc, #684]	@ 8007438 <plotter_begin+0x678>
 800718c:	ed9f 0ab3 	vldr	s0, [pc, #716]	@ 800745c <plotter_begin+0x69c>
 8007190:	48ad      	ldr	r0, [pc, #692]	@ (8007448 <plotter_begin+0x688>)
 8007192:	f7fa f919 	bl	80013c8 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8007196:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 8007438 <plotter_begin+0x678>
 800719a:	ed9f 0ab0 	vldr	s0, [pc, #704]	@ 800745c <plotter_begin+0x69c>
 800719e:	48ac      	ldr	r0, [pc, #688]	@ (8007450 <plotter_begin+0x690>)
 80071a0:	f7fa f912 	bl	80013c8 <MDXX_set_range>

	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
			ZGX45RGG_400RPM_Constant.sd_max);
 80071a4:	4bae      	ldr	r3, [pc, #696]	@ (8007460 <plotter_begin+0x6a0>)
 80071a6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
 80071aa:	4610      	mov	r0, r2
 80071ac:	4619      	mov	r1, r3
 80071ae:	f7f9 fcd1 	bl	8000b54 <__aeabi_d2f>
 80071b2:	4603      	mov	r3, r0
 80071b4:	ee01 3a90 	vmov	s3, r3
 80071b8:	ed9f 1aaa 	vldr	s2, [pc, #680]	@ 8007464 <plotter_begin+0x6a4>
 80071bc:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8007468 <plotter_begin+0x6a8>
 80071c0:	ed9f 0aaa 	vldr	s0, [pc, #680]	@ 800746c <plotter_begin+0x6ac>
 80071c4:	48aa      	ldr	r0, [pc, #680]	@ (8007470 <plotter_begin+0x6b0>)
 80071c6:	f7f9 fff4 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 80071ca:	4ba5      	ldr	r3, [pc, #660]	@ (8007460 <plotter_begin+0x6a0>)
 80071cc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
 80071d0:	4610      	mov	r0, r2
 80071d2:	4619      	mov	r1, r3
 80071d4:	f7f9 fcbe 	bl	8000b54 <__aeabi_d2f>
 80071d8:	4603      	mov	r3, r0
 80071da:	ee01 3a90 	vmov	s3, r3
 80071de:	ed9f 1a96 	vldr	s2, [pc, #600]	@ 8007438 <plotter_begin+0x678>
 80071e2:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8007474 <plotter_begin+0x6b4>
 80071e6:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8007478 <plotter_begin+0x6b8>
 80071ea:	48a4      	ldr	r0, [pc, #656]	@ (800747c <plotter_begin+0x6bc>)
 80071ec:	f7f9 ffe1 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 150, 5e-2, 2000,
			ZGX45RGG_150RPM_Constant.qd_max);
 80071f0:	4ba3      	ldr	r3, [pc, #652]	@ (8007480 <plotter_begin+0x6c0>)
 80071f2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 150, 5e-2, 2000,
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	f7f9 fcab 	bl	8000b54 <__aeabi_d2f>
 80071fe:	4603      	mov	r3, r0
 8007200:	ee01 3a90 	vmov	s3, r3
 8007204:	ed9f 1a95 	vldr	s2, [pc, #596]	@ 800745c <plotter_begin+0x69c>
 8007208:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8007484 <plotter_begin+0x6c4>
 800720c:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8007478 <plotter_begin+0x6b8>
 8007210:	489d      	ldr	r0, [pc, #628]	@ (8007488 <plotter_begin+0x6c8>)
 8007212:	f7f9 ffce 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_velocity_pid, 4500, 50, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 8007216:	4b9a      	ldr	r3, [pc, #616]	@ (8007480 <plotter_begin+0x6c0>)
 8007218:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 4500, 50, 0,
 800721c:	4610      	mov	r0, r2
 800721e:	4619      	mov	r1, r3
 8007220:	f7f9 fc98 	bl	8000b54 <__aeabi_d2f>
 8007224:	4603      	mov	r3, r0
 8007226:	ee01 3a90 	vmov	s3, r3
 800722a:	ed9f 1a83 	vldr	s2, [pc, #524]	@ 8007438 <plotter_begin+0x678>
 800722e:	eddf 0a97 	vldr	s1, [pc, #604]	@ 800748c <plotter_begin+0x6cc>
 8007232:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8007490 <plotter_begin+0x6d0>
 8007236:	4897      	ldr	r0, [pc, #604]	@ (8007494 <plotter_begin+0x6d4>)
 8007238:	f7f9 ffbb 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 800723c:	4990      	ldr	r1, [pc, #576]	@ (8007480 <plotter_begin+0x6c0>)
 800723e:	4896      	ldr	r0, [pc, #600]	@ (8007498 <plotter_begin+0x6d8>)
 8007240:	f7fa f99c 	bl	800157c <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8007244:	4986      	ldr	r1, [pc, #536]	@ (8007460 <plotter_begin+0x6a0>)
 8007246:	4895      	ldr	r0, [pc, #596]	@ (800749c <plotter_begin+0x6dc>)
 8007248:	f7fa fb20 	bl	800188c <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 800724c:	4a94      	ldr	r2, [pc, #592]	@ (80074a0 <plotter_begin+0x6e0>)
 800724e:	498c      	ldr	r1, [pc, #560]	@ (8007480 <plotter_begin+0x6c0>)
 8007250:	4894      	ldr	r0, [pc, #592]	@ (80074a4 <plotter_begin+0x6e4>)
 8007252:	f7fa fa22 	bl	800169a <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 8007256:	4a92      	ldr	r2, [pc, #584]	@ (80074a0 <plotter_begin+0x6e0>)
 8007258:	4981      	ldr	r1, [pc, #516]	@ (8007460 <plotter_begin+0x6a0>)
 800725a:	4893      	ldr	r0, [pc, #588]	@ (80074a8 <plotter_begin+0x6e8>)
 800725c:	f7fa fba5 	bl	80019aa <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 8007260:	2302      	movs	r3, #2
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	eddf 0a91 	vldr	s1, [pc, #580]	@ 80074ac <plotter_begin+0x6ec>
 8007268:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 80074b0 <plotter_begin+0x6f0>
 800726c:	2364      	movs	r3, #100	@ 0x64
 800726e:	4a91      	ldr	r2, [pc, #580]	@ (80074b4 <plotter_begin+0x6f4>)
 8007270:	4991      	ldr	r1, [pc, #580]	@ (80074b8 <plotter_begin+0x6f8>)
 8007272:	4892      	ldr	r0, [pc, #584]	@ (80074bc <plotter_begin+0x6fc>)
 8007274:	f7f9 fe54 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 8007278:	2105      	movs	r1, #5
 800727a:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 80074c0 <plotter_begin+0x700>
 800727e:	488f      	ldr	r0, [pc, #572]	@ (80074bc <plotter_begin+0x6fc>)
 8007280:	f7f9 ff00 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 8007284:	488d      	ldr	r0, [pc, #564]	@ (80074bc <plotter_begin+0x6fc>)
 8007286:	f7f9 fea3 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 800728a:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 80074c4 <plotter_begin+0x704>
 800728e:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8007292:	211f      	movs	r1, #31
 8007294:	488c      	ldr	r0, [pc, #560]	@ (80074c8 <plotter_begin+0x708>)
 8007296:	f7fa fc4f 	bl	8001b38 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 800729a:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 80074c4 <plotter_begin+0x704>
 800729e:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80072a2:	211f      	movs	r1, #31
 80072a4:	4889      	ldr	r0, [pc, #548]	@ (80074cc <plotter_begin+0x70c>)
 80072a6:	f7fa fc47 	bl	8001b38 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80072aa:	eddf 0a86 	vldr	s1, [pc, #536]	@ 80074c4 <plotter_begin+0x704>
 80072ae:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80072b2:	211f      	movs	r1, #31
 80072b4:	4886      	ldr	r0, [pc, #536]	@ (80074d0 <plotter_begin+0x710>)
 80072b6:	f7fa fc3f 	bl	8001b38 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80072ba:	eddf 0a82 	vldr	s1, [pc, #520]	@ 80074c4 <plotter_begin+0x704>
 80072be:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80072c2:	211f      	movs	r1, #31
 80072c4:	4883      	ldr	r0, [pc, #524]	@ (80074d4 <plotter_begin+0x714>)
 80072c6:	f7fa fc37 	bl	8001b38 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80072ca:	4b65      	ldr	r3, [pc, #404]	@ (8007460 <plotter_begin+0x6a0>)
 80072cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072d0:	4610      	mov	r0, r2
 80072d2:	4619      	mov	r1, r3
 80072d4:	f7f9 fc3e 	bl	8000b54 <__aeabi_d2f>
 80072d8:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80072da:	4b61      	ldr	r3, [pc, #388]	@ (8007460 <plotter_begin+0x6a0>)
 80072dc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80072e0:	4610      	mov	r0, r2
 80072e2:	4619      	mov	r1, r3
 80072e4:	f7f9 fc36 	bl	8000b54 <__aeabi_d2f>
 80072e8:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80072ea:	4b5d      	ldr	r3, [pc, #372]	@ (8007460 <plotter_begin+0x6a0>)
 80072ec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80072f0:	4610      	mov	r0, r2
 80072f2:	4619      	mov	r1, r3
 80072f4:	f7f9 fc2e 	bl	8000b54 <__aeabi_d2f>
 80072f8:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 80072fa:	4b59      	ldr	r3, [pc, #356]	@ (8007460 <plotter_begin+0x6a0>)
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8007300:	4610      	mov	r0, r2
 8007302:	4619      	mov	r1, r3
 8007304:	f7f9 fc26 	bl	8000b54 <__aeabi_d2f>
 8007308:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 800730a:	4b55      	ldr	r3, [pc, #340]	@ (8007460 <plotter_begin+0x6a0>)
 800730c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8007310:	4610      	mov	r0, r2
 8007312:	4619      	mov	r1, r3
 8007314:	f7f9 fc1e 	bl	8000b54 <__aeabi_d2f>
 8007318:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 800731a:	4b51      	ldr	r3, [pc, #324]	@ (8007460 <plotter_begin+0x6a0>)
 800731c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8007320:	4610      	mov	r0, r2
 8007322:	4619      	mov	r1, r3
 8007324:	f7f9 fc16 	bl	8000b54 <__aeabi_d2f>
 8007328:	4603      	mov	r3, r0
 800732a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 800732e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8007332:	ee03 3a10 	vmov	s6, r3
 8007336:	ee02 9a90 	vmov	s5, r9
 800733a:	ee02 8a10 	vmov	s4, r8
 800733e:	ee01 6a90 	vmov	s3, r6
 8007342:	ee01 5a10 	vmov	s2, r5
 8007346:	ee00 4a90 	vmov	s1, r4
 800734a:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 80074d8 <plotter_begin+0x718>
 800734e:	4863      	ldr	r0, [pc, #396]	@ (80074dc <plotter_begin+0x71c>)
 8007350:	f7fa fdf2 	bl	8001f38 <MotorKalman_Init>

	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8007354:	4b4a      	ldr	r3, [pc, #296]	@ (8007480 <plotter_begin+0x6c0>)
 8007356:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800735a:	4610      	mov	r0, r2
 800735c:	4619      	mov	r1, r3
 800735e:	f7f9 fbf9 	bl	8000b54 <__aeabi_d2f>
 8007362:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.L,
 8007364:	4b46      	ldr	r3, [pc, #280]	@ (8007480 <plotter_begin+0x6c0>)
 8007366:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 800736a:	4610      	mov	r0, r2
 800736c:	4619      	mov	r1, r3
 800736e:	f7f9 fbf1 	bl	8000b54 <__aeabi_d2f>
 8007372:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.J,
 8007374:	4b42      	ldr	r3, [pc, #264]	@ (8007480 <plotter_begin+0x6c0>)
 8007376:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	f7f9 fbe9 	bl	8000b54 <__aeabi_d2f>
 8007382:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.B * 2.2,
 8007384:	4b3e      	ldr	r3, [pc, #248]	@ (8007480 <plotter_begin+0x6c0>)
 8007386:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800738a:	a327      	add	r3, pc, #156	@ (adr r3, 8007428 <plotter_begin+0x668>)
 800738c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007390:	f7f9 f8fe 	bl	8000590 <__aeabi_dmul>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8007398:	4610      	mov	r0, r2
 800739a:	4619      	mov	r1, r3
 800739c:	f7f9 fbda 	bl	8000b54 <__aeabi_d2f>
 80073a0:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.Ke,
 80073a2:	4b37      	ldr	r3, [pc, #220]	@ (8007480 <plotter_begin+0x6c0>)
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 80073a8:	4610      	mov	r0, r2
 80073aa:	4619      	mov	r1, r3
 80073ac:	f7f9 fbd2 	bl	8000b54 <__aeabi_d2f>
 80073b0:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.Kt,
 80073b2:	4b33      	ldr	r3, [pc, #204]	@ (8007480 <plotter_begin+0x6c0>)
 80073b4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 80073b8:	4610      	mov	r0, r2
 80073ba:	4619      	mov	r1, r3
 80073bc:	f7f9 fbca 	bl	8000b54 <__aeabi_d2f>
 80073c0:	4603      	mov	r3, r0
 80073c2:	4947      	ldr	r1, [pc, #284]	@ (80074e0 <plotter_begin+0x720>)
 80073c4:	4847      	ldr	r0, [pc, #284]	@ (80074e4 <plotter_begin+0x724>)
 80073c6:	ed9f 3a44 	vldr	s6, [pc, #272]	@ 80074d8 <plotter_begin+0x718>
 80073ca:	ee02 3a90 	vmov	s5, r3
 80073ce:	ee02 9a10 	vmov	s4, r9
 80073d2:	ee01 8a90 	vmov	s3, r8
 80073d6:	ee01 6a10 	vmov	s2, r6
 80073da:	ee00 5a90 	vmov	s1, r5
 80073de:	ee00 4a10 	vmov	s0, r4
 80073e2:	f7fb ff93 	bl	800330c <GenerateMotorMatrices>
			0.001,
			&revolute_A,
			&revolute_B
			);

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 80073e6:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8007484 <plotter_begin+0x6c4>
 80073ea:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80073ee:	4a3c      	ldr	r2, [pc, #240]	@ (80074e0 <plotter_begin+0x720>)
 80073f0:	493c      	ldr	r1, [pc, #240]	@ (80074e4 <plotter_begin+0x724>)
 80073f2:	483d      	ldr	r0, [pc, #244]	@ (80074e8 <plotter_begin+0x728>)
 80073f4:	f7fd fca4 	bl	8004d40 <Kalman_Start>
	REVOLUTE_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 80073f8:	23c8      	movs	r3, #200	@ 0xc8
 80073fa:	9301      	str	r3, [sp, #4]
 80073fc:	2315      	movs	r3, #21
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	4b3a      	ldr	r3, [pc, #232]	@ (80074ec <plotter_begin+0x72c>)
 8007402:	4a3b      	ldr	r2, [pc, #236]	@ (80074f0 <plotter_begin+0x730>)
 8007404:	493b      	ldr	r1, [pc, #236]	@ (80074f4 <plotter_begin+0x734>)
 8007406:	483c      	ldr	r0, [pc, #240]	@ (80074f8 <plotter_begin+0x738>)
 8007408:	f7fa fd2e 	bl	8001e68 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 800740c:	483b      	ldr	r0, [pc, #236]	@ (80074fc <plotter_begin+0x73c>)
 800740e:	f004 fdd7 	bl	800bfc0 <HAL_TIM_Base_Start_IT>

	plotter_reset();
 8007412:	f000 f875 	bl	8007500 <plotter_reset>
}
 8007416:	bf00      	nop
 8007418:	3704      	adds	r7, #4
 800741a:	46bd      	mov	sp, r7
 800741c:	ecbd 8b02 	vpop	{d8}
 8007420:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007424:	f3af 8000 	nop.w
 8007428:	9999999a 	.word	0x9999999a
 800742c:	40019999 	.word	0x40019999
 8007430:	20001c48 	.word	0x20001c48
 8007434:	20000434 	.word	0x20000434
 8007438:	00000000 	.word	0x00000000
 800743c:	20001b7c 	.word	0x20001b7c
 8007440:	20000490 	.word	0x20000490
 8007444:	20001d14 	.word	0x20001d14
 8007448:	2000039c 	.word	0x2000039c
 800744c:	48000800 	.word	0x48000800
 8007450:	200003e8 	.word	0x200003e8
 8007454:	20001918 	.word	0x20001918
 8007458:	200005a4 	.word	0x200005a4
 800745c:	44fa0000 	.word	0x44fa0000
 8007460:	20000080 	.word	0x20000080
 8007464:	42f00000 	.word	0x42f00000
 8007468:	2edbe6ff 	.word	0x2edbe6ff
 800746c:	42960000 	.word	0x42960000
 8007470:	200004ec 	.word	0x200004ec
 8007474:	3727c5ac 	.word	0x3727c5ac
 8007478:	43160000 	.word	0x43160000
 800747c:	20000514 	.word	0x20000514
 8007480:	20000000 	.word	0x20000000
 8007484:	3d4ccccd 	.word	0x3d4ccccd
 8007488:	2000053c 	.word	0x2000053c
 800748c:	42480000 	.word	0x42480000
 8007490:	458ca000 	.word	0x458ca000
 8007494:	20000564 	.word	0x20000564
 8007498:	20000598 	.word	0x20000598
 800749c:	2000058c 	.word	0x2000058c
 80074a0:	20000100 	.word	0x20000100
 80074a4:	2000059c 	.word	0x2000059c
 80074a8:	20000590 	.word	0x20000590
 80074ac:	457ff000 	.word	0x457ff000
 80074b0:	40533333 	.word	0x40533333
 80074b4:	20000a88 	.word	0x20000a88
 80074b8:	200001ac 	.word	0x200001ac
 80074bc:	200005bc 	.word	0x200005bc
 80074c0:	45000000 	.word	0x45000000
 80074c4:	447a0000 	.word	0x447a0000
 80074c8:	20000a64 	.word	0x20000a64
 80074cc:	20000a58 	.word	0x20000a58
 80074d0:	20000a7c 	.word	0x20000a7c
 80074d4:	20000a70 	.word	0x20000a70
 80074d8:	3a83126f 	.word	0x3a83126f
 80074dc:	200011b8 	.word	0x200011b8
 80074e0:	200018e4 	.word	0x200018e4
 80074e4:	200018a4 	.word	0x200018a4
 80074e8:	20001524 	.word	0x20001524
 80074ec:	20001028 	.word	0x20001028
 80074f0:	20001de0 	.word	0x20001de0
 80074f4:	20001f78 	.word	0x20001f78
 80074f8:	20000b50 	.word	0x20000b50
 80074fc:	200019e4 	.word	0x200019e4

08007500 <plotter_reset>:

void plotter_reset() {
 8007500:	b480      	push	{r7}
 8007502:	af00      	add	r7, sp, #0
	prismatic_encoder.diff_counts = 0;
 8007504:	4b18      	ldr	r3, [pc, #96]	@ (8007568 <plotter_reset+0x68>)
 8007506:	2200      	movs	r2, #0
 8007508:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_encoder.rpm = 0;
 800750a:	4b17      	ldr	r3, [pc, #92]	@ (8007568 <plotter_reset+0x68>)
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_encoder.pulses = 0;
 8007512:	4b15      	ldr	r3, [pc, #84]	@ (8007568 <plotter_reset+0x68>)
 8007514:	2200      	movs	r2, #0
 8007516:	639a      	str	r2, [r3, #56]	@ 0x38
	prismatic_encoder.revs = 0;
 8007518:	4b13      	ldr	r3, [pc, #76]	@ (8007568 <plotter_reset+0x68>)
 800751a:	f04f 0200 	mov.w	r2, #0
 800751e:	63da      	str	r2, [r3, #60]	@ 0x3c
	prismatic_encoder.rads = 0;
 8007520:	4b11      	ldr	r3, [pc, #68]	@ (8007568 <plotter_reset+0x68>)
 8007522:	f04f 0200 	mov.w	r2, #0
 8007526:	641a      	str	r2, [r3, #64]	@ 0x40
	prismatic_encoder.mm = 0;
 8007528:	4b0f      	ldr	r3, [pc, #60]	@ (8007568 <plotter_reset+0x68>)
 800752a:	f04f 0200 	mov.w	r2, #0
 800752e:	649a      	str	r2, [r3, #72]	@ 0x48

	revolute_encoder.diff_counts = 0;
 8007530:	4b0e      	ldr	r3, [pc, #56]	@ (800756c <plotter_reset+0x6c>)
 8007532:	2200      	movs	r2, #0
 8007534:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_encoder.rpm = 0;
 8007536:	4b0d      	ldr	r3, [pc, #52]	@ (800756c <plotter_reset+0x6c>)
 8007538:	f04f 0200 	mov.w	r2, #0
 800753c:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_encoder.pulses = 0;
 800753e:	4b0b      	ldr	r3, [pc, #44]	@ (800756c <plotter_reset+0x6c>)
 8007540:	2200      	movs	r2, #0
 8007542:	639a      	str	r2, [r3, #56]	@ 0x38
	revolute_encoder.revs = 0;
 8007544:	4b09      	ldr	r3, [pc, #36]	@ (800756c <plotter_reset+0x6c>)
 8007546:	f04f 0200 	mov.w	r2, #0
 800754a:	63da      	str	r2, [r3, #60]	@ 0x3c
	revolute_encoder.rads = 0;
 800754c:	4b07      	ldr	r3, [pc, #28]	@ (800756c <plotter_reset+0x6c>)
 800754e:	f04f 0200 	mov.w	r2, #0
 8007552:	641a      	str	r2, [r3, #64]	@ 0x40
	revolute_encoder.mm = 0;
 8007554:	4b05      	ldr	r3, [pc, #20]	@ (800756c <plotter_reset+0x6c>)
 8007556:	f04f 0200 	mov.w	r2, #0
 800755a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800755c:	bf00      	nop
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	20000434 	.word	0x20000434
 800756c:	20000490 	.word	0x20000490

08007570 <plotter_update_sensors>:

void plotter_update_sensors() {
 8007570:	b580      	push	{r7, lr}
 8007572:	af00      	add	r7, sp, #0
    joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50, 50);
 8007574:	eddf 0a41 	vldr	s1, [pc, #260]	@ 800767c <plotter_update_sensors+0x10c>
 8007578:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8007680 <plotter_update_sensors+0x110>
 800757c:	2106      	movs	r1, #6
 800757e:	4841      	ldr	r0, [pc, #260]	@ (8007684 <plotter_update_sensors+0x114>)
 8007580:	f7f9 fdaa 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8007584:	eef0 7a40 	vmov.f32	s15, s0
 8007588:	4b3f      	ldr	r3, [pc, #252]	@ (8007688 <plotter_update_sensors+0x118>)
 800758a:	edc3 7a00 	vstr	s15, [r3]
    joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50, 50);
 800758e:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 800767c <plotter_update_sensors+0x10c>
 8007592:	ed9f 0a3b 	vldr	s0, [pc, #236]	@ 8007680 <plotter_update_sensors+0x110>
 8007596:	2107      	movs	r1, #7
 8007598:	483a      	ldr	r0, [pc, #232]	@ (8007684 <plotter_update_sensors+0x114>)
 800759a:	f7f9 fd9d 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 800759e:	eef0 7a40 	vmov.f32	s15, s0
 80075a2:	4b3a      	ldr	r3, [pc, #232]	@ (800768c <plotter_update_sensors+0x11c>)
 80075a4:	edc3 7a00 	vstr	s15, [r3]

    b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 80075a8:	2180      	movs	r1, #128	@ 0x80
 80075aa:	4839      	ldr	r0, [pc, #228]	@ (8007690 <plotter_update_sensors+0x120>)
 80075ac:	f003 fbbc 	bl	800ad28 <HAL_GPIO_ReadPin>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	bf0c      	ite	eq
 80075b6:	2301      	moveq	r3, #1
 80075b8:	2300      	movne	r3, #0
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	461a      	mov	r2, r3
 80075be:	4b35      	ldr	r3, [pc, #212]	@ (8007694 <plotter_update_sensors+0x124>)
 80075c0:	601a      	str	r2, [r3, #0]
    b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 80075c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80075c6:	4834      	ldr	r0, [pc, #208]	@ (8007698 <plotter_update_sensors+0x128>)
 80075c8:	f003 fbae 	bl	800ad28 <HAL_GPIO_ReadPin>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	bf0c      	ite	eq
 80075d2:	2301      	moveq	r3, #1
 80075d4:	2300      	movne	r3, #0
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	461a      	mov	r2, r3
 80075da:	4b30      	ldr	r3, [pc, #192]	@ (800769c <plotter_update_sensors+0x12c>)
 80075dc:	601a      	str	r2, [r3, #0]
    b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 80075de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80075e2:	482d      	ldr	r0, [pc, #180]	@ (8007698 <plotter_update_sensors+0x128>)
 80075e4:	f003 fba0 	bl	800ad28 <HAL_GPIO_ReadPin>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	bf0c      	ite	eq
 80075ee:	2301      	moveq	r3, #1
 80075f0:	2300      	movne	r3, #0
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	461a      	mov	r2, r3
 80075f6:	4b2a      	ldr	r3, [pc, #168]	@ (80076a0 <plotter_update_sensors+0x130>)
 80075f8:	601a      	str	r2, [r3, #0]
    b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 80075fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80075fe:	4826      	ldr	r0, [pc, #152]	@ (8007698 <plotter_update_sensors+0x128>)
 8007600:	f003 fb92 	bl	800ad28 <HAL_GPIO_ReadPin>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	bf0c      	ite	eq
 800760a:	2301      	moveq	r3, #1
 800760c:	2300      	movne	r3, #0
 800760e:	b2db      	uxtb	r3, r3
 8007610:	461a      	mov	r2, r3
 8007612:	4b24      	ldr	r3, [pc, #144]	@ (80076a4 <plotter_update_sensors+0x134>)
 8007614:	601a      	str	r2, [r3, #0]

    up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8007616:	2104      	movs	r1, #4
 8007618:	481d      	ldr	r0, [pc, #116]	@ (8007690 <plotter_update_sensors+0x120>)
 800761a:	f003 fb85 	bl	800ad28 <HAL_GPIO_ReadPin>
 800761e:	4603      	mov	r3, r0
 8007620:	461a      	mov	r2, r3
 8007622:	4b21      	ldr	r3, [pc, #132]	@ (80076a8 <plotter_update_sensors+0x138>)
 8007624:	601a      	str	r2, [r3, #0]
    low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8007626:	2102      	movs	r1, #2
 8007628:	4819      	ldr	r0, [pc, #100]	@ (8007690 <plotter_update_sensors+0x120>)
 800762a:	f003 fb7d 	bl	800ad28 <HAL_GPIO_ReadPin>
 800762e:	4603      	mov	r3, r0
 8007630:	461a      	mov	r2, r3
 8007632:	4b1e      	ldr	r3, [pc, #120]	@ (80076ac <plotter_update_sensors+0x13c>)
 8007634:	601a      	str	r2, [r3, #0]

    // Check current photo sensor states (these will be overridden by EXTI when triggered during homing)
    // Only update from GPIO when not homing to preserve EXTI-triggered states during homing
    extern bool homing_active; // Reference to homing_active from main.c
    if (!homing_active) {
 8007636:	4b1e      	ldr	r3, [pc, #120]	@ (80076b0 <plotter_update_sensors+0x140>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	f083 0301 	eor.w	r3, r3, #1
 800763e:	b2db      	uxtb	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d018      	beq.n	8007676 <plotter_update_sensors+0x106>
        extern volatile bool up_photo, low_photo; // Reference to photo flags from main.c
        up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
 8007644:	2101      	movs	r1, #1
 8007646:	4812      	ldr	r0, [pc, #72]	@ (8007690 <plotter_update_sensors+0x120>)
 8007648:	f003 fb6e 	bl	800ad28 <HAL_GPIO_ReadPin>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	bf14      	ite	ne
 8007652:	2301      	movne	r3, #1
 8007654:	2300      	moveq	r3, #0
 8007656:	b2da      	uxtb	r2, r3
 8007658:	4b16      	ldr	r3, [pc, #88]	@ (80076b4 <plotter_update_sensors+0x144>)
 800765a:	701a      	strb	r2, [r3, #0]
        low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 800765c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007660:	480b      	ldr	r0, [pc, #44]	@ (8007690 <plotter_update_sensors+0x120>)
 8007662:	f003 fb61 	bl	800ad28 <HAL_GPIO_ReadPin>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2da      	uxtb	r2, r3
 8007672:	4b11      	ldr	r3, [pc, #68]	@ (80076b8 <plotter_update_sensors+0x148>)
 8007674:	701a      	strb	r2, [r3, #0]
    }
}
 8007676:	bf00      	nop
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	42480000 	.word	0x42480000
 8007680:	c2480000 	.word	0xc2480000
 8007684:	200005bc 	.word	0x200005bc
 8007688:	200018f4 	.word	0x200018f4
 800768c:	200018f8 	.word	0x200018f8
 8007690:	48000400 	.word	0x48000400
 8007694:	20001904 	.word	0x20001904
 8007698:	48000800 	.word	0x48000800
 800769c:	20001908 	.word	0x20001908
 80076a0:	2000190c 	.word	0x2000190c
 80076a4:	20001910 	.word	0x20001910
 80076a8:	200018fc 	.word	0x200018fc
 80076ac:	20001900 	.word	0x20001900
 80076b0:	20000367 	.word	0x20000367
 80076b4:	20000364 	.word	0x20000364
 80076b8:	20000365 	.word	0x20000365

080076bc <plotter_pen_up>:

void plotter_pen_up() {
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 80076c0:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 80076c4:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 80076d4 <plotter_pen_up+0x18>
 80076c8:	4803      	ldr	r0, [pc, #12]	@ (80076d8 <plotter_pen_up+0x1c>)
 80076ca:	f7fb fea9 	bl	8003420 <PWM_write_duty>
}
 80076ce:	bf00      	nop
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	42480000 	.word	0x42480000
 80076d8:	200005a4 	.word	0x200005a4

080076dc <plotter_pen_down>:

void plotter_pen_down() {
 80076dc:	b580      	push	{r7, lr}
 80076de:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 12);
 80076e0:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 80076e4:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 80076f4 <plotter_pen_down+0x18>
 80076e8:	4803      	ldr	r0, [pc, #12]	@ (80076f8 <plotter_pen_down+0x1c>)
 80076ea:	f7fb fe99 	bl	8003420 <PWM_write_duty>
}
 80076ee:	bf00      	nop
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	42480000 	.word	0x42480000
 80076f8:	200005a4 	.word	0x200005a4

080076fc <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	78fa      	ldrb	r2, [r7, #3]
 800770c:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007714:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800771c:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f04f 0200 	mov.w	r2, #0
 8007724:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f04f 0200 	mov.w	r2, #0
 800772c:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f04f 0200 	mov.w	r2, #0
 8007734:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f04f 0200 	mov.w	r2, #0
 800773c:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a1b      	ldr	r2, [pc, #108]	@ (80077b0 <SIGNAL_init+0xb4>)
 8007742:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800774a:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 800774c:	78fb      	ldrb	r3, [r7, #3]
 800774e:	2b03      	cmp	r3, #3
 8007750:	d828      	bhi.n	80077a4 <SIGNAL_init+0xa8>
 8007752:	a201      	add	r2, pc, #4	@ (adr r2, 8007758 <SIGNAL_init+0x5c>)
 8007754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007758:	080077a3 	.word	0x080077a3
 800775c:	08007769 	.word	0x08007769
 8007760:	08007787 	.word	0x08007787
 8007764:	08007791 	.word	0x08007791
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007774:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a0e      	ldr	r2, [pc, #56]	@ (80077b4 <SIGNAL_init+0xb8>)
 800777a:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007782:	621a      	str	r2, [r3, #32]
            break;
 8007784:	e00e      	b.n	80077a4 <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800778c:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 800778e:	e009      	b.n	80077a4 <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f04f 0200 	mov.w	r2, #0
 8007796:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800779e:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 80077a0:	e000      	b.n	80077a4 <SIGNAL_init+0xa8>
            break;
 80077a2:	bf00      	nop
    }
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	bf800000 	.word	0xbf800000
 80077b4:	41200000 	.word	0x41200000

080077b8 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 80077b8:	b480      	push	{r7}
 80077ba:	b089      	sub	sp, #36	@ 0x24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	61f8      	str	r0, [r7, #28]
 80077c0:	ed87 0a06 	vstr	s0, [r7, #24]
 80077c4:	edc7 0a05 	vstr	s1, [r7, #20]
 80077c8:	ed87 1a04 	vstr	s2, [r7, #16]
 80077cc:	edc7 1a03 	vstr	s3, [r7, #12]
 80077d0:	ed87 2a02 	vstr	s4, [r7, #8]
 80077d4:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	2200      	movs	r2, #0
 80077dc:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	68ba      	ldr	r2, [r7, #8]
 80077fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8007802:	bf00      	nop
 8007804:	3724      	adds	r7, #36	@ 0x24
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr

0800780e <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 800780e:	b480      	push	{r7}
 8007810:	b089      	sub	sp, #36	@ 0x24
 8007812:	af00      	add	r7, sp, #0
 8007814:	61f8      	str	r0, [r7, #28]
 8007816:	ed87 0a06 	vstr	s0, [r7, #24]
 800781a:	edc7 0a05 	vstr	s1, [r7, #20]
 800781e:	ed87 1a04 	vstr	s2, [r7, #16]
 8007822:	edc7 1a03 	vstr	s3, [r7, #12]
 8007826:	ed87 2a02 	vstr	s4, [r7, #8]
 800782a:	edc7 2a01 	vstr	s5, [r7, #4]
 800782e:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	2202      	movs	r2, #2
 8007836:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	683a      	ldr	r2, [r7, #0]
 8007860:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8007862:	bf00      	nop
 8007864:	3724      	adds	r7, #36	@ 0x24
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
	...

08007870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007876:	4b0f      	ldr	r3, [pc, #60]	@ (80078b4 <HAL_MspInit+0x44>)
 8007878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800787a:	4a0e      	ldr	r2, [pc, #56]	@ (80078b4 <HAL_MspInit+0x44>)
 800787c:	f043 0301 	orr.w	r3, r3, #1
 8007880:	6613      	str	r3, [r2, #96]	@ 0x60
 8007882:	4b0c      	ldr	r3, [pc, #48]	@ (80078b4 <HAL_MspInit+0x44>)
 8007884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	607b      	str	r3, [r7, #4]
 800788c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800788e:	4b09      	ldr	r3, [pc, #36]	@ (80078b4 <HAL_MspInit+0x44>)
 8007890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007892:	4a08      	ldr	r2, [pc, #32]	@ (80078b4 <HAL_MspInit+0x44>)
 8007894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007898:	6593      	str	r3, [r2, #88]	@ 0x58
 800789a:	4b06      	ldr	r3, [pc, #24]	@ (80078b4 <HAL_MspInit+0x44>)
 800789c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800789e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078a2:	603b      	str	r3, [r7, #0]
 80078a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80078a6:	f003 fb2b 	bl	800af00 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078aa:	bf00      	nop
 80078ac:	3708      	adds	r7, #8
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	40021000 	.word	0x40021000

080078b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80078b8:	b480      	push	{r7}
 80078ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80078bc:	bf00      	nop
 80078be:	e7fd      	b.n	80078bc <NMI_Handler+0x4>

080078c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80078c0:	b480      	push	{r7}
 80078c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80078c4:	bf00      	nop
 80078c6:	e7fd      	b.n	80078c4 <HardFault_Handler+0x4>

080078c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80078c8:	b480      	push	{r7}
 80078ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80078cc:	bf00      	nop
 80078ce:	e7fd      	b.n	80078cc <MemManage_Handler+0x4>

080078d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80078d0:	b480      	push	{r7}
 80078d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80078d4:	bf00      	nop
 80078d6:	e7fd      	b.n	80078d4 <BusFault_Handler+0x4>

080078d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80078d8:	b480      	push	{r7}
 80078da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80078dc:	bf00      	nop
 80078de:	e7fd      	b.n	80078dc <UsageFault_Handler+0x4>

080078e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80078e0:	b480      	push	{r7}
 80078e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80078e4:	bf00      	nop
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr

080078ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80078ee:	b480      	push	{r7}
 80078f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80078f2:	bf00      	nop
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007900:	bf00      	nop
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800790e:	f000 ffb1 	bl	8008874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007912:	bf00      	nop
 8007914:	bd80      	pop	{r7, pc}

08007916 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UPPER_PHOTO_Pin);
 800791a:	2001      	movs	r0, #1
 800791c:	f003 fa34 	bl	800ad88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8007920:	bf00      	nop
 8007922:	bd80      	pop	{r7, pc}

08007924 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMER_Pin);
 8007928:	2010      	movs	r0, #16
 800792a:	f003 fa2d 	bl	800ad88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800792e:	bf00      	nop
 8007930:	bd80      	pop	{r7, pc}
	...

08007934 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007938:	4802      	ldr	r0, [pc, #8]	@ (8007944 <DMA1_Channel1_IRQHandler+0x10>)
 800793a:	f002 ff24 	bl	800a786 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800793e:	bf00      	nop
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20000218 	.word	0x20000218

08007948 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800794c:	4802      	ldr	r0, [pc, #8]	@ (8007958 <DMA1_Channel2_IRQHandler+0x10>)
 800794e:	f002 ff1a 	bl	800a786 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007952:	bf00      	nop
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20002104 	.word	0x20002104

0800795c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007960:	4802      	ldr	r0, [pc, #8]	@ (800796c <DMA1_Channel3_IRQHandler+0x10>)
 8007962:	f002 ff10 	bl	800a786 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007966:	bf00      	nop
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	20002164 	.word	0x20002164

08007970 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8007974:	4802      	ldr	r0, [pc, #8]	@ (8007980 <DMA1_Channel4_IRQHandler+0x10>)
 8007976:	f002 ff06 	bl	800a786 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800797a:	bf00      	nop
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	20002044 	.word	0x20002044

08007984 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8007988:	4802      	ldr	r0, [pc, #8]	@ (8007994 <DMA1_Channel5_IRQHandler+0x10>)
 800798a:	f002 fefc 	bl	800a786 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800798e:	bf00      	nop
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	200020a4 	.word	0x200020a4

08007998 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PROX_Pin);
 800799c:	2040      	movs	r0, #64	@ 0x40
 800799e:	f003 f9f3 	bl	800ad88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80079a2:	bf00      	nop
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80079ac:	4803      	ldr	r0, [pc, #12]	@ (80079bc <TIM1_UP_TIM16_IRQHandler+0x14>)
 80079ae:	f004 ff2d 	bl	800c80c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80079b2:	4803      	ldr	r0, [pc, #12]	@ (80079c0 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80079b4:	f004 ff2a 	bl	800c80c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80079b8:	bf00      	nop
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	20001918 	.word	0x20001918
 80079c0:	20001de0 	.word	0x20001de0

080079c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80079c8:	4802      	ldr	r0, [pc, #8]	@ (80079d4 <TIM2_IRQHandler+0x10>)
 80079ca:	f004 ff1f 	bl	800c80c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80079ce:	bf00      	nop
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	200019e4 	.word	0x200019e4

080079d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80079dc:	4802      	ldr	r0, [pc, #8]	@ (80079e8 <TIM3_IRQHandler+0x10>)
 80079de:	f004 ff15 	bl	800c80c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80079e2:	bf00      	nop
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	20001ab0 	.word	0x20001ab0

080079ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80079f0:	4802      	ldr	r0, [pc, #8]	@ (80079fc <TIM4_IRQHandler+0x10>)
 80079f2:	f004 ff0b 	bl	800c80c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80079f6:	bf00      	nop
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	20001b7c 	.word	0x20001b7c

08007a00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007a04:	4802      	ldr	r0, [pc, #8]	@ (8007a10 <USART2_IRQHandler+0x10>)
 8007a06:	f006 fc55 	bl	800e2b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007a0a:	bf00      	nop
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	20001f78 	.word	0x20001f78

08007a14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LOWER_PHOTO_Pin);
 8007a18:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007a1c:	f003 f9b4 	bl	800ad88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8007a20:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007a24:	f003 f9b0 	bl	800ad88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007a28:	bf00      	nop
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8007a30:	4802      	ldr	r0, [pc, #8]	@ (8007a3c <LPUART1_IRQHandler+0x10>)
 8007a32:	f006 fc3f 	bl	800e2b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8007a36:	bf00      	nop
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20001eac 	.word	0x20001eac

08007a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a48:	4a14      	ldr	r2, [pc, #80]	@ (8007a9c <_sbrk+0x5c>)
 8007a4a:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <_sbrk+0x60>)
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a54:	4b13      	ldr	r3, [pc, #76]	@ (8007aa4 <_sbrk+0x64>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d102      	bne.n	8007a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a5c:	4b11      	ldr	r3, [pc, #68]	@ (8007aa4 <_sbrk+0x64>)
 8007a5e:	4a12      	ldr	r2, [pc, #72]	@ (8007aa8 <_sbrk+0x68>)
 8007a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a62:	4b10      	ldr	r3, [pc, #64]	@ (8007aa4 <_sbrk+0x64>)
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4413      	add	r3, r2
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d207      	bcs.n	8007a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a70:	f008 fea4 	bl	80107bc <__errno>
 8007a74:	4603      	mov	r3, r0
 8007a76:	220c      	movs	r2, #12
 8007a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7e:	e009      	b.n	8007a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a80:	4b08      	ldr	r3, [pc, #32]	@ (8007aa4 <_sbrk+0x64>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a86:	4b07      	ldr	r3, [pc, #28]	@ (8007aa4 <_sbrk+0x64>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	4a05      	ldr	r2, [pc, #20]	@ (8007aa4 <_sbrk+0x64>)
 8007a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a92:	68fb      	ldr	r3, [r7, #12]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3718      	adds	r7, #24
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	20020000 	.word	0x20020000
 8007aa0:	00000400 	.word	0x00000400
 8007aa4:	20001914 	.word	0x20001914
 8007aa8:	20002310 	.word	0x20002310

08007aac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007ab0:	4b06      	ldr	r3, [pc, #24]	@ (8007acc <SystemInit+0x20>)
 8007ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab6:	4a05      	ldr	r2, [pc, #20]	@ (8007acc <SystemInit+0x20>)
 8007ab8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007abc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007ac0:	bf00      	nop
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	e000ed00 	.word	0xe000ed00

08007ad0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b098      	sub	sp, #96	@ 0x60
 8007ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ad6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007ada:	2200      	movs	r2, #0
 8007adc:	601a      	str	r2, [r3, #0]
 8007ade:	605a      	str	r2, [r3, #4]
 8007ae0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007ae2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	609a      	str	r2, [r3, #8]
 8007aee:	60da      	str	r2, [r3, #12]
 8007af0:	611a      	str	r2, [r3, #16]
 8007af2:	615a      	str	r2, [r3, #20]
 8007af4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007af6:	1d3b      	adds	r3, r7, #4
 8007af8:	2234      	movs	r2, #52	@ 0x34
 8007afa:	2100      	movs	r1, #0
 8007afc:	4618      	mov	r0, r3
 8007afe:	f008 fe45 	bl	801078c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007b02:	4b3b      	ldr	r3, [pc, #236]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b04:	4a3b      	ldr	r2, [pc, #236]	@ (8007bf4 <MX_TIM1_Init+0x124>)
 8007b06:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007b08:	4b39      	ldr	r3, [pc, #228]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b0e:	4b38      	ldr	r3, [pc, #224]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b10:	2200      	movs	r2, #0
 8007b12:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8007b14:	4b36      	ldr	r3, [pc, #216]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007b1a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b1c:	4b34      	ldr	r3, [pc, #208]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007b22:	4b33      	ldr	r3, [pc, #204]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b28:	4b31      	ldr	r3, [pc, #196]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007b2e:	4830      	ldr	r0, [pc, #192]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b30:	f004 fabe 	bl	800c0b0 <HAL_TIM_PWM_Init>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007b3a:	f7ff f93b 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b42:	2300      	movs	r3, #0
 8007b44:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b46:	2300      	movs	r3, #0
 8007b48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007b4e:	4619      	mov	r1, r3
 8007b50:	4827      	ldr	r0, [pc, #156]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b52:	f006 f8cf 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007b5c:	f7ff f92a 	bl	8006db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b60:	2360      	movs	r3, #96	@ 0x60
 8007b62:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007b64:	2300      	movs	r3, #0
 8007b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b70:	2300      	movs	r3, #0
 8007b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007b74:	2300      	movs	r3, #0
 8007b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007b7c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007b80:	220c      	movs	r2, #12
 8007b82:	4619      	mov	r1, r3
 8007b84:	481a      	ldr	r0, [pc, #104]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007b86:	f004 ffbb 	bl	800cb00 <HAL_TIM_PWM_ConfigChannel>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007b90:	f7ff f910 	bl	8006db4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007b94:	2300      	movs	r3, #0
 8007b96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007ba8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007bac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007bba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007bcc:	1d3b      	adds	r3, r7, #4
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4807      	ldr	r0, [pc, #28]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007bd2:	f006 f925 	bl	800de20 <HAL_TIMEx_ConfigBreakDeadTime>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8007bdc:	f7ff f8ea 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007be0:	4803      	ldr	r0, [pc, #12]	@ (8007bf0 <MX_TIM1_Init+0x120>)
 8007be2:	f000 fb77 	bl	80082d4 <HAL_TIM_MspPostInit>

}
 8007be6:	bf00      	nop
 8007be8:	3760      	adds	r7, #96	@ 0x60
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	20001918 	.word	0x20001918
 8007bf4:	40012c00 	.word	0x40012c00

08007bf8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b088      	sub	sp, #32
 8007bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007bfe:	f107 0310 	add.w	r3, r7, #16
 8007c02:	2200      	movs	r2, #0
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	605a      	str	r2, [r3, #4]
 8007c08:	609a      	str	r2, [r3, #8]
 8007c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c0c:	1d3b      	adds	r3, r7, #4
 8007c0e:	2200      	movs	r2, #0
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	605a      	str	r2, [r3, #4]
 8007c14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007c16:	4b1e      	ldr	r3, [pc, #120]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007c1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8007c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c20:	22a9      	movs	r2, #169	@ 0xa9
 8007c22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c24:	4b1a      	ldr	r3, [pc, #104]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c26:	2200      	movs	r2, #0
 8007c28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007c2a:	4b19      	ldr	r3, [pc, #100]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c2c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007c30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c32:	4b17      	ldr	r3, [pc, #92]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c38:	4b15      	ldr	r3, [pc, #84]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007c3e:	4814      	ldr	r0, [pc, #80]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c40:	f004 f8ea 	bl	800be18 <HAL_TIM_Base_Init>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007c4a:	f7ff f8b3 	bl	8006db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007c4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007c54:	f107 0310 	add.w	r3, r7, #16
 8007c58:	4619      	mov	r1, r3
 8007c5a:	480d      	ldr	r0, [pc, #52]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c5c:	f005 f864 	bl	800cd28 <HAL_TIM_ConfigClockSource>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8007c66:	f7ff f8a5 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c72:	1d3b      	adds	r3, r7, #4
 8007c74:	4619      	mov	r1, r3
 8007c76:	4806      	ldr	r0, [pc, #24]	@ (8007c90 <MX_TIM2_Init+0x98>)
 8007c78:	f006 f83c 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8007c82:	f7ff f897 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007c86:	bf00      	nop
 8007c88:	3720      	adds	r7, #32
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	200019e4 	.word	0x200019e4

08007c94 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b08c      	sub	sp, #48	@ 0x30
 8007c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007c9a:	f107 030c 	add.w	r3, r7, #12
 8007c9e:	2224      	movs	r2, #36	@ 0x24
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f008 fd72 	bl	801078c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ca8:	463b      	mov	r3, r7
 8007caa:	2200      	movs	r2, #0
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	605a      	str	r2, [r3, #4]
 8007cb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007cb2:	4b21      	ldr	r3, [pc, #132]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cb4:	4a21      	ldr	r2, [pc, #132]	@ (8007d3c <MX_TIM3_Init+0xa8>)
 8007cb6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007cca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007cd2:	4b19      	ldr	r3, [pc, #100]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007cec:	2300      	movs	r3, #0
 8007cee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007cfc:	f107 030c 	add.w	r3, r7, #12
 8007d00:	4619      	mov	r1, r3
 8007d02:	480d      	ldr	r0, [pc, #52]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007d04:	f004 fc40 	bl	800c588 <HAL_TIM_Encoder_Init>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007d0e:	f7ff f851 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d12:	2300      	movs	r3, #0
 8007d14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d16:	2300      	movs	r3, #0
 8007d18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007d1a:	463b      	mov	r3, r7
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	4806      	ldr	r0, [pc, #24]	@ (8007d38 <MX_TIM3_Init+0xa4>)
 8007d20:	f005 ffe8 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007d2a:	f7ff f843 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007d2e:	bf00      	nop
 8007d30:	3730      	adds	r7, #48	@ 0x30
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	20001ab0 	.word	0x20001ab0
 8007d3c:	40000400 	.word	0x40000400

08007d40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08c      	sub	sp, #48	@ 0x30
 8007d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007d46:	f107 030c 	add.w	r3, r7, #12
 8007d4a:	2224      	movs	r2, #36	@ 0x24
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f008 fd1c 	bl	801078c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007d54:	463b      	mov	r3, r7
 8007d56:	2200      	movs	r2, #0
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	605a      	str	r2, [r3, #4]
 8007d5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007d5e:	4b21      	ldr	r3, [pc, #132]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d60:	4a21      	ldr	r2, [pc, #132]	@ (8007de8 <MX_TIM4_Init+0xa8>)
 8007d62:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007d64:	4b1f      	ldr	r3, [pc, #124]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007d70:	4b1c      	ldr	r3, [pc, #112]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007d76:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d78:	4b1a      	ldr	r3, [pc, #104]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d7e:	4b19      	ldr	r3, [pc, #100]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007d84:	2303      	movs	r3, #3
 8007d86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007d90:	2300      	movs	r3, #0
 8007d92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007da0:	2300      	movs	r3, #0
 8007da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8007da8:	f107 030c 	add.w	r3, r7, #12
 8007dac:	4619      	mov	r1, r3
 8007dae:	480d      	ldr	r0, [pc, #52]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007db0:	f004 fbea 	bl	800c588 <HAL_TIM_Encoder_Init>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d001      	beq.n	8007dbe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8007dba:	f7fe fffb 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007dc6:	463b      	mov	r3, r7
 8007dc8:	4619      	mov	r1, r3
 8007dca:	4806      	ldr	r0, [pc, #24]	@ (8007de4 <MX_TIM4_Init+0xa4>)
 8007dcc:	f005 ff92 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d001      	beq.n	8007dda <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8007dd6:	f7fe ffed 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8007dda:	bf00      	nop
 8007ddc:	3730      	adds	r7, #48	@ 0x30
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	20001b7c 	.word	0x20001b7c
 8007de8:	40000800 	.word	0x40000800

08007dec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b08c      	sub	sp, #48	@ 0x30
 8007df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007df2:	f107 030c 	add.w	r3, r7, #12
 8007df6:	2224      	movs	r2, #36	@ 0x24
 8007df8:	2100      	movs	r1, #0
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f008 fcc6 	bl	801078c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007e00:	463b      	mov	r3, r7
 8007e02:	2200      	movs	r2, #0
 8007e04:	601a      	str	r2, [r3, #0]
 8007e06:	605a      	str	r2, [r3, #4]
 8007e08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007e0a:	4b21      	ldr	r3, [pc, #132]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e0c:	4a21      	ldr	r2, [pc, #132]	@ (8007e94 <MX_TIM5_Init+0xa8>)
 8007e0e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007e10:	4b1f      	ldr	r3, [pc, #124]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e12:	2200      	movs	r2, #0
 8007e14:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e16:	4b1e      	ldr	r3, [pc, #120]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e18:	2200      	movs	r2, #0
 8007e1a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8007e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007e22:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e24:	4b1a      	ldr	r3, [pc, #104]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e2a:	4b19      	ldr	r3, [pc, #100]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007e30:	2303      	movs	r3, #3
 8007e32:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007e34:	2300      	movs	r3, #0
 8007e36:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007e40:	2300      	movs	r3, #0
 8007e42:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007e44:	2300      	movs	r3, #0
 8007e46:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007e50:	2300      	movs	r3, #0
 8007e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007e54:	f107 030c 	add.w	r3, r7, #12
 8007e58:	4619      	mov	r1, r3
 8007e5a:	480d      	ldr	r0, [pc, #52]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e5c:	f004 fb94 	bl	800c588 <HAL_TIM_Encoder_Init>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d001      	beq.n	8007e6a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8007e66:	f7fe ffa5 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007e72:	463b      	mov	r3, r7
 8007e74:	4619      	mov	r1, r3
 8007e76:	4806      	ldr	r0, [pc, #24]	@ (8007e90 <MX_TIM5_Init+0xa4>)
 8007e78:	f005 ff3c 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d001      	beq.n	8007e86 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8007e82:	f7fe ff97 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007e86:	bf00      	nop
 8007e88:	3730      	adds	r7, #48	@ 0x30
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20001c48 	.word	0x20001c48
 8007e94:	40000c00 	.word	0x40000c00

08007e98 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b09c      	sub	sp, #112	@ 0x70
 8007e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e9e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	605a      	str	r2, [r3, #4]
 8007ea8:	609a      	str	r2, [r3, #8]
 8007eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007eac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	605a      	str	r2, [r3, #4]
 8007eb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007eb8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]
 8007ec0:	605a      	str	r2, [r3, #4]
 8007ec2:	609a      	str	r2, [r3, #8]
 8007ec4:	60da      	str	r2, [r3, #12]
 8007ec6:	611a      	str	r2, [r3, #16]
 8007ec8:	615a      	str	r2, [r3, #20]
 8007eca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007ecc:	1d3b      	adds	r3, r7, #4
 8007ece:	2234      	movs	r2, #52	@ 0x34
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f008 fc5a 	bl	801078c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8007ed8:	4b4c      	ldr	r3, [pc, #304]	@ (800800c <MX_TIM8_Init+0x174>)
 8007eda:	4a4d      	ldr	r2, [pc, #308]	@ (8008010 <MX_TIM8_Init+0x178>)
 8007edc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007ede:	4b4b      	ldr	r3, [pc, #300]	@ (800800c <MX_TIM8_Init+0x174>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ee4:	4b49      	ldr	r3, [pc, #292]	@ (800800c <MX_TIM8_Init+0x174>)
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8007eea:	4b48      	ldr	r3, [pc, #288]	@ (800800c <MX_TIM8_Init+0x174>)
 8007eec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ef0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8007ef2:	4b46      	ldr	r3, [pc, #280]	@ (800800c <MX_TIM8_Init+0x174>)
 8007ef4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ef8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007efa:	4b44      	ldr	r3, [pc, #272]	@ (800800c <MX_TIM8_Init+0x174>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007f00:	4b42      	ldr	r3, [pc, #264]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007f06:	4841      	ldr	r0, [pc, #260]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f08:	f003 ff86 	bl	800be18 <HAL_TIM_Base_Init>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d001      	beq.n	8007f16 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8007f12:	f7fe ff4f 	bl	8006db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007f16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f1a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007f1c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007f20:	4619      	mov	r1, r3
 8007f22:	483a      	ldr	r0, [pc, #232]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f24:	f004 ff00 	bl	800cd28 <HAL_TIM_ConfigClockSource>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8007f2e:	f7fe ff41 	bl	8006db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8007f32:	4836      	ldr	r0, [pc, #216]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f34:	f004 f8bc 	bl	800c0b0 <HAL_TIM_PWM_Init>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8007f3e:	f7fe ff39 	bl	8006db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007f42:	2300      	movs	r3, #0
 8007f44:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007f46:	2300      	movs	r3, #0
 8007f48:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007f4e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007f52:	4619      	mov	r1, r3
 8007f54:	482d      	ldr	r0, [pc, #180]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f56:	f005 fecd 	bl	800dcf4 <HAL_TIMEx_MasterConfigSynchronization>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8007f60:	f7fe ff28 	bl	8006db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007f64:	2360      	movs	r3, #96	@ 0x60
 8007f66:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007f70:	2300      	movs	r3, #0
 8007f72:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007f80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007f84:	2200      	movs	r2, #0
 8007f86:	4619      	mov	r1, r3
 8007f88:	4820      	ldr	r0, [pc, #128]	@ (800800c <MX_TIM8_Init+0x174>)
 8007f8a:	f004 fdb9 	bl	800cb00 <HAL_TIM_PWM_ConfigChannel>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d001      	beq.n	8007f98 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8007f94:	f7fe ff0e 	bl	8006db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007f98:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007f9c:	2204      	movs	r2, #4
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	481a      	ldr	r0, [pc, #104]	@ (800800c <MX_TIM8_Init+0x174>)
 8007fa2:	f004 fdad 	bl	800cb00 <HAL_TIM_PWM_ConfigChannel>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8007fac:	f7fe ff02 	bl	8006db4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007fc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007fc8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007fd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007fe8:	1d3b      	adds	r3, r7, #4
 8007fea:	4619      	mov	r1, r3
 8007fec:	4807      	ldr	r0, [pc, #28]	@ (800800c <MX_TIM8_Init+0x174>)
 8007fee:	f005 ff17 	bl	800de20 <HAL_TIMEx_ConfigBreakDeadTime>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d001      	beq.n	8007ffc <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8007ff8:	f7fe fedc 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8007ffc:	4803      	ldr	r0, [pc, #12]	@ (800800c <MX_TIM8_Init+0x174>)
 8007ffe:	f000 f969 	bl	80082d4 <HAL_TIM_MspPostInit>

}
 8008002:	bf00      	nop
 8008004:	3770      	adds	r7, #112	@ 0x70
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	20001d14 	.word	0x20001d14
 8008010:	40013400 	.word	0x40013400

08008014 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8008018:	4b14      	ldr	r3, [pc, #80]	@ (800806c <MX_TIM16_Init+0x58>)
 800801a:	4a15      	ldr	r2, [pc, #84]	@ (8008070 <MX_TIM16_Init+0x5c>)
 800801c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 800801e:	4b13      	ldr	r3, [pc, #76]	@ (800806c <MX_TIM16_Init+0x58>)
 8008020:	22a9      	movs	r2, #169	@ 0xa9
 8008022:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008024:	4b11      	ldr	r3, [pc, #68]	@ (800806c <MX_TIM16_Init+0x58>)
 8008026:	2200      	movs	r2, #0
 8008028:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800802a:	4b10      	ldr	r3, [pc, #64]	@ (800806c <MX_TIM16_Init+0x58>)
 800802c:	f240 4279 	movw	r2, #1145	@ 0x479
 8008030:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008032:	4b0e      	ldr	r3, [pc, #56]	@ (800806c <MX_TIM16_Init+0x58>)
 8008034:	2200      	movs	r2, #0
 8008036:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008038:	4b0c      	ldr	r3, [pc, #48]	@ (800806c <MX_TIM16_Init+0x58>)
 800803a:	2200      	movs	r2, #0
 800803c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800803e:	4b0b      	ldr	r3, [pc, #44]	@ (800806c <MX_TIM16_Init+0x58>)
 8008040:	2200      	movs	r2, #0
 8008042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008044:	4809      	ldr	r0, [pc, #36]	@ (800806c <MX_TIM16_Init+0x58>)
 8008046:	f003 fee7 	bl	800be18 <HAL_TIM_Base_Init>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8008050:	f7fe feb0 	bl	8006db4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8008054:	2108      	movs	r1, #8
 8008056:	4805      	ldr	r0, [pc, #20]	@ (800806c <MX_TIM16_Init+0x58>)
 8008058:	f004 f9a0 	bl	800c39c <HAL_TIM_OnePulse_Init>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8008062:	f7fe fea7 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8008066:	bf00      	nop
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	20001de0 	.word	0x20001de0
 8008070:	40014400 	.word	0x40014400

08008074 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a0d      	ldr	r2, [pc, #52]	@ (80080b8 <HAL_TIM_PWM_MspInit+0x44>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d113      	bne.n	80080ae <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008086:	4b0d      	ldr	r3, [pc, #52]	@ (80080bc <HAL_TIM_PWM_MspInit+0x48>)
 8008088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800808a:	4a0c      	ldr	r2, [pc, #48]	@ (80080bc <HAL_TIM_PWM_MspInit+0x48>)
 800808c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008090:	6613      	str	r3, [r2, #96]	@ 0x60
 8008092:	4b0a      	ldr	r3, [pc, #40]	@ (80080bc <HAL_TIM_PWM_MspInit+0x48>)
 8008094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800809a:	60fb      	str	r3, [r7, #12]
 800809c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800809e:	2200      	movs	r2, #0
 80080a0:	2100      	movs	r1, #0
 80080a2:	2019      	movs	r0, #25
 80080a4:	f002 f957 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80080a8:	2019      	movs	r0, #25
 80080aa:	f002 f96e 	bl	800a38a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80080ae:	bf00      	nop
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	40012c00 	.word	0x40012c00
 80080bc:	40021000 	.word	0x40021000

080080c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d0:	d114      	bne.n	80080fc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80080d2:	4b22      	ldr	r3, [pc, #136]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 80080d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080d6:	4a21      	ldr	r2, [pc, #132]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 80080d8:	f043 0301 	orr.w	r3, r3, #1
 80080dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80080de:	4b1f      	ldr	r3, [pc, #124]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 80080e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	617b      	str	r3, [r7, #20]
 80080e8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80080ea:	2200      	movs	r2, #0
 80080ec:	2100      	movs	r1, #0
 80080ee:	201c      	movs	r0, #28
 80080f0:	f002 f931 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80080f4:	201c      	movs	r0, #28
 80080f6:	f002 f948 	bl	800a38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80080fa:	e02a      	b.n	8008152 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a17      	ldr	r2, [pc, #92]	@ (8008160 <HAL_TIM_Base_MspInit+0xa0>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d10c      	bne.n	8008120 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008106:	4b15      	ldr	r3, [pc, #84]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 8008108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800810a:	4a14      	ldr	r2, [pc, #80]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 800810c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008110:	6613      	str	r3, [r2, #96]	@ 0x60
 8008112:	4b12      	ldr	r3, [pc, #72]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 8008114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800811a:	613b      	str	r3, [r7, #16]
 800811c:	693b      	ldr	r3, [r7, #16]
}
 800811e:	e018      	b.n	8008152 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a0f      	ldr	r2, [pc, #60]	@ (8008164 <HAL_TIM_Base_MspInit+0xa4>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d113      	bne.n	8008152 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800812a:	4b0c      	ldr	r3, [pc, #48]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 800812c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800812e:	4a0b      	ldr	r2, [pc, #44]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 8008130:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008134:	6613      	str	r3, [r2, #96]	@ 0x60
 8008136:	4b09      	ldr	r3, [pc, #36]	@ (800815c <HAL_TIM_Base_MspInit+0x9c>)
 8008138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800813a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8008142:	2200      	movs	r2, #0
 8008144:	2100      	movs	r1, #0
 8008146:	2019      	movs	r0, #25
 8008148:	f002 f905 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800814c:	2019      	movs	r0, #25
 800814e:	f002 f91c 	bl	800a38a <HAL_NVIC_EnableIRQ>
}
 8008152:	bf00      	nop
 8008154:	3718      	adds	r7, #24
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	40021000 	.word	0x40021000
 8008160:	40013400 	.word	0x40013400
 8008164:	40014400 	.word	0x40014400

08008168 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b08e      	sub	sp, #56	@ 0x38
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	605a      	str	r2, [r3, #4]
 800817a:	609a      	str	r2, [r3, #8]
 800817c:	60da      	str	r2, [r3, #12]
 800817e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a4f      	ldr	r2, [pc, #316]	@ (80082c4 <HAL_TIM_Encoder_MspInit+0x15c>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d131      	bne.n	80081ee <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800818a:	4b4f      	ldr	r3, [pc, #316]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 800818c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800818e:	4a4e      	ldr	r2, [pc, #312]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008190:	f043 0302 	orr.w	r3, r3, #2
 8008194:	6593      	str	r3, [r2, #88]	@ 0x58
 8008196:	4b4c      	ldr	r3, [pc, #304]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800819a:	f003 0302 	and.w	r3, r3, #2
 800819e:	623b      	str	r3, [r7, #32]
 80081a0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081a2:	4b49      	ldr	r3, [pc, #292]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 80081a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081a6:	4a48      	ldr	r2, [pc, #288]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 80081a8:	f043 0301 	orr.w	r3, r3, #1
 80081ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80081ae:	4b46      	ldr	r3, [pc, #280]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 80081b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	61fb      	str	r3, [r7, #28]
 80081b8:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80081ba:	23c0      	movs	r3, #192	@ 0xc0
 80081bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081be:	2302      	movs	r3, #2
 80081c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081c2:	2300      	movs	r3, #0
 80081c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081c6:	2300      	movs	r3, #0
 80081c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80081ca:	2302      	movs	r3, #2
 80081cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081d2:	4619      	mov	r1, r3
 80081d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80081d8:	f002 fc24 	bl	800aa24 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80081dc:	2200      	movs	r2, #0
 80081de:	2100      	movs	r1, #0
 80081e0:	201d      	movs	r0, #29
 80081e2:	f002 f8b8 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80081e6:	201d      	movs	r0, #29
 80081e8:	f002 f8cf 	bl	800a38a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80081ec:	e065      	b.n	80082ba <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a36      	ldr	r2, [pc, #216]	@ (80082cc <HAL_TIM_Encoder_MspInit+0x164>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d132      	bne.n	800825e <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80081f8:	4b33      	ldr	r3, [pc, #204]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 80081fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fc:	4a32      	ldr	r2, [pc, #200]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 80081fe:	f043 0304 	orr.w	r3, r3, #4
 8008202:	6593      	str	r3, [r2, #88]	@ 0x58
 8008204:	4b30      	ldr	r3, [pc, #192]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008208:	f003 0304 	and.w	r3, r3, #4
 800820c:	61bb      	str	r3, [r7, #24]
 800820e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008210:	4b2d      	ldr	r3, [pc, #180]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008214:	4a2c      	ldr	r2, [pc, #176]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008216:	f043 0301 	orr.w	r3, r3, #1
 800821a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800821c:	4b2a      	ldr	r3, [pc, #168]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 800821e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008220:	f003 0301 	and.w	r3, r3, #1
 8008224:	617b      	str	r3, [r7, #20]
 8008226:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008228:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800822c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800822e:	2302      	movs	r3, #2
 8008230:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008232:	2300      	movs	r3, #0
 8008234:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008236:	2300      	movs	r3, #0
 8008238:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800823a:	230a      	movs	r3, #10
 800823c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800823e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008242:	4619      	mov	r1, r3
 8008244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008248:	f002 fbec 	bl	800aa24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800824c:	2200      	movs	r2, #0
 800824e:	2100      	movs	r1, #0
 8008250:	201e      	movs	r0, #30
 8008252:	f002 f880 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008256:	201e      	movs	r0, #30
 8008258:	f002 f897 	bl	800a38a <HAL_NVIC_EnableIRQ>
}
 800825c:	e02d      	b.n	80082ba <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a1b      	ldr	r2, [pc, #108]	@ (80082d0 <HAL_TIM_Encoder_MspInit+0x168>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d128      	bne.n	80082ba <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008268:	4b17      	ldr	r3, [pc, #92]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 800826a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800826c:	4a16      	ldr	r2, [pc, #88]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 800826e:	f043 0308 	orr.w	r3, r3, #8
 8008272:	6593      	str	r3, [r2, #88]	@ 0x58
 8008274:	4b14      	ldr	r3, [pc, #80]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008278:	f003 0308 	and.w	r3, r3, #8
 800827c:	613b      	str	r3, [r7, #16]
 800827e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008280:	4b11      	ldr	r3, [pc, #68]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008284:	4a10      	ldr	r2, [pc, #64]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 8008286:	f043 0301 	orr.w	r3, r3, #1
 800828a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800828c:	4b0e      	ldr	r3, [pc, #56]	@ (80082c8 <HAL_TIM_Encoder_MspInit+0x160>)
 800828e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008290:	f003 0301 	and.w	r3, r3, #1
 8008294:	60fb      	str	r3, [r7, #12]
 8008296:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008298:	2303      	movs	r3, #3
 800829a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800829c:	2302      	movs	r3, #2
 800829e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082a0:	2300      	movs	r3, #0
 80082a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082a4:	2300      	movs	r3, #0
 80082a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80082a8:	2302      	movs	r3, #2
 80082aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082b0:	4619      	mov	r1, r3
 80082b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80082b6:	f002 fbb5 	bl	800aa24 <HAL_GPIO_Init>
}
 80082ba:	bf00      	nop
 80082bc:	3738      	adds	r7, #56	@ 0x38
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	40000400 	.word	0x40000400
 80082c8:	40021000 	.word	0x40021000
 80082cc:	40000800 	.word	0x40000800
 80082d0:	40000c00 	.word	0x40000c00

080082d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b08a      	sub	sp, #40	@ 0x28
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082dc:	f107 0314 	add.w	r3, r7, #20
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	605a      	str	r2, [r3, #4]
 80082e6:	609a      	str	r2, [r3, #8]
 80082e8:	60da      	str	r2, [r3, #12]
 80082ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a22      	ldr	r2, [pc, #136]	@ (800837c <HAL_TIM_MspPostInit+0xa8>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d11c      	bne.n	8008330 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80082f6:	4b22      	ldr	r3, [pc, #136]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 80082f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082fa:	4a21      	ldr	r2, [pc, #132]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 80082fc:	f043 0304 	orr.w	r3, r3, #4
 8008300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008302:	4b1f      	ldr	r3, [pc, #124]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 8008304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008306:	f003 0304 	and.w	r3, r3, #4
 800830a:	613b      	str	r3, [r7, #16]
 800830c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800830e:	2308      	movs	r3, #8
 8008310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008312:	2302      	movs	r3, #2
 8008314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008316:	2300      	movs	r3, #0
 8008318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800831a:	2300      	movs	r3, #0
 800831c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800831e:	2302      	movs	r3, #2
 8008320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008322:	f107 0314 	add.w	r3, r7, #20
 8008326:	4619      	mov	r1, r3
 8008328:	4816      	ldr	r0, [pc, #88]	@ (8008384 <HAL_TIM_MspPostInit+0xb0>)
 800832a:	f002 fb7b 	bl	800aa24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800832e:	e020      	b.n	8008372 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a14      	ldr	r2, [pc, #80]	@ (8008388 <HAL_TIM_MspPostInit+0xb4>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d11b      	bne.n	8008372 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800833a:	4b11      	ldr	r3, [pc, #68]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 800833c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800833e:	4a10      	ldr	r2, [pc, #64]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 8008340:	f043 0304 	orr.w	r3, r3, #4
 8008344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008346:	4b0e      	ldr	r3, [pc, #56]	@ (8008380 <HAL_TIM_MspPostInit+0xac>)
 8008348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800834a:	f003 0304 	and.w	r3, r3, #4
 800834e:	60fb      	str	r3, [r7, #12]
 8008350:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008352:	23c0      	movs	r3, #192	@ 0xc0
 8008354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008356:	2302      	movs	r3, #2
 8008358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800835a:	2300      	movs	r3, #0
 800835c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800835e:	2300      	movs	r3, #0
 8008360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008362:	2304      	movs	r3, #4
 8008364:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008366:	f107 0314 	add.w	r3, r7, #20
 800836a:	4619      	mov	r1, r3
 800836c:	4805      	ldr	r0, [pc, #20]	@ (8008384 <HAL_TIM_MspPostInit+0xb0>)
 800836e:	f002 fb59 	bl	800aa24 <HAL_GPIO_Init>
}
 8008372:	bf00      	nop
 8008374:	3728      	adds	r7, #40	@ 0x28
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	40012c00 	.word	0x40012c00
 8008380:	40021000 	.word	0x40021000
 8008384:	48000800 	.word	0x48000800
 8008388:	40013400 	.word	0x40013400

0800838c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8008390:	4b20      	ldr	r3, [pc, #128]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 8008392:	4a21      	ldr	r2, [pc, #132]	@ (8008418 <MX_LPUART1_UART_Init+0x8c>)
 8008394:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8008396:	4b1f      	ldr	r3, [pc, #124]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 8008398:	4a20      	ldr	r2, [pc, #128]	@ (800841c <MX_LPUART1_UART_Init+0x90>)
 800839a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800839c:	4b1d      	ldr	r3, [pc, #116]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 800839e:	2200      	movs	r2, #0
 80083a0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80083a2:	4b1c      	ldr	r3, [pc, #112]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80083a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80083ae:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083b0:	220c      	movs	r2, #12
 80083b2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80083b4:	4b17      	ldr	r3, [pc, #92]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80083ba:	4b16      	ldr	r3, [pc, #88]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083bc:	2200      	movs	r2, #0
 80083be:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80083c0:	4b14      	ldr	r3, [pc, #80]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80083c6:	4b13      	ldr	r3, [pc, #76]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80083cc:	4811      	ldr	r0, [pc, #68]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083ce:	f005 fe0b 	bl	800dfe8 <HAL_UART_Init>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d001      	beq.n	80083dc <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80083d8:	f7fe fcec 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80083dc:	2100      	movs	r1, #0
 80083de:	480d      	ldr	r0, [pc, #52]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083e0:	f007 fb5e 	bl	800faa0 <HAL_UARTEx_SetTxFifoThreshold>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80083ea:	f7fe fce3 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80083ee:	2100      	movs	r1, #0
 80083f0:	4808      	ldr	r0, [pc, #32]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 80083f2:	f007 fb93 	bl	800fb1c <HAL_UARTEx_SetRxFifoThreshold>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80083fc:	f7fe fcda 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8008400:	4804      	ldr	r0, [pc, #16]	@ (8008414 <MX_LPUART1_UART_Init+0x88>)
 8008402:	f007 fb14 	bl	800fa2e <HAL_UARTEx_DisableFifoMode>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d001      	beq.n	8008410 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 800840c:	f7fe fcd2 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8008410:	bf00      	nop
 8008412:	bd80      	pop	{r7, pc}
 8008414:	20001eac 	.word	0x20001eac
 8008418:	40008000 	.word	0x40008000
 800841c:	001e8480 	.word	0x001e8480

08008420 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008424:	4b23      	ldr	r3, [pc, #140]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008426:	4a24      	ldr	r2, [pc, #144]	@ (80084b8 <MX_USART2_UART_Init+0x98>)
 8008428:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800842a:	4b22      	ldr	r3, [pc, #136]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 800842c:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8008430:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8008432:	4b20      	ldr	r3, [pc, #128]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008434:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008438:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800843a:	4b1e      	ldr	r3, [pc, #120]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 800843c:	2200      	movs	r2, #0
 800843e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8008440:	4b1c      	ldr	r3, [pc, #112]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008442:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008446:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008448:	4b1a      	ldr	r3, [pc, #104]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 800844a:	220c      	movs	r2, #12
 800844c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800844e:	4b19      	ldr	r3, [pc, #100]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008450:	2200      	movs	r2, #0
 8008452:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008454:	4b17      	ldr	r3, [pc, #92]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008456:	2200      	movs	r2, #0
 8008458:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800845a:	4b16      	ldr	r3, [pc, #88]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 800845c:	2200      	movs	r2, #0
 800845e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008460:	4b14      	ldr	r3, [pc, #80]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008462:	2200      	movs	r2, #0
 8008464:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008466:	4b13      	ldr	r3, [pc, #76]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008468:	2200      	movs	r2, #0
 800846a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800846c:	4811      	ldr	r0, [pc, #68]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 800846e:	f005 fdbb 	bl	800dfe8 <HAL_UART_Init>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8008478:	f7fe fc9c 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800847c:	2100      	movs	r1, #0
 800847e:	480d      	ldr	r0, [pc, #52]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008480:	f007 fb0e 	bl	800faa0 <HAL_UARTEx_SetTxFifoThreshold>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800848a:	f7fe fc93 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800848e:	2100      	movs	r1, #0
 8008490:	4808      	ldr	r0, [pc, #32]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 8008492:	f007 fb43 	bl	800fb1c <HAL_UARTEx_SetRxFifoThreshold>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800849c:	f7fe fc8a 	bl	8006db4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80084a0:	4804      	ldr	r0, [pc, #16]	@ (80084b4 <MX_USART2_UART_Init+0x94>)
 80084a2:	f007 fac4 	bl	800fa2e <HAL_UARTEx_DisableFifoMode>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d001      	beq.n	80084b0 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80084ac:	f7fe fc82 	bl	8006db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80084b0:	bf00      	nop
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	20001f78 	.word	0x20001f78
 80084b8:	40004400 	.word	0x40004400

080084bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b0a0      	sub	sp, #128	@ 0x80
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]
 80084cc:	605a      	str	r2, [r3, #4]
 80084ce:	609a      	str	r2, [r3, #8]
 80084d0:	60da      	str	r2, [r3, #12]
 80084d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80084d4:	f107 0318 	add.w	r3, r7, #24
 80084d8:	2254      	movs	r2, #84	@ 0x54
 80084da:	2100      	movs	r1, #0
 80084dc:	4618      	mov	r0, r3
 80084de:	f008 f955 	bl	801078c <memset>
  if(uartHandle->Instance==LPUART1)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a99      	ldr	r2, [pc, #612]	@ (800874c <HAL_UART_MspInit+0x290>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	f040 8093 	bne.w	8008614 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80084ee:	2320      	movs	r3, #32
 80084f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80084f2:	2300      	movs	r3, #0
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80084f6:	f107 0318 	add.w	r3, r7, #24
 80084fa:	4618      	mov	r0, r3
 80084fc:	f003 fa3e 	bl	800b97c <HAL_RCCEx_PeriphCLKConfig>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d001      	beq.n	800850a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008506:	f7fe fc55 	bl	8006db4 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800850a:	4b91      	ldr	r3, [pc, #580]	@ (8008750 <HAL_UART_MspInit+0x294>)
 800850c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800850e:	4a90      	ldr	r2, [pc, #576]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008510:	f043 0301 	orr.w	r3, r3, #1
 8008514:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8008516:	4b8e      	ldr	r3, [pc, #568]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800851a:	f003 0301 	and.w	r3, r3, #1
 800851e:	617b      	str	r3, [r7, #20]
 8008520:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008522:	4b8b      	ldr	r3, [pc, #556]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008526:	4a8a      	ldr	r2, [pc, #552]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008528:	f043 0302 	orr.w	r3, r3, #2
 800852c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800852e:	4b88      	ldr	r3, [pc, #544]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008532:	f003 0302 	and.w	r3, r3, #2
 8008536:	613b      	str	r3, [r7, #16]
 8008538:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800853a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800853e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008540:	2302      	movs	r3, #2
 8008542:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008544:	2300      	movs	r3, #0
 8008546:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008548:	2300      	movs	r3, #0
 800854a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800854c:	2308      	movs	r3, #8
 800854e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008550:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008554:	4619      	mov	r1, r3
 8008556:	487f      	ldr	r0, [pc, #508]	@ (8008754 <HAL_UART_MspInit+0x298>)
 8008558:	f002 fa64 	bl	800aa24 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 800855c:	4b7e      	ldr	r3, [pc, #504]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 800855e:	4a7f      	ldr	r2, [pc, #508]	@ (800875c <HAL_UART_MspInit+0x2a0>)
 8008560:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8008562:	4b7d      	ldr	r3, [pc, #500]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008564:	2222      	movs	r2, #34	@ 0x22
 8008566:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008568:	4b7b      	ldr	r3, [pc, #492]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 800856a:	2200      	movs	r2, #0
 800856c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800856e:	4b7a      	ldr	r3, [pc, #488]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008570:	2200      	movs	r2, #0
 8008572:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008574:	4b78      	ldr	r3, [pc, #480]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008576:	2280      	movs	r2, #128	@ 0x80
 8008578:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800857a:	4b77      	ldr	r3, [pc, #476]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 800857c:	2200      	movs	r2, #0
 800857e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008580:	4b75      	ldr	r3, [pc, #468]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008582:	2200      	movs	r2, #0
 8008584:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8008586:	4b74      	ldr	r3, [pc, #464]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008588:	2200      	movs	r2, #0
 800858a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800858c:	4b72      	ldr	r3, [pc, #456]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 800858e:	2200      	movs	r2, #0
 8008590:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8008592:	4871      	ldr	r0, [pc, #452]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 8008594:	f001 ff14 	bl	800a3c0 <HAL_DMA_Init>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800859e:	f7fe fc09 	bl	8006db4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a6c      	ldr	r2, [pc, #432]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 80085a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80085aa:	4a6b      	ldr	r2, [pc, #428]	@ (8008758 <HAL_UART_MspInit+0x29c>)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 80085b0:	4b6b      	ldr	r3, [pc, #428]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085b2:	4a6c      	ldr	r2, [pc, #432]	@ (8008764 <HAL_UART_MspInit+0x2a8>)
 80085b4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80085b6:	4b6a      	ldr	r3, [pc, #424]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085b8:	2223      	movs	r2, #35	@ 0x23
 80085ba:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80085bc:	4b68      	ldr	r3, [pc, #416]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085be:	2210      	movs	r2, #16
 80085c0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80085c2:	4b67      	ldr	r3, [pc, #412]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80085c8:	4b65      	ldr	r3, [pc, #404]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085ca:	2280      	movs	r2, #128	@ 0x80
 80085cc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80085ce:	4b64      	ldr	r3, [pc, #400]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80085d4:	4b62      	ldr	r3, [pc, #392]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085d6:	2200      	movs	r2, #0
 80085d8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80085da:	4b61      	ldr	r3, [pc, #388]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085dc:	2200      	movs	r2, #0
 80085de:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80085e0:	4b5f      	ldr	r3, [pc, #380]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80085e6:	485e      	ldr	r0, [pc, #376]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085e8:	f001 feea 	bl	800a3c0 <HAL_DMA_Init>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80085f2:	f7fe fbdf 	bl	8006db4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a59      	ldr	r2, [pc, #356]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085fa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80085fc:	4a58      	ldr	r2, [pc, #352]	@ (8008760 <HAL_UART_MspInit+0x2a4>)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8008602:	2200      	movs	r2, #0
 8008604:	2100      	movs	r1, #0
 8008606:	205b      	movs	r0, #91	@ 0x5b
 8008608:	f001 fea5 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800860c:	205b      	movs	r0, #91	@ 0x5b
 800860e:	f001 febc 	bl	800a38a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008612:	e097      	b.n	8008744 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a53      	ldr	r2, [pc, #332]	@ (8008768 <HAL_UART_MspInit+0x2ac>)
 800861a:	4293      	cmp	r3, r2
 800861c:	f040 8092 	bne.w	8008744 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008620:	2302      	movs	r3, #2
 8008622:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008624:	2300      	movs	r3, #0
 8008626:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008628:	f107 0318 	add.w	r3, r7, #24
 800862c:	4618      	mov	r0, r3
 800862e:	f003 f9a5 	bl	800b97c <HAL_RCCEx_PeriphCLKConfig>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d001      	beq.n	800863c <HAL_UART_MspInit+0x180>
      Error_Handler();
 8008638:	f7fe fbbc 	bl	8006db4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800863c:	4b44      	ldr	r3, [pc, #272]	@ (8008750 <HAL_UART_MspInit+0x294>)
 800863e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008640:	4a43      	ldr	r2, [pc, #268]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008646:	6593      	str	r3, [r2, #88]	@ 0x58
 8008648:	4b41      	ldr	r3, [pc, #260]	@ (8008750 <HAL_UART_MspInit+0x294>)
 800864a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800864c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008650:	60fb      	str	r3, [r7, #12]
 8008652:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008654:	4b3e      	ldr	r3, [pc, #248]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008658:	4a3d      	ldr	r2, [pc, #244]	@ (8008750 <HAL_UART_MspInit+0x294>)
 800865a:	f043 0301 	orr.w	r3, r3, #1
 800865e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008660:	4b3b      	ldr	r3, [pc, #236]	@ (8008750 <HAL_UART_MspInit+0x294>)
 8008662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008664:	f003 0301 	and.w	r3, r3, #1
 8008668:	60bb      	str	r3, [r7, #8]
 800866a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800866c:	230c      	movs	r3, #12
 800866e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008670:	2302      	movs	r3, #2
 8008672:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008674:	2300      	movs	r3, #0
 8008676:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008678:	2300      	movs	r3, #0
 800867a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800867c:	2307      	movs	r3, #7
 800867e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008680:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008684:	4619      	mov	r1, r3
 8008686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800868a:	f002 f9cb 	bl	800aa24 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800868e:	4b37      	ldr	r3, [pc, #220]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 8008690:	4a37      	ldr	r2, [pc, #220]	@ (8008770 <HAL_UART_MspInit+0x2b4>)
 8008692:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8008694:	4b35      	ldr	r3, [pc, #212]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 8008696:	221a      	movs	r2, #26
 8008698:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800869a:	4b34      	ldr	r3, [pc, #208]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 800869c:	2200      	movs	r2, #0
 800869e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80086a0:	4b32      	ldr	r3, [pc, #200]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086a2:	2200      	movs	r2, #0
 80086a4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80086a6:	4b31      	ldr	r3, [pc, #196]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086a8:	2280      	movs	r2, #128	@ 0x80
 80086aa:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80086ac:	4b2f      	ldr	r3, [pc, #188]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086ae:	2200      	movs	r2, #0
 80086b0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80086b2:	4b2e      	ldr	r3, [pc, #184]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086b4:	2200      	movs	r2, #0
 80086b6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80086b8:	4b2c      	ldr	r3, [pc, #176]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80086be:	4b2b      	ldr	r3, [pc, #172]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086c0:	2200      	movs	r2, #0
 80086c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80086c4:	4829      	ldr	r0, [pc, #164]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086c6:	f001 fe7b 	bl	800a3c0 <HAL_DMA_Init>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d001      	beq.n	80086d4 <HAL_UART_MspInit+0x218>
      Error_Handler();
 80086d0:	f7fe fb70 	bl	8006db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a25      	ldr	r2, [pc, #148]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80086dc:	4a23      	ldr	r2, [pc, #140]	@ (800876c <HAL_UART_MspInit+0x2b0>)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80086e2:	4b24      	ldr	r3, [pc, #144]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 80086e4:	4a24      	ldr	r2, [pc, #144]	@ (8008778 <HAL_UART_MspInit+0x2bc>)
 80086e6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80086e8:	4b22      	ldr	r3, [pc, #136]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 80086ea:	221b      	movs	r2, #27
 80086ec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80086ee:	4b21      	ldr	r3, [pc, #132]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 80086f0:	2210      	movs	r2, #16
 80086f2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80086f4:	4b1f      	ldr	r3, [pc, #124]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 80086f6:	2200      	movs	r2, #0
 80086f8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80086fa:	4b1e      	ldr	r3, [pc, #120]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 80086fc:	2280      	movs	r2, #128	@ 0x80
 80086fe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008700:	4b1c      	ldr	r3, [pc, #112]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 8008702:	2200      	movs	r2, #0
 8008704:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008706:	4b1b      	ldr	r3, [pc, #108]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 8008708:	2200      	movs	r2, #0
 800870a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800870c:	4b19      	ldr	r3, [pc, #100]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 800870e:	2200      	movs	r2, #0
 8008710:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008712:	4b18      	ldr	r3, [pc, #96]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 8008714:	2200      	movs	r2, #0
 8008716:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8008718:	4816      	ldr	r0, [pc, #88]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 800871a:	f001 fe51 	bl	800a3c0 <HAL_DMA_Init>
 800871e:	4603      	mov	r3, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d001      	beq.n	8008728 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8008724:	f7fe fb46 	bl	8006db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a12      	ldr	r2, [pc, #72]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 800872c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800872e:	4a11      	ldr	r2, [pc, #68]	@ (8008774 <HAL_UART_MspInit+0x2b8>)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8008734:	2200      	movs	r2, #0
 8008736:	2100      	movs	r1, #0
 8008738:	2026      	movs	r0, #38	@ 0x26
 800873a:	f001 fe0c 	bl	800a356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800873e:	2026      	movs	r0, #38	@ 0x26
 8008740:	f001 fe23 	bl	800a38a <HAL_NVIC_EnableIRQ>
}
 8008744:	bf00      	nop
 8008746:	3780      	adds	r7, #128	@ 0x80
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}
 800874c:	40008000 	.word	0x40008000
 8008750:	40021000 	.word	0x40021000
 8008754:	48000400 	.word	0x48000400
 8008758:	20002044 	.word	0x20002044
 800875c:	40020044 	.word	0x40020044
 8008760:	200020a4 	.word	0x200020a4
 8008764:	40020058 	.word	0x40020058
 8008768:	40004400 	.word	0x40004400
 800876c:	20002104 	.word	0x20002104
 8008770:	4002001c 	.word	0x4002001c
 8008774:	20002164 	.word	0x20002164
 8008778:	40020030 	.word	0x40020030

0800877c <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 800877c:	480d      	ldr	r0, [pc, #52]	@ (80087b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800877e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008780:	f7ff f994 	bl	8007aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008784:	480c      	ldr	r0, [pc, #48]	@ (80087b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8008786:	490d      	ldr	r1, [pc, #52]	@ (80087bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8008788:	4a0d      	ldr	r2, [pc, #52]	@ (80087c0 <LoopForever+0xe>)
  movs r3, #0
 800878a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800878c:	e002      	b.n	8008794 <LoopCopyDataInit>

0800878e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800878e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008792:	3304      	adds	r3, #4

08008794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008798:	d3f9      	bcc.n	800878e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800879a:	4a0a      	ldr	r2, [pc, #40]	@ (80087c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800879c:	4c0a      	ldr	r4, [pc, #40]	@ (80087c8 <LoopForever+0x16>)
  movs r3, #0
 800879e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80087a0:	e001      	b.n	80087a6 <LoopFillZerobss>

080087a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80087a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80087a4:	3204      	adds	r2, #4

080087a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80087a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80087a8:	d3fb      	bcc.n	80087a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80087aa:	f008 f80d 	bl	80107c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80087ae:	f7fc fcd3 	bl	8005158 <main>

080087b2 <LoopForever>:

LoopForever:
    b LoopForever
 80087b2:	e7fe      	b.n	80087b2 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 80087b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80087b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80087bc:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 80087c0:	08012cc8 	.word	0x08012cc8
  ldr r2, =_sbss
 80087c4:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 80087c8:	20002310 	.word	0x20002310

080087cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80087cc:	e7fe      	b.n	80087cc <ADC1_2_IRQHandler>

080087ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b082      	sub	sp, #8
 80087d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80087d8:	2003      	movs	r0, #3
 80087da:	f001 fdb1 	bl	800a340 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80087de:	2000      	movs	r0, #0
 80087e0:	f000 f80e 	bl	8008800 <HAL_InitTick>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d002      	beq.n	80087f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	71fb      	strb	r3, [r7, #7]
 80087ee:	e001      	b.n	80087f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80087f0:	f7ff f83e 	bl	8007870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80087f4:	79fb      	ldrb	r3, [r7, #7]

}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
	...

08008800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008808:	2300      	movs	r3, #0
 800880a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800880c:	4b16      	ldr	r3, [pc, #88]	@ (8008868 <HAL_InitTick+0x68>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d022      	beq.n	800885a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008814:	4b15      	ldr	r3, [pc, #84]	@ (800886c <HAL_InitTick+0x6c>)
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	4b13      	ldr	r3, [pc, #76]	@ (8008868 <HAL_InitTick+0x68>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008820:	fbb1 f3f3 	udiv	r3, r1, r3
 8008824:	fbb2 f3f3 	udiv	r3, r2, r3
 8008828:	4618      	mov	r0, r3
 800882a:	f001 fdbc 	bl	800a3a6 <HAL_SYSTICK_Config>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d10f      	bne.n	8008854 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b0f      	cmp	r3, #15
 8008838:	d809      	bhi.n	800884e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800883a:	2200      	movs	r2, #0
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	f04f 30ff 	mov.w	r0, #4294967295
 8008842:	f001 fd88 	bl	800a356 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008846:	4a0a      	ldr	r2, [pc, #40]	@ (8008870 <HAL_InitTick+0x70>)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6013      	str	r3, [r2, #0]
 800884c:	e007      	b.n	800885e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800884e:	2301      	movs	r3, #1
 8008850:	73fb      	strb	r3, [r7, #15]
 8008852:	e004      	b.n	800885e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	73fb      	strb	r3, [r7, #15]
 8008858:	e001      	b.n	800885e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800885e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20000138 	.word	0x20000138
 800886c:	20000130 	.word	0x20000130
 8008870:	20000134 	.word	0x20000134

08008874 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008874:	b480      	push	{r7}
 8008876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008878:	4b05      	ldr	r3, [pc, #20]	@ (8008890 <HAL_IncTick+0x1c>)
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <HAL_IncTick+0x20>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4413      	add	r3, r2
 8008882:	4a03      	ldr	r2, [pc, #12]	@ (8008890 <HAL_IncTick+0x1c>)
 8008884:	6013      	str	r3, [r2, #0]
}
 8008886:	bf00      	nop
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr
 8008890:	200021c4 	.word	0x200021c4
 8008894:	20000138 	.word	0x20000138

08008898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008898:	b480      	push	{r7}
 800889a:	af00      	add	r7, sp, #0
  return uwTick;
 800889c:	4b03      	ldr	r3, [pc, #12]	@ (80088ac <HAL_GetTick+0x14>)
 800889e:	681b      	ldr	r3, [r3, #0]
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	200021c4 	.word	0x200021c4

080088b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	431a      	orrs	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	609a      	str	r2, [r3, #8]
}
 80088ca:	bf00      	nop
 80088cc:	370c      	adds	r7, #12
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b083      	sub	sp, #12
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
 80088de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	431a      	orrs	r2, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	609a      	str	r2, [r3, #8]
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008918:	b480      	push	{r7}
 800891a:	b087      	sub	sp, #28
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
 8008924:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	3360      	adds	r3, #96	@ 0x60
 800892a:	461a      	mov	r2, r3
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4413      	add	r3, r2
 8008932:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	4b08      	ldr	r3, [pc, #32]	@ (800895c <LL_ADC_SetOffset+0x44>)
 800893a:	4013      	ands	r3, r2
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008942:	683a      	ldr	r2, [r7, #0]
 8008944:	430a      	orrs	r2, r1
 8008946:	4313      	orrs	r3, r2
 8008948:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	03fff000 	.word	0x03fff000

08008960 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	3360      	adds	r3, #96	@ 0x60
 800896e:	461a      	mov	r2, r3
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	4413      	add	r3, r2
 8008976:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008980:	4618      	mov	r0, r3
 8008982:	3714      	adds	r7, #20
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800898c:	b480      	push	{r7}
 800898e:	b087      	sub	sp, #28
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3360      	adds	r3, #96	@ 0x60
 800899c:	461a      	mov	r2, r3
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	431a      	orrs	r2, r3
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80089b6:	bf00      	nop
 80089b8:	371c      	adds	r7, #28
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80089c2:	b480      	push	{r7}
 80089c4:	b087      	sub	sp, #28
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	60f8      	str	r0, [r7, #12]
 80089ca:	60b9      	str	r1, [r7, #8]
 80089cc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	3360      	adds	r3, #96	@ 0x60
 80089d2:	461a      	mov	r2, r3
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4413      	add	r3, r2
 80089da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	431a      	orrs	r2, r3
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80089ec:	bf00      	nop
 80089ee:	371c      	adds	r7, #28
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b087      	sub	sp, #28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3360      	adds	r3, #96	@ 0x60
 8008a08:	461a      	mov	r2, r3
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	431a      	orrs	r2, r3
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008a22:	bf00      	nop
 8008a24:	371c      	adds	r7, #28
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr

08008a2e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b083      	sub	sp, #12
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
 8008a36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	431a      	orrs	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	615a      	str	r2, [r3, #20]
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d101      	bne.n	8008a6c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e000      	b.n	8008a6e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	370c      	adds	r7, #12
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr

08008a7a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008a7a:	b480      	push	{r7}
 8008a7c:	b087      	sub	sp, #28
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	60f8      	str	r0, [r7, #12]
 8008a82:	60b9      	str	r1, [r7, #8]
 8008a84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3330      	adds	r3, #48	@ 0x30
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	0a1b      	lsrs	r3, r3, #8
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	f003 030c 	and.w	r3, r3, #12
 8008a96:	4413      	add	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f003 031f 	and.w	r3, r3, #31
 8008aa4:	211f      	movs	r1, #31
 8008aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aaa:	43db      	mvns	r3, r3
 8008aac:	401a      	ands	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	0e9b      	lsrs	r3, r3, #26
 8008ab2:	f003 011f 	and.w	r1, r3, #31
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f003 031f 	and.w	r3, r3, #31
 8008abc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ac0:	431a      	orrs	r2, r3
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ac6:	bf00      	nop
 8008ac8:	371c      	adds	r7, #28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr

08008ad2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ad2:	b480      	push	{r7}
 8008ad4:	b087      	sub	sp, #28
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	60f8      	str	r0, [r7, #12]
 8008ada:	60b9      	str	r1, [r7, #8]
 8008adc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	0e5b      	lsrs	r3, r3, #25
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	f003 0304 	and.w	r3, r3, #4
 8008aee:	4413      	add	r3, r2
 8008af0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	0d1b      	lsrs	r3, r3, #20
 8008afa:	f003 031f 	and.w	r3, r3, #31
 8008afe:	2107      	movs	r1, #7
 8008b00:	fa01 f303 	lsl.w	r3, r1, r3
 8008b04:	43db      	mvns	r3, r3
 8008b06:	401a      	ands	r2, r3
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	0d1b      	lsrs	r3, r3, #20
 8008b0c:	f003 031f 	and.w	r3, r3, #31
 8008b10:	6879      	ldr	r1, [r7, #4]
 8008b12:	fa01 f303 	lsl.w	r3, r1, r3
 8008b16:	431a      	orrs	r2, r3
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008b1c:	bf00      	nop
 8008b1e:	371c      	adds	r7, #28
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b40:	43db      	mvns	r3, r3
 8008b42:	401a      	ands	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f003 0318 	and.w	r3, r3, #24
 8008b4a:	4908      	ldr	r1, [pc, #32]	@ (8008b6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8008b4c:	40d9      	lsrs	r1, r3
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	400b      	ands	r3, r1
 8008b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b56:	431a      	orrs	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008b5e:	bf00      	nop
 8008b60:	3714      	adds	r7, #20
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	0007ffff 	.word	0x0007ffff

08008b70 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f003 031f 	and.w	r3, r3, #31
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008b9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	6093      	str	r3, [r2, #8]
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008bc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bc4:	d101      	bne.n	8008bca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e000      	b.n	8008bcc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	370c      	adds	r7, #12
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008be8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008bec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c14:	d101      	bne.n	8008c1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008c16:	2301      	movs	r3, #1
 8008c18:	e000      	b.n	8008c1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008c3c:	f043 0201 	orr.w	r2, r3, #1
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008c44:	bf00      	nop
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008c64:	f043 0202 	orr.w	r2, r3, #2
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	f003 0301 	and.w	r3, r3, #1
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d101      	bne.n	8008c90 <LL_ADC_IsEnabled+0x18>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e000      	b.n	8008c92 <LL_ADC_IsEnabled+0x1a>
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b083      	sub	sp, #12
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	f003 0302 	and.w	r3, r3, #2
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	d101      	bne.n	8008cb6 <LL_ADC_IsDisableOngoing+0x18>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e000      	b.n	8008cb8 <LL_ADC_IsDisableOngoing+0x1a>
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008cd8:	f043 0204 	orr.w	r2, r3, #4
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008ce0:	bf00      	nop
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f003 0304 	and.w	r3, r3, #4
 8008cfc:	2b04      	cmp	r3, #4
 8008cfe:	d101      	bne.n	8008d04 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008d00:	2301      	movs	r3, #1
 8008d02:	e000      	b.n	8008d06 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	f003 0308 	and.w	r3, r3, #8
 8008d22:	2b08      	cmp	r3, #8
 8008d24:	d101      	bne.n	8008d2a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008d26:	2301      	movs	r3, #1
 8008d28:	e000      	b.n	8008d2c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008d38:	b590      	push	{r4, r7, lr}
 8008d3a:	b089      	sub	sp, #36	@ 0x24
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008d44:	2300      	movs	r3, #0
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e1a9      	b.n	80090a6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	695b      	ldr	r3, [r3, #20]
 8008d56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d109      	bne.n	8008d74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f7fb fcf5 	bl	8004750 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f7ff ff19 	bl	8008bb0 <LL_ADC_IsDeepPowerDownEnabled>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d004      	beq.n	8008d8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f7ff feff 	bl	8008b8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7ff ff34 	bl	8008c00 <LL_ADC_IsInternalRegulatorEnabled>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d115      	bne.n	8008dca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7ff ff18 	bl	8008bd8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008da8:	4b9c      	ldr	r3, [pc, #624]	@ (800901c <HAL_ADC_Init+0x2e4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	099b      	lsrs	r3, r3, #6
 8008dae:	4a9c      	ldr	r2, [pc, #624]	@ (8009020 <HAL_ADC_Init+0x2e8>)
 8008db0:	fba2 2303 	umull	r2, r3, r2, r3
 8008db4:	099b      	lsrs	r3, r3, #6
 8008db6:	3301      	adds	r3, #1
 8008db8:	005b      	lsls	r3, r3, #1
 8008dba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008dbc:	e002      	b.n	8008dc4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1f9      	bne.n	8008dbe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f7ff ff16 	bl	8008c00 <LL_ADC_IsInternalRegulatorEnabled>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10d      	bne.n	8008df6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dde:	f043 0210 	orr.w	r2, r3, #16
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dea:	f043 0201 	orr.w	r2, r3, #1
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7ff ff76 	bl	8008cec <LL_ADC_REG_IsConversionOngoing>
 8008e00:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e06:	f003 0310 	and.w	r3, r3, #16
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f040 8142 	bne.w	8009094 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f040 813e 	bne.w	8009094 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e1c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008e20:	f043 0202 	orr.w	r2, r3, #2
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7ff ff23 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d141      	bne.n	8008ebc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e40:	d004      	beq.n	8008e4c <HAL_ADC_Init+0x114>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a77      	ldr	r2, [pc, #476]	@ (8009024 <HAL_ADC_Init+0x2ec>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d10f      	bne.n	8008e6c <HAL_ADC_Init+0x134>
 8008e4c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008e50:	f7ff ff12 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e54:	4604      	mov	r4, r0
 8008e56:	4873      	ldr	r0, [pc, #460]	@ (8009024 <HAL_ADC_Init+0x2ec>)
 8008e58:	f7ff ff0e 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	4323      	orrs	r3, r4
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	bf0c      	ite	eq
 8008e64:	2301      	moveq	r3, #1
 8008e66:	2300      	movne	r3, #0
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	e012      	b.n	8008e92 <HAL_ADC_Init+0x15a>
 8008e6c:	486e      	ldr	r0, [pc, #440]	@ (8009028 <HAL_ADC_Init+0x2f0>)
 8008e6e:	f7ff ff03 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e72:	4604      	mov	r4, r0
 8008e74:	486d      	ldr	r0, [pc, #436]	@ (800902c <HAL_ADC_Init+0x2f4>)
 8008e76:	f7ff feff 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	431c      	orrs	r4, r3
 8008e7e:	486c      	ldr	r0, [pc, #432]	@ (8009030 <HAL_ADC_Init+0x2f8>)
 8008e80:	f7ff fefa 	bl	8008c78 <LL_ADC_IsEnabled>
 8008e84:	4603      	mov	r3, r0
 8008e86:	4323      	orrs	r3, r4
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	bf0c      	ite	eq
 8008e8c:	2301      	moveq	r3, #1
 8008e8e:	2300      	movne	r3, #0
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d012      	beq.n	8008ebc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e9e:	d004      	beq.n	8008eaa <HAL_ADC_Init+0x172>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a5f      	ldr	r2, [pc, #380]	@ (8009024 <HAL_ADC_Init+0x2ec>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d101      	bne.n	8008eae <HAL_ADC_Init+0x176>
 8008eaa:	4a62      	ldr	r2, [pc, #392]	@ (8009034 <HAL_ADC_Init+0x2fc>)
 8008eac:	e000      	b.n	8008eb0 <HAL_ADC_Init+0x178>
 8008eae:	4a62      	ldr	r2, [pc, #392]	@ (8009038 <HAL_ADC_Init+0x300>)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4610      	mov	r0, r2
 8008eb8:	f7ff fcfa 	bl	80088b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	7f5b      	ldrb	r3, [r3, #29]
 8008ec0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008ec6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8008ecc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8008ed2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008eda:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008edc:	4313      	orrs	r3, r2
 8008ede:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d106      	bne.n	8008ef8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eee:	3b01      	subs	r3, #1
 8008ef0:	045b      	lsls	r3, r3, #17
 8008ef2:	69ba      	ldr	r2, [r7, #24]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d009      	beq.n	8008f14 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f04:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f0c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	68da      	ldr	r2, [r3, #12]
 8008f1a:	4b48      	ldr	r3, [pc, #288]	@ (800903c <HAL_ADC_Init+0x304>)
 8008f1c:	4013      	ands	r3, r2
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	6812      	ldr	r2, [r2, #0]
 8008f22:	69b9      	ldr	r1, [r7, #24]
 8008f24:	430b      	orrs	r3, r1
 8008f26:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	430a      	orrs	r2, r1
 8008f3c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7ff fee5 	bl	8008d12 <LL_ADC_INJ_IsConversionOngoing>
 8008f48:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d17f      	bne.n	8009050 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d17c      	bne.n	8009050 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008f5a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f62:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008f64:	4313      	orrs	r3, r2
 8008f66:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008f72:	f023 0302 	bic.w	r3, r3, #2
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	6812      	ldr	r2, [r2, #0]
 8008f7a:	69b9      	ldr	r1, [r7, #24]
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d017      	beq.n	8008fb8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	691a      	ldr	r2, [r3, #16]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008f96:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008fa0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008fa4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	6911      	ldr	r1, [r2, #16]
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	6812      	ldr	r2, [r2, #0]
 8008fb0:	430b      	orrs	r3, r1
 8008fb2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008fb6:	e013      	b.n	8008fe0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	691a      	ldr	r2, [r3, #16]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008fc6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	6812      	ldr	r2, [r2, #0]
 8008fd4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008fd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fdc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d12a      	bne.n	8009040 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008ff4:	f023 0304 	bic.w	r3, r3, #4
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009000:	4311      	orrs	r1, r2
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009006:	4311      	orrs	r1, r2
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800900c:	430a      	orrs	r2, r1
 800900e:	431a      	orrs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f042 0201 	orr.w	r2, r2, #1
 8009018:	611a      	str	r2, [r3, #16]
 800901a:	e019      	b.n	8009050 <HAL_ADC_Init+0x318>
 800901c:	20000130 	.word	0x20000130
 8009020:	053e2d63 	.word	0x053e2d63
 8009024:	50000100 	.word	0x50000100
 8009028:	50000400 	.word	0x50000400
 800902c:	50000500 	.word	0x50000500
 8009030:	50000600 	.word	0x50000600
 8009034:	50000300 	.word	0x50000300
 8009038:	50000700 	.word	0x50000700
 800903c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	691a      	ldr	r2, [r3, #16]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f022 0201 	bic.w	r2, r2, #1
 800904e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	695b      	ldr	r3, [r3, #20]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d10c      	bne.n	8009072 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800905e:	f023 010f 	bic.w	r1, r3, #15
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a1b      	ldr	r3, [r3, #32]
 8009066:	1e5a      	subs	r2, r3, #1
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	430a      	orrs	r2, r1
 800906e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009070:	e007      	b.n	8009082 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 020f 	bic.w	r2, r2, #15
 8009080:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009086:	f023 0303 	bic.w	r3, r3, #3
 800908a:	f043 0201 	orr.w	r2, r3, #1
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009092:	e007      	b.n	80090a4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009098:	f043 0210 	orr.w	r2, r3, #16
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80090a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3724      	adds	r7, #36	@ 0x24
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd90      	pop	{r4, r7, pc}
 80090ae:	bf00      	nop

080090b0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090c4:	d004      	beq.n	80090d0 <HAL_ADC_Start_DMA+0x20>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a5a      	ldr	r2, [pc, #360]	@ (8009234 <HAL_ADC_Start_DMA+0x184>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d101      	bne.n	80090d4 <HAL_ADC_Start_DMA+0x24>
 80090d0:	4b59      	ldr	r3, [pc, #356]	@ (8009238 <HAL_ADC_Start_DMA+0x188>)
 80090d2:	e000      	b.n	80090d6 <HAL_ADC_Start_DMA+0x26>
 80090d4:	4b59      	ldr	r3, [pc, #356]	@ (800923c <HAL_ADC_Start_DMA+0x18c>)
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7ff fd4a 	bl	8008b70 <LL_ADC_GetMultimode>
 80090dc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7ff fe02 	bl	8008cec <LL_ADC_REG_IsConversionOngoing>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f040 809b 	bne.w	8009226 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d101      	bne.n	80090fe <HAL_ADC_Start_DMA+0x4e>
 80090fa:	2302      	movs	r3, #2
 80090fc:	e096      	b.n	800922c <HAL_ADC_Start_DMA+0x17c>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a4d      	ldr	r2, [pc, #308]	@ (8009240 <HAL_ADC_Start_DMA+0x190>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d008      	beq.n	8009122 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d005      	beq.n	8009122 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	2b05      	cmp	r3, #5
 800911a:	d002      	beq.n	8009122 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	2b09      	cmp	r3, #9
 8009120:	d17a      	bne.n	8009218 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 fcf6 	bl	8009b14 <ADC_Enable>
 8009128:	4603      	mov	r3, r0
 800912a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800912c:	7dfb      	ldrb	r3, [r7, #23]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d16d      	bne.n	800920e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009136:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800913a:	f023 0301 	bic.w	r3, r3, #1
 800913e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a3a      	ldr	r2, [pc, #232]	@ (8009234 <HAL_ADC_Start_DMA+0x184>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d009      	beq.n	8009164 <HAL_ADC_Start_DMA+0xb4>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a3b      	ldr	r2, [pc, #236]	@ (8009244 <HAL_ADC_Start_DMA+0x194>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d002      	beq.n	8009160 <HAL_ADC_Start_DMA+0xb0>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	e003      	b.n	8009168 <HAL_ADC_Start_DMA+0xb8>
 8009160:	4b39      	ldr	r3, [pc, #228]	@ (8009248 <HAL_ADC_Start_DMA+0x198>)
 8009162:	e001      	b.n	8009168 <HAL_ADC_Start_DMA+0xb8>
 8009164:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	6812      	ldr	r2, [r2, #0]
 800916c:	4293      	cmp	r3, r2
 800916e:	d002      	beq.n	8009176 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d105      	bne.n	8009182 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800917a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d006      	beq.n	800919c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009192:	f023 0206 	bic.w	r2, r3, #6
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	661a      	str	r2, [r3, #96]	@ 0x60
 800919a:	e002      	b.n	80091a2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2200      	movs	r2, #0
 80091a0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091a6:	4a29      	ldr	r2, [pc, #164]	@ (800924c <HAL_ADC_Start_DMA+0x19c>)
 80091a8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091ae:	4a28      	ldr	r2, [pc, #160]	@ (8009250 <HAL_ADC_Start_DMA+0x1a0>)
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091b6:	4a27      	ldr	r2, [pc, #156]	@ (8009254 <HAL_ADC_Start_DMA+0x1a4>)
 80091b8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	221c      	movs	r2, #28
 80091c0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2200      	movs	r2, #0
 80091c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f042 0210 	orr.w	r2, r2, #16
 80091d8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68da      	ldr	r2, [r3, #12]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f042 0201 	orr.w	r2, r2, #1
 80091e8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	3340      	adds	r3, #64	@ 0x40
 80091f4:	4619      	mov	r1, r3
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f001 f989 	bl	800a510 <HAL_DMA_Start_IT>
 80091fe:	4603      	mov	r3, r0
 8009200:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4618      	mov	r0, r3
 8009208:	f7ff fd5c 	bl	8008cc4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800920c:	e00d      	b.n	800922a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8009216:	e008      	b.n	800922a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2200      	movs	r2, #0
 8009220:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009224:	e001      	b.n	800922a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009226:	2302      	movs	r3, #2
 8009228:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800922a:	7dfb      	ldrb	r3, [r7, #23]
}
 800922c:	4618      	mov	r0, r3
 800922e:	3718      	adds	r7, #24
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	50000100 	.word	0x50000100
 8009238:	50000300 	.word	0x50000300
 800923c:	50000700 	.word	0x50000700
 8009240:	50000600 	.word	0x50000600
 8009244:	50000500 	.word	0x50000500
 8009248:	50000400 	.word	0x50000400
 800924c:	08009cff 	.word	0x08009cff
 8009250:	08009dd7 	.word	0x08009dd7
 8009254:	08009df3 	.word	0x08009df3

08009258 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b0b6      	sub	sp, #216	@ 0xd8
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800929e:	2300      	movs	r3, #0
 80092a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80092a4:	2300      	movs	r3, #0
 80092a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d102      	bne.n	80092b8 <HAL_ADC_ConfigChannel+0x24>
 80092b2:	2302      	movs	r3, #2
 80092b4:	f000 bc13 	b.w	8009ade <HAL_ADC_ConfigChannel+0x84a>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7ff fd11 	bl	8008cec <LL_ADC_REG_IsConversionOngoing>
 80092ca:	4603      	mov	r3, r0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f040 83f3 	bne.w	8009ab8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6818      	ldr	r0, [r3, #0]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	6859      	ldr	r1, [r3, #4]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	f7ff fbcb 	bl	8008a7a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4618      	mov	r0, r3
 80092ea:	f7ff fcff 	bl	8008cec <LL_ADC_REG_IsConversionOngoing>
 80092ee:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7ff fd0b 	bl	8008d12 <LL_ADC_INJ_IsConversionOngoing>
 80092fc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009300:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009304:	2b00      	cmp	r3, #0
 8009306:	f040 81d9 	bne.w	80096bc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800930a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800930e:	2b00      	cmp	r3, #0
 8009310:	f040 81d4 	bne.w	80096bc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800931c:	d10f      	bne.n	800933e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2200      	movs	r2, #0
 8009328:	4619      	mov	r1, r3
 800932a:	f7ff fbd2 	bl	8008ad2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009336:	4618      	mov	r0, r3
 8009338:	f7ff fb79 	bl	8008a2e <LL_ADC_SetSamplingTimeCommonConfig>
 800933c:	e00e      	b.n	800935c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6818      	ldr	r0, [r3, #0]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	6819      	ldr	r1, [r3, #0]
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	461a      	mov	r2, r3
 800934c:	f7ff fbc1 	bl	8008ad2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2100      	movs	r1, #0
 8009356:	4618      	mov	r0, r3
 8009358:	f7ff fb69 	bl	8008a2e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	695a      	ldr	r2, [r3, #20]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	08db      	lsrs	r3, r3, #3
 8009368:	f003 0303 	and.w	r3, r3, #3
 800936c:	005b      	lsls	r3, r3, #1
 800936e:	fa02 f303 	lsl.w	r3, r2, r3
 8009372:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	691b      	ldr	r3, [r3, #16]
 800937a:	2b04      	cmp	r3, #4
 800937c:	d022      	beq.n	80093c4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	6919      	ldr	r1, [r3, #16]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800938e:	f7ff fac3 	bl	8008918 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6818      	ldr	r0, [r3, #0]
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	6919      	ldr	r1, [r3, #16]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	461a      	mov	r2, r3
 80093a0:	f7ff fb0f 	bl	80089c2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6818      	ldr	r0, [r3, #0]
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d102      	bne.n	80093ba <HAL_ADC_ConfigChannel+0x126>
 80093b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80093b8:	e000      	b.n	80093bc <HAL_ADC_ConfigChannel+0x128>
 80093ba:	2300      	movs	r3, #0
 80093bc:	461a      	mov	r2, r3
 80093be:	f7ff fb1b 	bl	80089f8 <LL_ADC_SetOffsetSaturation>
 80093c2:	e17b      	b.n	80096bc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2100      	movs	r1, #0
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7ff fac8 	bl	8008960 <LL_ADC_GetOffsetChannel>
 80093d0:	4603      	mov	r3, r0
 80093d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10a      	bne.n	80093f0 <HAL_ADC_ConfigChannel+0x15c>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	2100      	movs	r1, #0
 80093e0:	4618      	mov	r0, r3
 80093e2:	f7ff fabd 	bl	8008960 <LL_ADC_GetOffsetChannel>
 80093e6:	4603      	mov	r3, r0
 80093e8:	0e9b      	lsrs	r3, r3, #26
 80093ea:	f003 021f 	and.w	r2, r3, #31
 80093ee:	e01e      	b.n	800942e <HAL_ADC_ConfigChannel+0x19a>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2100      	movs	r1, #0
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff fab2 	bl	8008960 <LL_ADC_GetOffsetChannel>
 80093fc:	4603      	mov	r3, r0
 80093fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009402:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009406:	fa93 f3a3 	rbit	r3, r3
 800940a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800940e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009412:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800941e:	2320      	movs	r3, #32
 8009420:	e004      	b.n	800942c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8009422:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009426:	fab3 f383 	clz	r3, r3
 800942a:	b2db      	uxtb	r3, r3
 800942c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009436:	2b00      	cmp	r3, #0
 8009438:	d105      	bne.n	8009446 <HAL_ADC_ConfigChannel+0x1b2>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	0e9b      	lsrs	r3, r3, #26
 8009440:	f003 031f 	and.w	r3, r3, #31
 8009444:	e018      	b.n	8009478 <HAL_ADC_ConfigChannel+0x1e4>
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800944e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009452:	fa93 f3a3 	rbit	r3, r3
 8009456:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800945a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800945e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009462:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800946a:	2320      	movs	r3, #32
 800946c:	e004      	b.n	8009478 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800946e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009472:	fab3 f383 	clz	r3, r3
 8009476:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009478:	429a      	cmp	r2, r3
 800947a:	d106      	bne.n	800948a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2200      	movs	r2, #0
 8009482:	2100      	movs	r1, #0
 8009484:	4618      	mov	r0, r3
 8009486:	f7ff fa81 	bl	800898c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2101      	movs	r1, #1
 8009490:	4618      	mov	r0, r3
 8009492:	f7ff fa65 	bl	8008960 <LL_ADC_GetOffsetChannel>
 8009496:	4603      	mov	r3, r0
 8009498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10a      	bne.n	80094b6 <HAL_ADC_ConfigChannel+0x222>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2101      	movs	r1, #1
 80094a6:	4618      	mov	r0, r3
 80094a8:	f7ff fa5a 	bl	8008960 <LL_ADC_GetOffsetChannel>
 80094ac:	4603      	mov	r3, r0
 80094ae:	0e9b      	lsrs	r3, r3, #26
 80094b0:	f003 021f 	and.w	r2, r3, #31
 80094b4:	e01e      	b.n	80094f4 <HAL_ADC_ConfigChannel+0x260>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	2101      	movs	r1, #1
 80094bc:	4618      	mov	r0, r3
 80094be:	f7ff fa4f 	bl	8008960 <LL_ADC_GetOffsetChannel>
 80094c2:	4603      	mov	r3, r0
 80094c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80094cc:	fa93 f3a3 	rbit	r3, r3
 80094d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80094d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80094dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d101      	bne.n	80094e8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80094e4:	2320      	movs	r3, #32
 80094e6:	e004      	b.n	80094f2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80094e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094ec:	fab3 f383 	clz	r3, r3
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d105      	bne.n	800950c <HAL_ADC_ConfigChannel+0x278>
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	0e9b      	lsrs	r3, r3, #26
 8009506:	f003 031f 	and.w	r3, r3, #31
 800950a:	e018      	b.n	800953e <HAL_ADC_ConfigChannel+0x2aa>
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009514:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009518:	fa93 f3a3 	rbit	r3, r3
 800951c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009520:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009524:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800952c:	2b00      	cmp	r3, #0
 800952e:	d101      	bne.n	8009534 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8009530:	2320      	movs	r3, #32
 8009532:	e004      	b.n	800953e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8009534:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009538:	fab3 f383 	clz	r3, r3
 800953c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800953e:	429a      	cmp	r2, r3
 8009540:	d106      	bne.n	8009550 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2200      	movs	r2, #0
 8009548:	2101      	movs	r1, #1
 800954a:	4618      	mov	r0, r3
 800954c:	f7ff fa1e 	bl	800898c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	2102      	movs	r1, #2
 8009556:	4618      	mov	r0, r3
 8009558:	f7ff fa02 	bl	8008960 <LL_ADC_GetOffsetChannel>
 800955c:	4603      	mov	r3, r0
 800955e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009562:	2b00      	cmp	r3, #0
 8009564:	d10a      	bne.n	800957c <HAL_ADC_ConfigChannel+0x2e8>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2102      	movs	r1, #2
 800956c:	4618      	mov	r0, r3
 800956e:	f7ff f9f7 	bl	8008960 <LL_ADC_GetOffsetChannel>
 8009572:	4603      	mov	r3, r0
 8009574:	0e9b      	lsrs	r3, r3, #26
 8009576:	f003 021f 	and.w	r2, r3, #31
 800957a:	e01e      	b.n	80095ba <HAL_ADC_ConfigChannel+0x326>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	2102      	movs	r1, #2
 8009582:	4618      	mov	r0, r3
 8009584:	f7ff f9ec 	bl	8008960 <LL_ADC_GetOffsetChannel>
 8009588:	4603      	mov	r3, r0
 800958a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800958e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009592:	fa93 f3a3 	rbit	r3, r3
 8009596:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800959a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800959e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80095a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d101      	bne.n	80095ae <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80095aa:	2320      	movs	r3, #32
 80095ac:	e004      	b.n	80095b8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80095ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095b2:	fab3 f383 	clz	r3, r3
 80095b6:	b2db      	uxtb	r3, r3
 80095b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d105      	bne.n	80095d2 <HAL_ADC_ConfigChannel+0x33e>
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	0e9b      	lsrs	r3, r3, #26
 80095cc:	f003 031f 	and.w	r3, r3, #31
 80095d0:	e016      	b.n	8009600 <HAL_ADC_ConfigChannel+0x36c>
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80095de:	fa93 f3a3 	rbit	r3, r3
 80095e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80095e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80095e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80095ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d101      	bne.n	80095f6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80095f2:	2320      	movs	r3, #32
 80095f4:	e004      	b.n	8009600 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80095f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80095fa:	fab3 f383 	clz	r3, r3
 80095fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009600:	429a      	cmp	r2, r3
 8009602:	d106      	bne.n	8009612 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	2200      	movs	r2, #0
 800960a:	2102      	movs	r1, #2
 800960c:	4618      	mov	r0, r3
 800960e:	f7ff f9bd 	bl	800898c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2103      	movs	r1, #3
 8009618:	4618      	mov	r0, r3
 800961a:	f7ff f9a1 	bl	8008960 <LL_ADC_GetOffsetChannel>
 800961e:	4603      	mov	r3, r0
 8009620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009624:	2b00      	cmp	r3, #0
 8009626:	d10a      	bne.n	800963e <HAL_ADC_ConfigChannel+0x3aa>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2103      	movs	r1, #3
 800962e:	4618      	mov	r0, r3
 8009630:	f7ff f996 	bl	8008960 <LL_ADC_GetOffsetChannel>
 8009634:	4603      	mov	r3, r0
 8009636:	0e9b      	lsrs	r3, r3, #26
 8009638:	f003 021f 	and.w	r2, r3, #31
 800963c:	e017      	b.n	800966e <HAL_ADC_ConfigChannel+0x3da>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	2103      	movs	r1, #3
 8009644:	4618      	mov	r0, r3
 8009646:	f7ff f98b 	bl	8008960 <LL_ADC_GetOffsetChannel>
 800964a:	4603      	mov	r3, r0
 800964c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800964e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009650:	fa93 f3a3 	rbit	r3, r3
 8009654:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009656:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009658:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800965a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800965c:	2b00      	cmp	r3, #0
 800965e:	d101      	bne.n	8009664 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8009660:	2320      	movs	r3, #32
 8009662:	e003      	b.n	800966c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8009664:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009666:	fab3 f383 	clz	r3, r3
 800966a:	b2db      	uxtb	r3, r3
 800966c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009676:	2b00      	cmp	r3, #0
 8009678:	d105      	bne.n	8009686 <HAL_ADC_ConfigChannel+0x3f2>
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	0e9b      	lsrs	r3, r3, #26
 8009680:	f003 031f 	and.w	r3, r3, #31
 8009684:	e011      	b.n	80096aa <HAL_ADC_ConfigChannel+0x416>
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800968c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800968e:	fa93 f3a3 	rbit	r3, r3
 8009692:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009696:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009698:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800969a:	2b00      	cmp	r3, #0
 800969c:	d101      	bne.n	80096a2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800969e:	2320      	movs	r3, #32
 80096a0:	e003      	b.n	80096aa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80096a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096a4:	fab3 f383 	clz	r3, r3
 80096a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d106      	bne.n	80096bc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	2200      	movs	r2, #0
 80096b4:	2103      	movs	r1, #3
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7ff f968 	bl	800898c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7ff fad9 	bl	8008c78 <LL_ADC_IsEnabled>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f040 813d 	bne.w	8009948 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6818      	ldr	r0, [r3, #0]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	6819      	ldr	r1, [r3, #0]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	461a      	mov	r2, r3
 80096dc:	f7ff fa24 	bl	8008b28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	4aa2      	ldr	r2, [pc, #648]	@ (8009970 <HAL_ADC_ConfigChannel+0x6dc>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	f040 812e 	bne.w	8009948 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d10b      	bne.n	8009714 <HAL_ADC_ConfigChannel+0x480>
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	0e9b      	lsrs	r3, r3, #26
 8009702:	3301      	adds	r3, #1
 8009704:	f003 031f 	and.w	r3, r3, #31
 8009708:	2b09      	cmp	r3, #9
 800970a:	bf94      	ite	ls
 800970c:	2301      	movls	r3, #1
 800970e:	2300      	movhi	r3, #0
 8009710:	b2db      	uxtb	r3, r3
 8009712:	e019      	b.n	8009748 <HAL_ADC_ConfigChannel+0x4b4>
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800971a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800971c:	fa93 f3a3 	rbit	r3, r3
 8009720:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009724:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009728:	2b00      	cmp	r3, #0
 800972a:	d101      	bne.n	8009730 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800972c:	2320      	movs	r3, #32
 800972e:	e003      	b.n	8009738 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8009730:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009732:	fab3 f383 	clz	r3, r3
 8009736:	b2db      	uxtb	r3, r3
 8009738:	3301      	adds	r3, #1
 800973a:	f003 031f 	and.w	r3, r3, #31
 800973e:	2b09      	cmp	r3, #9
 8009740:	bf94      	ite	ls
 8009742:	2301      	movls	r3, #1
 8009744:	2300      	movhi	r3, #0
 8009746:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009748:	2b00      	cmp	r3, #0
 800974a:	d079      	beq.n	8009840 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009754:	2b00      	cmp	r3, #0
 8009756:	d107      	bne.n	8009768 <HAL_ADC_ConfigChannel+0x4d4>
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	0e9b      	lsrs	r3, r3, #26
 800975e:	3301      	adds	r3, #1
 8009760:	069b      	lsls	r3, r3, #26
 8009762:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009766:	e015      	b.n	8009794 <HAL_ADC_ConfigChannel+0x500>
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800976e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009770:	fa93 f3a3 	rbit	r3, r3
 8009774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009778:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800977a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8009780:	2320      	movs	r3, #32
 8009782:	e003      	b.n	800978c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8009784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009786:	fab3 f383 	clz	r3, r3
 800978a:	b2db      	uxtb	r3, r3
 800978c:	3301      	adds	r3, #1
 800978e:	069b      	lsls	r3, r3, #26
 8009790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800979c:	2b00      	cmp	r3, #0
 800979e:	d109      	bne.n	80097b4 <HAL_ADC_ConfigChannel+0x520>
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	0e9b      	lsrs	r3, r3, #26
 80097a6:	3301      	adds	r3, #1
 80097a8:	f003 031f 	and.w	r3, r3, #31
 80097ac:	2101      	movs	r1, #1
 80097ae:	fa01 f303 	lsl.w	r3, r1, r3
 80097b2:	e017      	b.n	80097e4 <HAL_ADC_ConfigChannel+0x550>
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097bc:	fa93 f3a3 	rbit	r3, r3
 80097c0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80097c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80097c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d101      	bne.n	80097d0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80097cc:	2320      	movs	r3, #32
 80097ce:	e003      	b.n	80097d8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80097d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097d2:	fab3 f383 	clz	r3, r3
 80097d6:	b2db      	uxtb	r3, r3
 80097d8:	3301      	adds	r3, #1
 80097da:	f003 031f 	and.w	r3, r3, #31
 80097de:	2101      	movs	r1, #1
 80097e0:	fa01 f303 	lsl.w	r3, r1, r3
 80097e4:	ea42 0103 	orr.w	r1, r2, r3
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d10a      	bne.n	800980a <HAL_ADC_ConfigChannel+0x576>
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	0e9b      	lsrs	r3, r3, #26
 80097fa:	3301      	adds	r3, #1
 80097fc:	f003 021f 	and.w	r2, r3, #31
 8009800:	4613      	mov	r3, r2
 8009802:	005b      	lsls	r3, r3, #1
 8009804:	4413      	add	r3, r2
 8009806:	051b      	lsls	r3, r3, #20
 8009808:	e018      	b.n	800983c <HAL_ADC_ConfigChannel+0x5a8>
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009812:	fa93 f3a3 	rbit	r3, r3
 8009816:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800981c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800981e:	2b00      	cmp	r3, #0
 8009820:	d101      	bne.n	8009826 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8009822:	2320      	movs	r3, #32
 8009824:	e003      	b.n	800982e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8009826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009828:	fab3 f383 	clz	r3, r3
 800982c:	b2db      	uxtb	r3, r3
 800982e:	3301      	adds	r3, #1
 8009830:	f003 021f 	and.w	r2, r3, #31
 8009834:	4613      	mov	r3, r2
 8009836:	005b      	lsls	r3, r3, #1
 8009838:	4413      	add	r3, r2
 800983a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800983c:	430b      	orrs	r3, r1
 800983e:	e07e      	b.n	800993e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009848:	2b00      	cmp	r3, #0
 800984a:	d107      	bne.n	800985c <HAL_ADC_ConfigChannel+0x5c8>
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	0e9b      	lsrs	r3, r3, #26
 8009852:	3301      	adds	r3, #1
 8009854:	069b      	lsls	r3, r3, #26
 8009856:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800985a:	e015      	b.n	8009888 <HAL_ADC_ConfigChannel+0x5f4>
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009864:	fa93 f3a3 	rbit	r3, r3
 8009868:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800986e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8009874:	2320      	movs	r3, #32
 8009876:	e003      	b.n	8009880 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8009878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987a:	fab3 f383 	clz	r3, r3
 800987e:	b2db      	uxtb	r3, r3
 8009880:	3301      	adds	r3, #1
 8009882:	069b      	lsls	r3, r3, #26
 8009884:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009890:	2b00      	cmp	r3, #0
 8009892:	d109      	bne.n	80098a8 <HAL_ADC_ConfigChannel+0x614>
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	0e9b      	lsrs	r3, r3, #26
 800989a:	3301      	adds	r3, #1
 800989c:	f003 031f 	and.w	r3, r3, #31
 80098a0:	2101      	movs	r1, #1
 80098a2:	fa01 f303 	lsl.w	r3, r1, r3
 80098a6:	e017      	b.n	80098d8 <HAL_ADC_ConfigChannel+0x644>
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098ae:	6a3b      	ldr	r3, [r7, #32]
 80098b0:	fa93 f3a3 	rbit	r3, r3
 80098b4:	61fb      	str	r3, [r7, #28]
  return result;
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80098ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d101      	bne.n	80098c4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80098c0:	2320      	movs	r3, #32
 80098c2:	e003      	b.n	80098cc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80098c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c6:	fab3 f383 	clz	r3, r3
 80098ca:	b2db      	uxtb	r3, r3
 80098cc:	3301      	adds	r3, #1
 80098ce:	f003 031f 	and.w	r3, r3, #31
 80098d2:	2101      	movs	r1, #1
 80098d4:	fa01 f303 	lsl.w	r3, r1, r3
 80098d8:	ea42 0103 	orr.w	r1, r2, r3
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10d      	bne.n	8009904 <HAL_ADC_ConfigChannel+0x670>
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	0e9b      	lsrs	r3, r3, #26
 80098ee:	3301      	adds	r3, #1
 80098f0:	f003 021f 	and.w	r2, r3, #31
 80098f4:	4613      	mov	r3, r2
 80098f6:	005b      	lsls	r3, r3, #1
 80098f8:	4413      	add	r3, r2
 80098fa:	3b1e      	subs	r3, #30
 80098fc:	051b      	lsls	r3, r3, #20
 80098fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009902:	e01b      	b.n	800993c <HAL_ADC_ConfigChannel+0x6a8>
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	fa93 f3a3 	rbit	r3, r3
 8009910:	613b      	str	r3, [r7, #16]
  return result;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d101      	bne.n	8009920 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800991c:	2320      	movs	r3, #32
 800991e:	e003      	b.n	8009928 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	fab3 f383 	clz	r3, r3
 8009926:	b2db      	uxtb	r3, r3
 8009928:	3301      	adds	r3, #1
 800992a:	f003 021f 	and.w	r2, r3, #31
 800992e:	4613      	mov	r3, r2
 8009930:	005b      	lsls	r3, r3, #1
 8009932:	4413      	add	r3, r2
 8009934:	3b1e      	subs	r3, #30
 8009936:	051b      	lsls	r3, r3, #20
 8009938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800993c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009942:	4619      	mov	r1, r3
 8009944:	f7ff f8c5 	bl	8008ad2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	4b09      	ldr	r3, [pc, #36]	@ (8009974 <HAL_ADC_ConfigChannel+0x6e0>)
 800994e:	4013      	ands	r3, r2
 8009950:	2b00      	cmp	r3, #0
 8009952:	f000 80be 	beq.w	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800995e:	d004      	beq.n	800996a <HAL_ADC_ConfigChannel+0x6d6>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a04      	ldr	r2, [pc, #16]	@ (8009978 <HAL_ADC_ConfigChannel+0x6e4>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d10a      	bne.n	8009980 <HAL_ADC_ConfigChannel+0x6ec>
 800996a:	4b04      	ldr	r3, [pc, #16]	@ (800997c <HAL_ADC_ConfigChannel+0x6e8>)
 800996c:	e009      	b.n	8009982 <HAL_ADC_ConfigChannel+0x6ee>
 800996e:	bf00      	nop
 8009970:	407f0000 	.word	0x407f0000
 8009974:	80080000 	.word	0x80080000
 8009978:	50000100 	.word	0x50000100
 800997c:	50000300 	.word	0x50000300
 8009980:	4b59      	ldr	r3, [pc, #356]	@ (8009ae8 <HAL_ADC_ConfigChannel+0x854>)
 8009982:	4618      	mov	r0, r3
 8009984:	f7fe ffba 	bl	80088fc <LL_ADC_GetCommonPathInternalCh>
 8009988:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a56      	ldr	r2, [pc, #344]	@ (8009aec <HAL_ADC_ConfigChannel+0x858>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d004      	beq.n	80099a0 <HAL_ADC_ConfigChannel+0x70c>
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a55      	ldr	r2, [pc, #340]	@ (8009af0 <HAL_ADC_ConfigChannel+0x85c>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d13a      	bne.n	8009a16 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80099a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80099a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d134      	bne.n	8009a16 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099b4:	d005      	beq.n	80099c2 <HAL_ADC_ConfigChannel+0x72e>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a4e      	ldr	r2, [pc, #312]	@ (8009af4 <HAL_ADC_ConfigChannel+0x860>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	f040 8085 	bne.w	8009acc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099ca:	d004      	beq.n	80099d6 <HAL_ADC_ConfigChannel+0x742>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a49      	ldr	r2, [pc, #292]	@ (8009af8 <HAL_ADC_ConfigChannel+0x864>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d101      	bne.n	80099da <HAL_ADC_ConfigChannel+0x746>
 80099d6:	4a49      	ldr	r2, [pc, #292]	@ (8009afc <HAL_ADC_ConfigChannel+0x868>)
 80099d8:	e000      	b.n	80099dc <HAL_ADC_ConfigChannel+0x748>
 80099da:	4a43      	ldr	r2, [pc, #268]	@ (8009ae8 <HAL_ADC_ConfigChannel+0x854>)
 80099dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80099e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7fe ff75 	bl	80088d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80099ec:	4b44      	ldr	r3, [pc, #272]	@ (8009b00 <HAL_ADC_ConfigChannel+0x86c>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	099b      	lsrs	r3, r3, #6
 80099f2:	4a44      	ldr	r2, [pc, #272]	@ (8009b04 <HAL_ADC_ConfigChannel+0x870>)
 80099f4:	fba2 2303 	umull	r2, r3, r2, r3
 80099f8:	099b      	lsrs	r3, r3, #6
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	4613      	mov	r3, r2
 80099fe:	005b      	lsls	r3, r3, #1
 8009a00:	4413      	add	r3, r2
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009a06:	e002      	b.n	8009a0e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d1f9      	bne.n	8009a08 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009a14:	e05a      	b.n	8009acc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a3b      	ldr	r2, [pc, #236]	@ (8009b08 <HAL_ADC_ConfigChannel+0x874>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d125      	bne.n	8009a6c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009a20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d11f      	bne.n	8009a6c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a31      	ldr	r2, [pc, #196]	@ (8009af8 <HAL_ADC_ConfigChannel+0x864>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d104      	bne.n	8009a40 <HAL_ADC_ConfigChannel+0x7ac>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a34      	ldr	r2, [pc, #208]	@ (8009b0c <HAL_ADC_ConfigChannel+0x878>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d047      	beq.n	8009ad0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a48:	d004      	beq.n	8009a54 <HAL_ADC_ConfigChannel+0x7c0>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8009af8 <HAL_ADC_ConfigChannel+0x864>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d101      	bne.n	8009a58 <HAL_ADC_ConfigChannel+0x7c4>
 8009a54:	4a29      	ldr	r2, [pc, #164]	@ (8009afc <HAL_ADC_ConfigChannel+0x868>)
 8009a56:	e000      	b.n	8009a5a <HAL_ADC_ConfigChannel+0x7c6>
 8009a58:	4a23      	ldr	r2, [pc, #140]	@ (8009ae8 <HAL_ADC_ConfigChannel+0x854>)
 8009a5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a62:	4619      	mov	r1, r3
 8009a64:	4610      	mov	r0, r2
 8009a66:	f7fe ff36 	bl	80088d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009a6a:	e031      	b.n	8009ad0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a27      	ldr	r2, [pc, #156]	@ (8009b10 <HAL_ADC_ConfigChannel+0x87c>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d12d      	bne.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009a76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d127      	bne.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a1c      	ldr	r2, [pc, #112]	@ (8009af8 <HAL_ADC_ConfigChannel+0x864>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d022      	beq.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a94:	d004      	beq.n	8009aa0 <HAL_ADC_ConfigChannel+0x80c>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a17      	ldr	r2, [pc, #92]	@ (8009af8 <HAL_ADC_ConfigChannel+0x864>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d101      	bne.n	8009aa4 <HAL_ADC_ConfigChannel+0x810>
 8009aa0:	4a16      	ldr	r2, [pc, #88]	@ (8009afc <HAL_ADC_ConfigChannel+0x868>)
 8009aa2:	e000      	b.n	8009aa6 <HAL_ADC_ConfigChannel+0x812>
 8009aa4:	4a10      	ldr	r2, [pc, #64]	@ (8009ae8 <HAL_ADC_ConfigChannel+0x854>)
 8009aa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009aaa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009aae:	4619      	mov	r1, r3
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	f7fe ff10 	bl	80088d6 <LL_ADC_SetCommonPathInternalCh>
 8009ab6:	e00c      	b.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009abc:	f043 0220 	orr.w	r2, r3, #32
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8009aca:	e002      	b.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009acc:	bf00      	nop
 8009ace:	e000      	b.n	8009ad2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009ad0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009ada:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	37d8      	adds	r7, #216	@ 0xd8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	50000700 	.word	0x50000700
 8009aec:	c3210000 	.word	0xc3210000
 8009af0:	90c00010 	.word	0x90c00010
 8009af4:	50000600 	.word	0x50000600
 8009af8:	50000100 	.word	0x50000100
 8009afc:	50000300 	.word	0x50000300
 8009b00:	20000130 	.word	0x20000130
 8009b04:	053e2d63 	.word	0x053e2d63
 8009b08:	c7520000 	.word	0xc7520000
 8009b0c:	50000500 	.word	0x50000500
 8009b10:	cb840000 	.word	0xcb840000

08009b14 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4618      	mov	r0, r3
 8009b26:	f7ff f8a7 	bl	8008c78 <LL_ADC_IsEnabled>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d176      	bne.n	8009c1e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	689a      	ldr	r2, [r3, #8]
 8009b36:	4b3c      	ldr	r3, [pc, #240]	@ (8009c28 <ADC_Enable+0x114>)
 8009b38:	4013      	ands	r3, r2
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00d      	beq.n	8009b5a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b42:	f043 0210 	orr.w	r2, r3, #16
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b4e:	f043 0201 	orr.w	r2, r3, #1
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e062      	b.n	8009c20 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f7ff f862 	bl	8008c28 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b6c:	d004      	beq.n	8009b78 <ADC_Enable+0x64>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4a2e      	ldr	r2, [pc, #184]	@ (8009c2c <ADC_Enable+0x118>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d101      	bne.n	8009b7c <ADC_Enable+0x68>
 8009b78:	4b2d      	ldr	r3, [pc, #180]	@ (8009c30 <ADC_Enable+0x11c>)
 8009b7a:	e000      	b.n	8009b7e <ADC_Enable+0x6a>
 8009b7c:	4b2d      	ldr	r3, [pc, #180]	@ (8009c34 <ADC_Enable+0x120>)
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe febc 	bl	80088fc <LL_ADC_GetCommonPathInternalCh>
 8009b84:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009b86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d013      	beq.n	8009bb6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8009c38 <ADC_Enable+0x124>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	099b      	lsrs	r3, r3, #6
 8009b94:	4a29      	ldr	r2, [pc, #164]	@ (8009c3c <ADC_Enable+0x128>)
 8009b96:	fba2 2303 	umull	r2, r3, r2, r3
 8009b9a:	099b      	lsrs	r3, r3, #6
 8009b9c:	1c5a      	adds	r2, r3, #1
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	005b      	lsls	r3, r3, #1
 8009ba2:	4413      	add	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009ba8:	e002      	b.n	8009bb0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	3b01      	subs	r3, #1
 8009bae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d1f9      	bne.n	8009baa <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009bb6:	f7fe fe6f 	bl	8008898 <HAL_GetTick>
 8009bba:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009bbc:	e028      	b.n	8009c10 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7ff f858 	bl	8008c78 <LL_ADC_IsEnabled>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d104      	bne.n	8009bd8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f7ff f828 	bl	8008c28 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009bd8:	f7fe fe5e 	bl	8008898 <HAL_GetTick>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	1ad3      	subs	r3, r2, r3
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d914      	bls.n	8009c10 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f003 0301 	and.w	r3, r3, #1
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d00d      	beq.n	8009c10 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bf8:	f043 0210 	orr.w	r2, r3, #16
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c04:	f043 0201 	orr.w	r2, r3, #1
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e007      	b.n	8009c20 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0301 	and.w	r3, r3, #1
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d1cf      	bne.n	8009bbe <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009c1e:	2300      	movs	r3, #0
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}
 8009c28:	8000003f 	.word	0x8000003f
 8009c2c:	50000100 	.word	0x50000100
 8009c30:	50000300 	.word	0x50000300
 8009c34:	50000700 	.word	0x50000700
 8009c38:	20000130 	.word	0x20000130
 8009c3c:	053e2d63 	.word	0x053e2d63

08009c40 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7ff f826 	bl	8008c9e <LL_ADC_IsDisableOngoing>
 8009c52:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f7ff f80d 	bl	8008c78 <LL_ADC_IsEnabled>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d047      	beq.n	8009cf4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d144      	bne.n	8009cf4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	f003 030d 	and.w	r3, r3, #13
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d10c      	bne.n	8009c92 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7fe ffe7 	bl	8008c50 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2203      	movs	r2, #3
 8009c88:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009c8a:	f7fe fe05 	bl	8008898 <HAL_GetTick>
 8009c8e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009c90:	e029      	b.n	8009ce6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c96:	f043 0210 	orr.w	r2, r3, #16
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ca2:	f043 0201 	orr.w	r2, r3, #1
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e023      	b.n	8009cf6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009cae:	f7fe fdf3 	bl	8008898 <HAL_GetTick>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	2b02      	cmp	r3, #2
 8009cba:	d914      	bls.n	8009ce6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	f003 0301 	and.w	r3, r3, #1
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d00d      	beq.n	8009ce6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cce:	f043 0210 	orr.w	r2, r3, #16
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cda:	f043 0201 	orr.w	r2, r3, #1
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e007      	b.n	8009cf6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	f003 0301 	and.w	r3, r3, #1
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1dc      	bne.n	8009cae <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3710      	adds	r7, #16
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b084      	sub	sp, #16
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d10:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d14b      	bne.n	8009db0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d1c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f003 0308 	and.w	r3, r3, #8
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d021      	beq.n	8009d76 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe fe8c 	bl	8008a54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d032      	beq.n	8009da8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d12b      	bne.n	8009da8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d11f      	bne.n	8009da8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d6c:	f043 0201 	orr.w	r2, r3, #1
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009d74:	e018      	b.n	8009da8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	f003 0302 	and.w	r3, r3, #2
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d111      	bne.n	8009da8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d105      	bne.n	8009da8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009da0:	f043 0201 	orr.w	r2, r3, #1
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f7ff fa55 	bl	8009258 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8009dae:	e00e      	b.n	8009dce <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009db4:	f003 0310 	and.w	r3, r3, #16
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d003      	beq.n	8009dc4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8009dbc:	68f8      	ldr	r0, [r7, #12]
 8009dbe:	f7ff fa5f 	bl	8009280 <HAL_ADC_ErrorCallback>
}
 8009dc2:	e004      	b.n	8009dce <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	4798      	blx	r3
}
 8009dce:	bf00      	nop
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b084      	sub	sp, #16
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f7ff fa41 	bl	800926c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009dea:	bf00      	nop
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b084      	sub	sp, #16
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfe:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e10:	f043 0204 	orr.w	r2, r3, #4
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009e18:	68f8      	ldr	r0, [r7, #12]
 8009e1a:	f7ff fa31 	bl	8009280 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009e1e:	bf00      	nop
 8009e20:	3710      	adds	r7, #16
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}

08009e26 <LL_ADC_IsEnabled>:
{
 8009e26:	b480      	push	{r7}
 8009e28:	b083      	sub	sp, #12
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f003 0301 	and.w	r3, r3, #1
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d101      	bne.n	8009e3e <LL_ADC_IsEnabled+0x18>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e000      	b.n	8009e40 <LL_ADC_IsEnabled+0x1a>
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <LL_ADC_StartCalibration>:
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8009e5e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009e62:	683a      	ldr	r2, [r7, #0]
 8009e64:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	609a      	str	r2, [r3, #8]
}
 8009e72:	bf00      	nop
 8009e74:	370c      	adds	r7, #12
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <LL_ADC_IsCalibrationOnGoing>:
{
 8009e7e:	b480      	push	{r7}
 8009e80:	b083      	sub	sp, #12
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e92:	d101      	bne.n	8009e98 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8009e94:	2301      	movs	r3, #1
 8009e96:	e000      	b.n	8009e9a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <LL_ADC_REG_IsConversionOngoing>:
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b083      	sub	sp, #12
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f003 0304 	and.w	r3, r3, #4
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	d101      	bne.n	8009ebe <LL_ADC_REG_IsConversionOngoing+0x18>
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e000      	b.n	8009ec0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d101      	bne.n	8009ee8 <HAL_ADCEx_Calibration_Start+0x1c>
 8009ee4:	2302      	movs	r3, #2
 8009ee6:	e04d      	b.n	8009f84 <HAL_ADCEx_Calibration_Start+0xb8>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f7ff fea5 	bl	8009c40 <ADC_Disable>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8009efa:	7bfb      	ldrb	r3, [r7, #15]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d136      	bne.n	8009f6e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f04:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009f08:	f023 0302 	bic.w	r3, r3, #2
 8009f0c:	f043 0202 	orr.w	r2, r3, #2
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	6839      	ldr	r1, [r7, #0]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f7ff ff96 	bl	8009e4c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009f20:	e014      	b.n	8009f4c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	3301      	adds	r3, #1
 8009f26:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	4a18      	ldr	r2, [pc, #96]	@ (8009f8c <HAL_ADCEx_Calibration_Start+0xc0>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d90d      	bls.n	8009f4c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f34:	f023 0312 	bic.w	r3, r3, #18
 8009f38:	f043 0210 	orr.w	r2, r3, #16
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e01b      	b.n	8009f84 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7ff ff94 	bl	8009e7e <LL_ADC_IsCalibrationOnGoing>
 8009f56:	4603      	mov	r3, r0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d1e2      	bne.n	8009f22 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f60:	f023 0303 	bic.w	r3, r3, #3
 8009f64:	f043 0201 	orr.w	r2, r3, #1
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009f6c:	e005      	b.n	8009f7a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f72:	f043 0210 	orr.w	r2, r3, #16
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3710      	adds	r7, #16
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	0004de01 	.word	0x0004de01

08009f90 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009f90:	b590      	push	{r4, r7, lr}
 8009f92:	b0a1      	sub	sp, #132	@ 0x84
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d101      	bne.n	8009fae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009faa:	2302      	movs	r3, #2
 8009fac:	e0e7      	b.n	800a17e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009fba:	2300      	movs	r3, #0
 8009fbc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fc6:	d102      	bne.n	8009fce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009fc8:	4b6f      	ldr	r3, [pc, #444]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009fca:	60bb      	str	r3, [r7, #8]
 8009fcc:	e009      	b.n	8009fe2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a6e      	ldr	r2, [pc, #440]	@ (800a18c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d102      	bne.n	8009fde <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8009fd8:	4b6d      	ldr	r3, [pc, #436]	@ (800a190 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009fda:	60bb      	str	r3, [r7, #8]
 8009fdc:	e001      	b.n	8009fe2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009fde:	2300      	movs	r3, #0
 8009fe0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d10b      	bne.n	800a000 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fec:	f043 0220 	orr.w	r2, r3, #32
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e0be      	b.n	800a17e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	4618      	mov	r0, r3
 800a004:	f7ff ff4f 	bl	8009ea6 <LL_ADC_REG_IsConversionOngoing>
 800a008:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4618      	mov	r0, r3
 800a010:	f7ff ff49 	bl	8009ea6 <LL_ADC_REG_IsConversionOngoing>
 800a014:	4603      	mov	r3, r0
 800a016:	2b00      	cmp	r3, #0
 800a018:	f040 80a0 	bne.w	800a15c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a01c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a01e:	2b00      	cmp	r3, #0
 800a020:	f040 809c 	bne.w	800a15c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a02c:	d004      	beq.n	800a038 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a55      	ldr	r2, [pc, #340]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d101      	bne.n	800a03c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800a038:	4b56      	ldr	r3, [pc, #344]	@ (800a194 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a03a:	e000      	b.n	800a03e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800a03c:	4b56      	ldr	r3, [pc, #344]	@ (800a198 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800a03e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d04b      	beq.n	800a0e0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a048:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	6859      	ldr	r1, [r3, #4]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a05a:	035b      	lsls	r3, r3, #13
 800a05c:	430b      	orrs	r3, r1
 800a05e:	431a      	orrs	r2, r3
 800a060:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a062:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a06c:	d004      	beq.n	800a078 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a45      	ldr	r2, [pc, #276]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d10f      	bne.n	800a098 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800a078:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a07c:	f7ff fed3 	bl	8009e26 <LL_ADC_IsEnabled>
 800a080:	4604      	mov	r4, r0
 800a082:	4841      	ldr	r0, [pc, #260]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a084:	f7ff fecf 	bl	8009e26 <LL_ADC_IsEnabled>
 800a088:	4603      	mov	r3, r0
 800a08a:	4323      	orrs	r3, r4
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	bf0c      	ite	eq
 800a090:	2301      	moveq	r3, #1
 800a092:	2300      	movne	r3, #0
 800a094:	b2db      	uxtb	r3, r3
 800a096:	e012      	b.n	800a0be <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800a098:	483c      	ldr	r0, [pc, #240]	@ (800a18c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a09a:	f7ff fec4 	bl	8009e26 <LL_ADC_IsEnabled>
 800a09e:	4604      	mov	r4, r0
 800a0a0:	483b      	ldr	r0, [pc, #236]	@ (800a190 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a0a2:	f7ff fec0 	bl	8009e26 <LL_ADC_IsEnabled>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	431c      	orrs	r4, r3
 800a0aa:	483c      	ldr	r0, [pc, #240]	@ (800a19c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a0ac:	f7ff febb 	bl	8009e26 <LL_ADC_IsEnabled>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	4323      	orrs	r3, r4
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	bf0c      	ite	eq
 800a0b8:	2301      	moveq	r3, #1
 800a0ba:	2300      	movne	r3, #0
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d056      	beq.n	800a170 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a0c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a0ca:	f023 030f 	bic.w	r3, r3, #15
 800a0ce:	683a      	ldr	r2, [r7, #0]
 800a0d0:	6811      	ldr	r1, [r2, #0]
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	6892      	ldr	r2, [r2, #8]
 800a0d6:	430a      	orrs	r2, r1
 800a0d8:	431a      	orrs	r2, r3
 800a0da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0dc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a0de:	e047      	b.n	800a170 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a0e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a0e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0ea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0f4:	d004      	beq.n	800a100 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a23      	ldr	r2, [pc, #140]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d10f      	bne.n	800a120 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800a100:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a104:	f7ff fe8f 	bl	8009e26 <LL_ADC_IsEnabled>
 800a108:	4604      	mov	r4, r0
 800a10a:	481f      	ldr	r0, [pc, #124]	@ (800a188 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a10c:	f7ff fe8b 	bl	8009e26 <LL_ADC_IsEnabled>
 800a110:	4603      	mov	r3, r0
 800a112:	4323      	orrs	r3, r4
 800a114:	2b00      	cmp	r3, #0
 800a116:	bf0c      	ite	eq
 800a118:	2301      	moveq	r3, #1
 800a11a:	2300      	movne	r3, #0
 800a11c:	b2db      	uxtb	r3, r3
 800a11e:	e012      	b.n	800a146 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800a120:	481a      	ldr	r0, [pc, #104]	@ (800a18c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a122:	f7ff fe80 	bl	8009e26 <LL_ADC_IsEnabled>
 800a126:	4604      	mov	r4, r0
 800a128:	4819      	ldr	r0, [pc, #100]	@ (800a190 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a12a:	f7ff fe7c 	bl	8009e26 <LL_ADC_IsEnabled>
 800a12e:	4603      	mov	r3, r0
 800a130:	431c      	orrs	r4, r3
 800a132:	481a      	ldr	r0, [pc, #104]	@ (800a19c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a134:	f7ff fe77 	bl	8009e26 <LL_ADC_IsEnabled>
 800a138:	4603      	mov	r3, r0
 800a13a:	4323      	orrs	r3, r4
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	bf0c      	ite	eq
 800a140:	2301      	moveq	r3, #1
 800a142:	2300      	movne	r3, #0
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	d012      	beq.n	800a170 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a14a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a152:	f023 030f 	bic.w	r3, r3, #15
 800a156:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a158:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a15a:	e009      	b.n	800a170 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a160:	f043 0220 	orr.w	r2, r3, #32
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a16e:	e000      	b.n	800a172 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a170:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a17a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3784      	adds	r7, #132	@ 0x84
 800a182:	46bd      	mov	sp, r7
 800a184:	bd90      	pop	{r4, r7, pc}
 800a186:	bf00      	nop
 800a188:	50000100 	.word	0x50000100
 800a18c:	50000400 	.word	0x50000400
 800a190:	50000500 	.word	0x50000500
 800a194:	50000300 	.word	0x50000300
 800a198:	50000700 	.word	0x50000700
 800a19c:	50000600 	.word	0x50000600

0800a1a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f003 0307 	and.w	r3, r3, #7
 800a1ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a1e4 <__NVIC_SetPriorityGrouping+0x44>)
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a1bc:	4013      	ands	r3, r2
 800a1be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a1c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a1cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a1d2:	4a04      	ldr	r2, [pc, #16]	@ (800a1e4 <__NVIC_SetPriorityGrouping+0x44>)
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	60d3      	str	r3, [r2, #12]
}
 800a1d8:	bf00      	nop
 800a1da:	3714      	adds	r7, #20
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	e000ed00 	.word	0xe000ed00

0800a1e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a1ec:	4b04      	ldr	r3, [pc, #16]	@ (800a200 <__NVIC_GetPriorityGrouping+0x18>)
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	0a1b      	lsrs	r3, r3, #8
 800a1f2:	f003 0307 	and.w	r3, r3, #7
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr
 800a200:	e000ed00 	.word	0xe000ed00

0800a204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a204:	b480      	push	{r7}
 800a206:	b083      	sub	sp, #12
 800a208:	af00      	add	r7, sp, #0
 800a20a:	4603      	mov	r3, r0
 800a20c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a20e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a212:	2b00      	cmp	r3, #0
 800a214:	db0b      	blt.n	800a22e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a216:	79fb      	ldrb	r3, [r7, #7]
 800a218:	f003 021f 	and.w	r2, r3, #31
 800a21c:	4907      	ldr	r1, [pc, #28]	@ (800a23c <__NVIC_EnableIRQ+0x38>)
 800a21e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a222:	095b      	lsrs	r3, r3, #5
 800a224:	2001      	movs	r0, #1
 800a226:	fa00 f202 	lsl.w	r2, r0, r2
 800a22a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a22e:	bf00      	nop
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	e000e100 	.word	0xe000e100

0800a240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	4603      	mov	r3, r0
 800a248:	6039      	str	r1, [r7, #0]
 800a24a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a24c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a250:	2b00      	cmp	r3, #0
 800a252:	db0a      	blt.n	800a26a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	b2da      	uxtb	r2, r3
 800a258:	490c      	ldr	r1, [pc, #48]	@ (800a28c <__NVIC_SetPriority+0x4c>)
 800a25a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a25e:	0112      	lsls	r2, r2, #4
 800a260:	b2d2      	uxtb	r2, r2
 800a262:	440b      	add	r3, r1
 800a264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a268:	e00a      	b.n	800a280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	b2da      	uxtb	r2, r3
 800a26e:	4908      	ldr	r1, [pc, #32]	@ (800a290 <__NVIC_SetPriority+0x50>)
 800a270:	79fb      	ldrb	r3, [r7, #7]
 800a272:	f003 030f 	and.w	r3, r3, #15
 800a276:	3b04      	subs	r3, #4
 800a278:	0112      	lsls	r2, r2, #4
 800a27a:	b2d2      	uxtb	r2, r2
 800a27c:	440b      	add	r3, r1
 800a27e:	761a      	strb	r2, [r3, #24]
}
 800a280:	bf00      	nop
 800a282:	370c      	adds	r7, #12
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr
 800a28c:	e000e100 	.word	0xe000e100
 800a290:	e000ed00 	.word	0xe000ed00

0800a294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a294:	b480      	push	{r7}
 800a296:	b089      	sub	sp, #36	@ 0x24
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	60b9      	str	r1, [r7, #8]
 800a29e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f003 0307 	and.w	r3, r3, #7
 800a2a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	f1c3 0307 	rsb	r3, r3, #7
 800a2ae:	2b04      	cmp	r3, #4
 800a2b0:	bf28      	it	cs
 800a2b2:	2304      	movcs	r3, #4
 800a2b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a2b6:	69fb      	ldr	r3, [r7, #28]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	2b06      	cmp	r3, #6
 800a2bc:	d902      	bls.n	800a2c4 <NVIC_EncodePriority+0x30>
 800a2be:	69fb      	ldr	r3, [r7, #28]
 800a2c0:	3b03      	subs	r3, #3
 800a2c2:	e000      	b.n	800a2c6 <NVIC_EncodePriority+0x32>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a2cc:	69bb      	ldr	r3, [r7, #24]
 800a2ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d2:	43da      	mvns	r2, r3
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	401a      	ands	r2, r3
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a2dc:	f04f 31ff 	mov.w	r1, #4294967295
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2e6:	43d9      	mvns	r1, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a2ec:	4313      	orrs	r3, r2
         );
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3724      	adds	r7, #36	@ 0x24
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr
	...

0800a2fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	3b01      	subs	r3, #1
 800a308:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a30c:	d301      	bcc.n	800a312 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a30e:	2301      	movs	r3, #1
 800a310:	e00f      	b.n	800a332 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a312:	4a0a      	ldr	r2, [pc, #40]	@ (800a33c <SysTick_Config+0x40>)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	3b01      	subs	r3, #1
 800a318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a31a:	210f      	movs	r1, #15
 800a31c:	f04f 30ff 	mov.w	r0, #4294967295
 800a320:	f7ff ff8e 	bl	800a240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a324:	4b05      	ldr	r3, [pc, #20]	@ (800a33c <SysTick_Config+0x40>)
 800a326:	2200      	movs	r2, #0
 800a328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a32a:	4b04      	ldr	r3, [pc, #16]	@ (800a33c <SysTick_Config+0x40>)
 800a32c:	2207      	movs	r2, #7
 800a32e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	e000e010 	.word	0xe000e010

0800a340 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7ff ff29 	bl	800a1a0 <__NVIC_SetPriorityGrouping>
}
 800a34e:	bf00      	nop
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b086      	sub	sp, #24
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	4603      	mov	r3, r0
 800a35e:	60b9      	str	r1, [r7, #8]
 800a360:	607a      	str	r2, [r7, #4]
 800a362:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a364:	f7ff ff40 	bl	800a1e8 <__NVIC_GetPriorityGrouping>
 800a368:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	68b9      	ldr	r1, [r7, #8]
 800a36e:	6978      	ldr	r0, [r7, #20]
 800a370:	f7ff ff90 	bl	800a294 <NVIC_EncodePriority>
 800a374:	4602      	mov	r2, r0
 800a376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a37a:	4611      	mov	r1, r2
 800a37c:	4618      	mov	r0, r3
 800a37e:	f7ff ff5f 	bl	800a240 <__NVIC_SetPriority>
}
 800a382:	bf00      	nop
 800a384:	3718      	adds	r7, #24
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b082      	sub	sp, #8
 800a38e:	af00      	add	r7, sp, #0
 800a390:	4603      	mov	r3, r0
 800a392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a398:	4618      	mov	r0, r3
 800a39a:	f7ff ff33 	bl	800a204 <__NVIC_EnableIRQ>
}
 800a39e:	bf00      	nop
 800a3a0:	3708      	adds	r7, #8
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}

0800a3a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a3a6:	b580      	push	{r7, lr}
 800a3a8:	b082      	sub	sp, #8
 800a3aa:	af00      	add	r7, sp, #0
 800a3ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f7ff ffa4 	bl	800a2fc <SysTick_Config>
 800a3b4:	4603      	mov	r3, r0
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}
	...

0800a3c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d101      	bne.n	800a3d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e08d      	b.n	800a4ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	4b47      	ldr	r3, [pc, #284]	@ (800a4f8 <HAL_DMA_Init+0x138>)
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d80f      	bhi.n	800a3fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	4b45      	ldr	r3, [pc, #276]	@ (800a4fc <HAL_DMA_Init+0x13c>)
 800a3e6:	4413      	add	r3, r2
 800a3e8:	4a45      	ldr	r2, [pc, #276]	@ (800a500 <HAL_DMA_Init+0x140>)
 800a3ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ee:	091b      	lsrs	r3, r3, #4
 800a3f0:	009a      	lsls	r2, r3, #2
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	4a42      	ldr	r2, [pc, #264]	@ (800a504 <HAL_DMA_Init+0x144>)
 800a3fa:	641a      	str	r2, [r3, #64]	@ 0x40
 800a3fc:	e00e      	b.n	800a41c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	461a      	mov	r2, r3
 800a404:	4b40      	ldr	r3, [pc, #256]	@ (800a508 <HAL_DMA_Init+0x148>)
 800a406:	4413      	add	r3, r2
 800a408:	4a3d      	ldr	r2, [pc, #244]	@ (800a500 <HAL_DMA_Init+0x140>)
 800a40a:	fba2 2303 	umull	r2, r3, r2, r3
 800a40e:	091b      	lsrs	r3, r3, #4
 800a410:	009a      	lsls	r2, r3, #2
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a3c      	ldr	r2, [pc, #240]	@ (800a50c <HAL_DMA_Init+0x14c>)
 800a41a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2202      	movs	r2, #2
 800a420:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a436:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a440:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	691b      	ldr	r3, [r3, #16]
 800a446:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a44c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a458:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a1b      	ldr	r3, [r3, #32]
 800a45e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	4313      	orrs	r3, r2
 800a464:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f000 fa76 	bl	800a960 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a47c:	d102      	bne.n	800a484 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2200      	movs	r2, #0
 800a482:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a48c:	b2d2      	uxtb	r2, r2
 800a48e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a498:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d010      	beq.n	800a4c4 <HAL_DMA_Init+0x104>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	2b04      	cmp	r3, #4
 800a4a8:	d80c      	bhi.n	800a4c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 fa96 	bl	800a9dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a4c0:	605a      	str	r2, [r3, #4]
 800a4c2:	e008      	b.n	800a4d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3710      	adds	r7, #16
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
 800a4f6:	bf00      	nop
 800a4f8:	40020407 	.word	0x40020407
 800a4fc:	bffdfff8 	.word	0xbffdfff8
 800a500:	cccccccd 	.word	0xcccccccd
 800a504:	40020000 	.word	0x40020000
 800a508:	bffdfbf8 	.word	0xbffdfbf8
 800a50c:	40020400 	.word	0x40020400

0800a510 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a51e:	2300      	movs	r3, #0
 800a520:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d101      	bne.n	800a530 <HAL_DMA_Start_IT+0x20>
 800a52c:	2302      	movs	r3, #2
 800a52e:	e066      	b.n	800a5fe <HAL_DMA_Start_IT+0xee>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	2b01      	cmp	r3, #1
 800a542:	d155      	bne.n	800a5f0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2202      	movs	r2, #2
 800a548:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2200      	movs	r2, #0
 800a550:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f022 0201 	bic.w	r2, r2, #1
 800a560:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	68b9      	ldr	r1, [r7, #8]
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f000 f9bb 	bl	800a8e4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a572:	2b00      	cmp	r3, #0
 800a574:	d008      	beq.n	800a588 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f042 020e 	orr.w	r2, r2, #14
 800a584:	601a      	str	r2, [r3, #0]
 800a586:	e00f      	b.n	800a5a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f022 0204 	bic.w	r2, r2, #4
 800a596:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f042 020a 	orr.w	r2, r2, #10
 800a5a6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d007      	beq.n	800a5c6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5c4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d007      	beq.n	800a5de <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5dc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681a      	ldr	r2, [r3, #0]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f042 0201 	orr.w	r2, r2, #1
 800a5ec:	601a      	str	r2, [r3, #0]
 800a5ee:	e005      	b.n	800a5fc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a5fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}

0800a606 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a606:	b480      	push	{r7}
 800a608:	b085      	sub	sp, #20
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a60e:	2300      	movs	r3, #0
 800a610:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d005      	beq.n	800a62a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2204      	movs	r2, #4
 800a622:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a624:	2301      	movs	r3, #1
 800a626:	73fb      	strb	r3, [r7, #15]
 800a628:	e037      	b.n	800a69a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f022 020e 	bic.w	r2, r2, #14
 800a638:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a644:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a648:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 0201 	bic.w	r2, r2, #1
 800a658:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a65e:	f003 021f 	and.w	r2, r3, #31
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a666:	2101      	movs	r1, #1
 800a668:	fa01 f202 	lsl.w	r2, r1, r2
 800a66c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a676:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00c      	beq.n	800a69a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a68a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a68e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a698:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	2b02      	cmp	r3, #2
 800a6ce:	d00d      	beq.n	800a6ec <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2204      	movs	r2, #4
 800a6d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2201      	movs	r2, #1
 800a6da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	73fb      	strb	r3, [r7, #15]
 800a6ea:	e047      	b.n	800a77c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f022 020e 	bic.w	r2, r2, #14
 800a6fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f022 0201 	bic.w	r2, r2, #1
 800a70a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a710:	681a      	ldr	r2, [r3, #0]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a716:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a71a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a720:	f003 021f 	and.w	r2, r3, #31
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a728:	2101      	movs	r1, #1
 800a72a:	fa01 f202 	lsl.w	r2, r1, r2
 800a72e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a738:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d00c      	beq.n	800a75c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a746:	681a      	ldr	r2, [r3, #0]
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a74c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a750:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a75a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2201      	movs	r2, #1
 800a760:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2200      	movs	r2, #0
 800a768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a770:	2b00      	cmp	r3, #0
 800a772:	d003      	beq.n	800a77c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	4798      	blx	r3
    }
  }
  return status;
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b084      	sub	sp, #16
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7a2:	f003 031f 	and.w	r3, r3, #31
 800a7a6:	2204      	movs	r2, #4
 800a7a8:	409a      	lsls	r2, r3
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d026      	beq.n	800a800 <HAL_DMA_IRQHandler+0x7a>
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	f003 0304 	and.w	r3, r3, #4
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d021      	beq.n	800a800 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f003 0320 	and.w	r3, r3, #32
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d107      	bne.n	800a7da <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f022 0204 	bic.w	r2, r2, #4
 800a7d8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7de:	f003 021f 	and.w	r2, r3, #31
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7e6:	2104      	movs	r1, #4
 800a7e8:	fa01 f202 	lsl.w	r2, r1, r2
 800a7ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d071      	beq.n	800a8da <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a7fe:	e06c      	b.n	800a8da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a804:	f003 031f 	and.w	r3, r3, #31
 800a808:	2202      	movs	r2, #2
 800a80a:	409a      	lsls	r2, r3
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	4013      	ands	r3, r2
 800a810:	2b00      	cmp	r3, #0
 800a812:	d02e      	beq.n	800a872 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	f003 0302 	and.w	r3, r3, #2
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d029      	beq.n	800a872 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 0320 	and.w	r3, r3, #32
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d10b      	bne.n	800a844 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f022 020a 	bic.w	r2, r2, #10
 800a83a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a848:	f003 021f 	and.w	r2, r3, #31
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a850:	2102      	movs	r1, #2
 800a852:	fa01 f202 	lsl.w	r2, r1, r2
 800a856:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a864:	2b00      	cmp	r3, #0
 800a866:	d038      	beq.n	800a8da <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a870:	e033      	b.n	800a8da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a876:	f003 031f 	and.w	r3, r3, #31
 800a87a:	2208      	movs	r2, #8
 800a87c:	409a      	lsls	r2, r3
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	4013      	ands	r3, r2
 800a882:	2b00      	cmp	r3, #0
 800a884:	d02a      	beq.n	800a8dc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	f003 0308 	and.w	r3, r3, #8
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d025      	beq.n	800a8dc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f022 020e 	bic.w	r2, r2, #14
 800a89e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8a4:	f003 021f 	and.w	r2, r3, #31
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ac:	2101      	movs	r1, #1
 800a8ae:	fa01 f202 	lsl.w	r2, r1, r2
 800a8b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d004      	beq.n	800a8dc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a8da:	bf00      	nop
 800a8dc:	bf00      	nop
}
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	60b9      	str	r1, [r7, #8]
 800a8ee:	607a      	str	r2, [r7, #4]
 800a8f0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8f6:	68fa      	ldr	r2, [r7, #12]
 800a8f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a8fa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a900:	2b00      	cmp	r3, #0
 800a902:	d004      	beq.n	800a90e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a908:	68fa      	ldr	r2, [r7, #12]
 800a90a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a90c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a912:	f003 021f 	and.w	r2, r3, #31
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a91a:	2101      	movs	r1, #1
 800a91c:	fa01 f202 	lsl.w	r2, r1, r2
 800a920:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	689b      	ldr	r3, [r3, #8]
 800a92e:	2b10      	cmp	r3, #16
 800a930:	d108      	bne.n	800a944 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68ba      	ldr	r2, [r7, #8]
 800a940:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a942:	e007      	b.n	800a954 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	60da      	str	r2, [r3, #12]
}
 800a954:	bf00      	nop
 800a956:	3714      	adds	r7, #20
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a960:	b480      	push	{r7}
 800a962:	b087      	sub	sp, #28
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	461a      	mov	r2, r3
 800a96e:	4b16      	ldr	r3, [pc, #88]	@ (800a9c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a970:	429a      	cmp	r2, r3
 800a972:	d802      	bhi.n	800a97a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a974:	4b15      	ldr	r3, [pc, #84]	@ (800a9cc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a976:	617b      	str	r3, [r7, #20]
 800a978:	e001      	b.n	800a97e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a97a:	4b15      	ldr	r3, [pc, #84]	@ (800a9d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a97c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	b2db      	uxtb	r3, r3
 800a988:	3b08      	subs	r3, #8
 800a98a:	4a12      	ldr	r2, [pc, #72]	@ (800a9d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a98c:	fba2 2303 	umull	r2, r3, r2, r3
 800a990:	091b      	lsrs	r3, r3, #4
 800a992:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a998:	089b      	lsrs	r3, r3, #2
 800a99a:	009a      	lsls	r2, r3, #2
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	4413      	add	r3, r2
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	4a0b      	ldr	r2, [pc, #44]	@ (800a9d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a9aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f003 031f 	and.w	r3, r3, #31
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	409a      	lsls	r2, r3
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a9ba:	bf00      	nop
 800a9bc:	371c      	adds	r7, #28
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop
 800a9c8:	40020407 	.word	0x40020407
 800a9cc:	40020800 	.word	0x40020800
 800a9d0:	40020820 	.word	0x40020820
 800a9d4:	cccccccd 	.word	0xcccccccd
 800a9d8:	40020880 	.word	0x40020880

0800a9dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b085      	sub	sp, #20
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	685b      	ldr	r3, [r3, #4]
 800a9e8:	b2db      	uxtb	r3, r3
 800a9ea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a9ec:	68fa      	ldr	r2, [r7, #12]
 800a9ee:	4b0b      	ldr	r3, [pc, #44]	@ (800aa1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a9f0:	4413      	add	r3, r2
 800a9f2:	009b      	lsls	r3, r3, #2
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	4a08      	ldr	r2, [pc, #32]	@ (800aa20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a9fe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3b01      	subs	r3, #1
 800aa04:	f003 031f 	and.w	r3, r3, #31
 800aa08:	2201      	movs	r2, #1
 800aa0a:	409a      	lsls	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800aa10:	bf00      	nop
 800aa12:	3714      	adds	r7, #20
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr
 800aa1c:	1000823f 	.word	0x1000823f
 800aa20:	40020940 	.word	0x40020940

0800aa24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800aa32:	e15a      	b.n	800acea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	2101      	movs	r1, #1
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	fa01 f303 	lsl.w	r3, r1, r3
 800aa40:	4013      	ands	r3, r2
 800aa42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	f000 814c 	beq.w	800ace4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	f003 0303 	and.w	r3, r3, #3
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	d005      	beq.n	800aa64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aa60:	2b02      	cmp	r3, #2
 800aa62:	d130      	bne.n	800aac6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	005b      	lsls	r3, r3, #1
 800aa6e:	2203      	movs	r2, #3
 800aa70:	fa02 f303 	lsl.w	r3, r2, r3
 800aa74:	43db      	mvns	r3, r3
 800aa76:	693a      	ldr	r2, [r7, #16]
 800aa78:	4013      	ands	r3, r2
 800aa7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	68da      	ldr	r2, [r3, #12]
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	005b      	lsls	r3, r3, #1
 800aa84:	fa02 f303 	lsl.w	r3, r2, r3
 800aa88:	693a      	ldr	r2, [r7, #16]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	fa02 f303 	lsl.w	r3, r2, r3
 800aaa2:	43db      	mvns	r3, r3
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	091b      	lsrs	r3, r3, #4
 800aab0:	f003 0201 	and.w	r2, r3, #1
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaba:	693a      	ldr	r2, [r7, #16]
 800aabc:	4313      	orrs	r3, r2
 800aabe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	693a      	ldr	r2, [r7, #16]
 800aac4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	685b      	ldr	r3, [r3, #4]
 800aaca:	f003 0303 	and.w	r3, r3, #3
 800aace:	2b03      	cmp	r3, #3
 800aad0:	d017      	beq.n	800ab02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800aad8:	697b      	ldr	r3, [r7, #20]
 800aada:	005b      	lsls	r3, r3, #1
 800aadc:	2203      	movs	r2, #3
 800aade:	fa02 f303 	lsl.w	r3, r2, r3
 800aae2:	43db      	mvns	r3, r3
 800aae4:	693a      	ldr	r2, [r7, #16]
 800aae6:	4013      	ands	r3, r2
 800aae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	689a      	ldr	r2, [r3, #8]
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	005b      	lsls	r3, r3, #1
 800aaf2:	fa02 f303 	lsl.w	r3, r2, r3
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	693a      	ldr	r2, [r7, #16]
 800ab00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	f003 0303 	and.w	r3, r3, #3
 800ab0a:	2b02      	cmp	r3, #2
 800ab0c:	d123      	bne.n	800ab56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	08da      	lsrs	r2, r3, #3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	3208      	adds	r2, #8
 800ab16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	f003 0307 	and.w	r3, r3, #7
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	220f      	movs	r2, #15
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	43db      	mvns	r3, r3
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	4013      	ands	r3, r2
 800ab30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	691a      	ldr	r2, [r3, #16]
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	f003 0307 	and.w	r3, r3, #7
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab42:	693a      	ldr	r2, [r7, #16]
 800ab44:	4313      	orrs	r3, r2
 800ab46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	08da      	lsrs	r2, r3, #3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	3208      	adds	r2, #8
 800ab50:	6939      	ldr	r1, [r7, #16]
 800ab52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	005b      	lsls	r3, r3, #1
 800ab60:	2203      	movs	r2, #3
 800ab62:	fa02 f303 	lsl.w	r3, r2, r3
 800ab66:	43db      	mvns	r3, r3
 800ab68:	693a      	ldr	r2, [r7, #16]
 800ab6a:	4013      	ands	r3, r2
 800ab6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	f003 0203 	and.w	r2, r3, #3
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	005b      	lsls	r3, r3, #1
 800ab7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab7e:	693a      	ldr	r2, [r7, #16]
 800ab80:	4313      	orrs	r3, r2
 800ab82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	693a      	ldr	r2, [r7, #16]
 800ab88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	f000 80a6 	beq.w	800ace4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ab98:	4b5b      	ldr	r3, [pc, #364]	@ (800ad08 <HAL_GPIO_Init+0x2e4>)
 800ab9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab9c:	4a5a      	ldr	r2, [pc, #360]	@ (800ad08 <HAL_GPIO_Init+0x2e4>)
 800ab9e:	f043 0301 	orr.w	r3, r3, #1
 800aba2:	6613      	str	r3, [r2, #96]	@ 0x60
 800aba4:	4b58      	ldr	r3, [pc, #352]	@ (800ad08 <HAL_GPIO_Init+0x2e4>)
 800aba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aba8:	f003 0301 	and.w	r3, r3, #1
 800abac:	60bb      	str	r3, [r7, #8]
 800abae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800abb0:	4a56      	ldr	r2, [pc, #344]	@ (800ad0c <HAL_GPIO_Init+0x2e8>)
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	089b      	lsrs	r3, r3, #2
 800abb6:	3302      	adds	r3, #2
 800abb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	f003 0303 	and.w	r3, r3, #3
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	220f      	movs	r2, #15
 800abc8:	fa02 f303 	lsl.w	r3, r2, r3
 800abcc:	43db      	mvns	r3, r3
 800abce:	693a      	ldr	r2, [r7, #16]
 800abd0:	4013      	ands	r3, r2
 800abd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800abda:	d01f      	beq.n	800ac1c <HAL_GPIO_Init+0x1f8>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a4c      	ldr	r2, [pc, #304]	@ (800ad10 <HAL_GPIO_Init+0x2ec>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d019      	beq.n	800ac18 <HAL_GPIO_Init+0x1f4>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a4b      	ldr	r2, [pc, #300]	@ (800ad14 <HAL_GPIO_Init+0x2f0>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d013      	beq.n	800ac14 <HAL_GPIO_Init+0x1f0>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a4a      	ldr	r2, [pc, #296]	@ (800ad18 <HAL_GPIO_Init+0x2f4>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d00d      	beq.n	800ac10 <HAL_GPIO_Init+0x1ec>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4a49      	ldr	r2, [pc, #292]	@ (800ad1c <HAL_GPIO_Init+0x2f8>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d007      	beq.n	800ac0c <HAL_GPIO_Init+0x1e8>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	4a48      	ldr	r2, [pc, #288]	@ (800ad20 <HAL_GPIO_Init+0x2fc>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d101      	bne.n	800ac08 <HAL_GPIO_Init+0x1e4>
 800ac04:	2305      	movs	r3, #5
 800ac06:	e00a      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac08:	2306      	movs	r3, #6
 800ac0a:	e008      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac0c:	2304      	movs	r3, #4
 800ac0e:	e006      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac10:	2303      	movs	r3, #3
 800ac12:	e004      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac14:	2302      	movs	r3, #2
 800ac16:	e002      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e000      	b.n	800ac1e <HAL_GPIO_Init+0x1fa>
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	697a      	ldr	r2, [r7, #20]
 800ac20:	f002 0203 	and.w	r2, r2, #3
 800ac24:	0092      	lsls	r2, r2, #2
 800ac26:	4093      	lsls	r3, r2
 800ac28:	693a      	ldr	r2, [r7, #16]
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ac2e:	4937      	ldr	r1, [pc, #220]	@ (800ad0c <HAL_GPIO_Init+0x2e8>)
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	089b      	lsrs	r3, r3, #2
 800ac34:	3302      	adds	r3, #2
 800ac36:	693a      	ldr	r2, [r7, #16]
 800ac38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ac3c:	4b39      	ldr	r3, [pc, #228]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	43db      	mvns	r3, r3
 800ac46:	693a      	ldr	r2, [r7, #16]
 800ac48:	4013      	ands	r3, r2
 800ac4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ac58:	693a      	ldr	r2, [r7, #16]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ac60:	4a30      	ldr	r2, [pc, #192]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ac66:	4b2f      	ldr	r3, [pc, #188]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	43db      	mvns	r3, r3
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	4013      	ands	r3, r2
 800ac74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d003      	beq.n	800ac8a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ac82:	693a      	ldr	r2, [r7, #16]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	4313      	orrs	r3, r2
 800ac88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ac8a:	4a26      	ldr	r2, [pc, #152]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ac90:	4b24      	ldr	r3, [pc, #144]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	43db      	mvns	r3, r3
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d003      	beq.n	800acb4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800acac:	693a      	ldr	r2, [r7, #16]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	4313      	orrs	r3, r2
 800acb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800acb4:	4a1b      	ldr	r2, [pc, #108]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800acba:	4b1a      	ldr	r3, [pc, #104]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	43db      	mvns	r3, r3
 800acc4:	693a      	ldr	r2, [r7, #16]
 800acc6:	4013      	ands	r3, r2
 800acc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d003      	beq.n	800acde <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800acd6:	693a      	ldr	r2, [r7, #16]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	4313      	orrs	r3, r2
 800acdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800acde:	4a11      	ldr	r2, [pc, #68]	@ (800ad24 <HAL_GPIO_Init+0x300>)
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	3301      	adds	r3, #1
 800ace8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	fa22 f303 	lsr.w	r3, r2, r3
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f47f ae9d 	bne.w	800aa34 <HAL_GPIO_Init+0x10>
  }
}
 800acfa:	bf00      	nop
 800acfc:	bf00      	nop
 800acfe:	371c      	adds	r7, #28
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr
 800ad08:	40021000 	.word	0x40021000
 800ad0c:	40010000 	.word	0x40010000
 800ad10:	48000400 	.word	0x48000400
 800ad14:	48000800 	.word	0x48000800
 800ad18:	48000c00 	.word	0x48000c00
 800ad1c:	48001000 	.word	0x48001000
 800ad20:	48001400 	.word	0x48001400
 800ad24:	40010400 	.word	0x40010400

0800ad28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	460b      	mov	r3, r1
 800ad32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	691a      	ldr	r2, [r3, #16]
 800ad38:	887b      	ldrh	r3, [r7, #2]
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d002      	beq.n	800ad46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ad40:	2301      	movs	r3, #1
 800ad42:	73fb      	strb	r3, [r7, #15]
 800ad44:	e001      	b.n	800ad4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ad46:	2300      	movs	r3, #0
 800ad48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ad4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b083      	sub	sp, #12
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	460b      	mov	r3, r1
 800ad62:	807b      	strh	r3, [r7, #2]
 800ad64:	4613      	mov	r3, r2
 800ad66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ad68:	787b      	ldrb	r3, [r7, #1]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d003      	beq.n	800ad76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ad6e:	887a      	ldrh	r2, [r7, #2]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ad74:	e002      	b.n	800ad7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ad76:	887a      	ldrh	r2, [r7, #2]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ad7c:	bf00      	nop
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b082      	sub	sp, #8
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	4603      	mov	r3, r0
 800ad90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800ad92:	4b08      	ldr	r3, [pc, #32]	@ (800adb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ad94:	695a      	ldr	r2, [r3, #20]
 800ad96:	88fb      	ldrh	r3, [r7, #6]
 800ad98:	4013      	ands	r3, r2
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d006      	beq.n	800adac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ad9e:	4a05      	ldr	r2, [pc, #20]	@ (800adb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ada0:	88fb      	ldrh	r3, [r7, #6]
 800ada2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ada4:	88fb      	ldrh	r3, [r7, #6]
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7fb ff34 	bl	8006c14 <HAL_GPIO_EXTI_Callback>
  }
}
 800adac:	bf00      	nop
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	40010400 	.word	0x40010400

0800adb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d141      	bne.n	800ae4a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800adc6:	4b4b      	ldr	r3, [pc, #300]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800adce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800add2:	d131      	bne.n	800ae38 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800add4:	4b47      	ldr	r3, [pc, #284]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800add6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adda:	4a46      	ldr	r2, [pc, #280]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800addc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ade0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ade4:	4b43      	ldr	r3, [pc, #268]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800adec:	4a41      	ldr	r2, [pc, #260]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800adf2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800adf4:	4b40      	ldr	r3, [pc, #256]	@ (800aef8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2232      	movs	r2, #50	@ 0x32
 800adfa:	fb02 f303 	mul.w	r3, r2, r3
 800adfe:	4a3f      	ldr	r2, [pc, #252]	@ (800aefc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ae00:	fba2 2303 	umull	r2, r3, r2, r3
 800ae04:	0c9b      	lsrs	r3, r3, #18
 800ae06:	3301      	adds	r3, #1
 800ae08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae0a:	e002      	b.n	800ae12 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae12:	4b38      	ldr	r3, [pc, #224]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae14:	695b      	ldr	r3, [r3, #20]
 800ae16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae1e:	d102      	bne.n	800ae26 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1f2      	bne.n	800ae0c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ae26:	4b33      	ldr	r3, [pc, #204]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae28:	695b      	ldr	r3, [r3, #20]
 800ae2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae32:	d158      	bne.n	800aee6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ae34:	2303      	movs	r3, #3
 800ae36:	e057      	b.n	800aee8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae38:	4b2e      	ldr	r3, [pc, #184]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3e:	4a2d      	ldr	r2, [pc, #180]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ae48:	e04d      	b.n	800aee6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae50:	d141      	bne.n	800aed6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ae52:	4b28      	ldr	r3, [pc, #160]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ae5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae5e:	d131      	bne.n	800aec4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae60:	4b24      	ldr	r3, [pc, #144]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae66:	4a23      	ldr	r2, [pc, #140]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae70:	4b20      	ldr	r3, [pc, #128]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ae78:	4a1e      	ldr	r2, [pc, #120]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ae7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ae80:	4b1d      	ldr	r3, [pc, #116]	@ (800aef8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	2232      	movs	r2, #50	@ 0x32
 800ae86:	fb02 f303 	mul.w	r3, r2, r3
 800ae8a:	4a1c      	ldr	r2, [pc, #112]	@ (800aefc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ae8c:	fba2 2303 	umull	r2, r3, r2, r3
 800ae90:	0c9b      	lsrs	r3, r3, #18
 800ae92:	3301      	adds	r3, #1
 800ae94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae96:	e002      	b.n	800ae9e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	3b01      	subs	r3, #1
 800ae9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae9e:	4b15      	ldr	r3, [pc, #84]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aea0:	695b      	ldr	r3, [r3, #20]
 800aea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aeaa:	d102      	bne.n	800aeb2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d1f2      	bne.n	800ae98 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800aeb2:	4b10      	ldr	r3, [pc, #64]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aeb4:	695b      	ldr	r3, [r3, #20]
 800aeb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aeba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aebe:	d112      	bne.n	800aee6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800aec0:	2303      	movs	r3, #3
 800aec2:	e011      	b.n	800aee8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800aec4:	4b0b      	ldr	r3, [pc, #44]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeca:	4a0a      	ldr	r2, [pc, #40]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aed0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800aed4:	e007      	b.n	800aee6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800aed6:	4b07      	ldr	r3, [pc, #28]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800aede:	4a05      	ldr	r2, [pc, #20]	@ (800aef4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aee0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800aee4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aee6:	2300      	movs	r3, #0
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3714      	adds	r7, #20
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr
 800aef4:	40007000 	.word	0x40007000
 800aef8:	20000130 	.word	0x20000130
 800aefc:	431bde83 	.word	0x431bde83

0800af00 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800af00:	b480      	push	{r7}
 800af02:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800af04:	4b05      	ldr	r3, [pc, #20]	@ (800af1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	4a04      	ldr	r2, [pc, #16]	@ (800af1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800af0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800af0e:	6093      	str	r3, [r2, #8]
}
 800af10:	bf00      	nop
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	40007000 	.word	0x40007000

0800af20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b088      	sub	sp, #32
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d101      	bne.n	800af32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800af2e:	2301      	movs	r3, #1
 800af30:	e2fe      	b.n	800b530 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d075      	beq.n	800b02a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af3e:	4b97      	ldr	r3, [pc, #604]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	f003 030c 	and.w	r3, r3, #12
 800af46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800af48:	4b94      	ldr	r3, [pc, #592]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800af4a:	68db      	ldr	r3, [r3, #12]
 800af4c:	f003 0303 	and.w	r3, r3, #3
 800af50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	2b0c      	cmp	r3, #12
 800af56:	d102      	bne.n	800af5e <HAL_RCC_OscConfig+0x3e>
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	2b03      	cmp	r3, #3
 800af5c:	d002      	beq.n	800af64 <HAL_RCC_OscConfig+0x44>
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	2b08      	cmp	r3, #8
 800af62:	d10b      	bne.n	800af7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af64:	4b8d      	ldr	r3, [pc, #564]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d05b      	beq.n	800b028 <HAL_RCC_OscConfig+0x108>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d157      	bne.n	800b028 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800af78:	2301      	movs	r3, #1
 800af7a:	e2d9      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af84:	d106      	bne.n	800af94 <HAL_RCC_OscConfig+0x74>
 800af86:	4b85      	ldr	r3, [pc, #532]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a84      	ldr	r2, [pc, #528]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800af8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af90:	6013      	str	r3, [r2, #0]
 800af92:	e01d      	b.n	800afd0 <HAL_RCC_OscConfig+0xb0>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af9c:	d10c      	bne.n	800afb8 <HAL_RCC_OscConfig+0x98>
 800af9e:	4b7f      	ldr	r3, [pc, #508]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a7e      	ldr	r2, [pc, #504]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800afa8:	6013      	str	r3, [r2, #0]
 800afaa:	4b7c      	ldr	r3, [pc, #496]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a7b      	ldr	r2, [pc, #492]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afb4:	6013      	str	r3, [r2, #0]
 800afb6:	e00b      	b.n	800afd0 <HAL_RCC_OscConfig+0xb0>
 800afb8:	4b78      	ldr	r3, [pc, #480]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a77      	ldr	r2, [pc, #476]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afc2:	6013      	str	r3, [r2, #0]
 800afc4:	4b75      	ldr	r3, [pc, #468]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a74      	ldr	r2, [pc, #464]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800afca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800afce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	685b      	ldr	r3, [r3, #4]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d013      	beq.n	800b000 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afd8:	f7fd fc5e 	bl	8008898 <HAL_GetTick>
 800afdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800afde:	e008      	b.n	800aff2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800afe0:	f7fd fc5a 	bl	8008898 <HAL_GetTick>
 800afe4:	4602      	mov	r2, r0
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	1ad3      	subs	r3, r2, r3
 800afea:	2b64      	cmp	r3, #100	@ 0x64
 800afec:	d901      	bls.n	800aff2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800afee:	2303      	movs	r3, #3
 800aff0:	e29e      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aff2:	4b6a      	ldr	r3, [pc, #424]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800affa:	2b00      	cmp	r3, #0
 800affc:	d0f0      	beq.n	800afe0 <HAL_RCC_OscConfig+0xc0>
 800affe:	e014      	b.n	800b02a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b000:	f7fd fc4a 	bl	8008898 <HAL_GetTick>
 800b004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b006:	e008      	b.n	800b01a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b008:	f7fd fc46 	bl	8008898 <HAL_GetTick>
 800b00c:	4602      	mov	r2, r0
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	2b64      	cmp	r3, #100	@ 0x64
 800b014:	d901      	bls.n	800b01a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e28a      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b01a:	4b60      	ldr	r3, [pc, #384]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b022:	2b00      	cmp	r3, #0
 800b024:	d1f0      	bne.n	800b008 <HAL_RCC_OscConfig+0xe8>
 800b026:	e000      	b.n	800b02a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 0302 	and.w	r3, r3, #2
 800b032:	2b00      	cmp	r3, #0
 800b034:	d075      	beq.n	800b122 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b036:	4b59      	ldr	r3, [pc, #356]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	f003 030c 	and.w	r3, r3, #12
 800b03e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b040:	4b56      	ldr	r3, [pc, #344]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	f003 0303 	and.w	r3, r3, #3
 800b048:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b04a:	69bb      	ldr	r3, [r7, #24]
 800b04c:	2b0c      	cmp	r3, #12
 800b04e:	d102      	bne.n	800b056 <HAL_RCC_OscConfig+0x136>
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	2b02      	cmp	r3, #2
 800b054:	d002      	beq.n	800b05c <HAL_RCC_OscConfig+0x13c>
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	2b04      	cmp	r3, #4
 800b05a:	d11f      	bne.n	800b09c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b05c:	4b4f      	ldr	r3, [pc, #316]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b064:	2b00      	cmp	r3, #0
 800b066:	d005      	beq.n	800b074 <HAL_RCC_OscConfig+0x154>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	68db      	ldr	r3, [r3, #12]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d101      	bne.n	800b074 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	e25d      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b074:	4b49      	ldr	r3, [pc, #292]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	691b      	ldr	r3, [r3, #16]
 800b080:	061b      	lsls	r3, r3, #24
 800b082:	4946      	ldr	r1, [pc, #280]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b084:	4313      	orrs	r3, r2
 800b086:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b088:	4b45      	ldr	r3, [pc, #276]	@ (800b1a0 <HAL_RCC_OscConfig+0x280>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4618      	mov	r0, r3
 800b08e:	f7fd fbb7 	bl	8008800 <HAL_InitTick>
 800b092:	4603      	mov	r3, r0
 800b094:	2b00      	cmp	r3, #0
 800b096:	d043      	beq.n	800b120 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e249      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	68db      	ldr	r3, [r3, #12]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d023      	beq.n	800b0ec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b0a4:	4b3d      	ldr	r3, [pc, #244]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a3c      	ldr	r2, [pc, #240]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b0ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0b0:	f7fd fbf2 	bl	8008898 <HAL_GetTick>
 800b0b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b0b6:	e008      	b.n	800b0ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b0b8:	f7fd fbee 	bl	8008898 <HAL_GetTick>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	1ad3      	subs	r3, r2, r3
 800b0c2:	2b02      	cmp	r3, #2
 800b0c4:	d901      	bls.n	800b0ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b0c6:	2303      	movs	r3, #3
 800b0c8:	e232      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b0ca:	4b34      	ldr	r3, [pc, #208]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d0f0      	beq.n	800b0b8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0d6:	4b31      	ldr	r3, [pc, #196]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	691b      	ldr	r3, [r3, #16]
 800b0e2:	061b      	lsls	r3, r3, #24
 800b0e4:	492d      	ldr	r1, [pc, #180]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	604b      	str	r3, [r1, #4]
 800b0ea:	e01a      	b.n	800b122 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b0ec:	4b2b      	ldr	r3, [pc, #172]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4a2a      	ldr	r2, [pc, #168]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b0f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b0f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0f8:	f7fd fbce 	bl	8008898 <HAL_GetTick>
 800b0fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b0fe:	e008      	b.n	800b112 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b100:	f7fd fbca 	bl	8008898 <HAL_GetTick>
 800b104:	4602      	mov	r2, r0
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	1ad3      	subs	r3, r2, r3
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	d901      	bls.n	800b112 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b10e:	2303      	movs	r3, #3
 800b110:	e20e      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b112:	4b22      	ldr	r3, [pc, #136]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d1f0      	bne.n	800b100 <HAL_RCC_OscConfig+0x1e0>
 800b11e:	e000      	b.n	800b122 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b120:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f003 0308 	and.w	r3, r3, #8
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d041      	beq.n	800b1b2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	695b      	ldr	r3, [r3, #20]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d01c      	beq.n	800b170 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b136:	4b19      	ldr	r3, [pc, #100]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b138:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b13c:	4a17      	ldr	r2, [pc, #92]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b13e:	f043 0301 	orr.w	r3, r3, #1
 800b142:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b146:	f7fd fba7 	bl	8008898 <HAL_GetTick>
 800b14a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b14c:	e008      	b.n	800b160 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b14e:	f7fd fba3 	bl	8008898 <HAL_GetTick>
 800b152:	4602      	mov	r2, r0
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	1ad3      	subs	r3, r2, r3
 800b158:	2b02      	cmp	r3, #2
 800b15a:	d901      	bls.n	800b160 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b15c:	2303      	movs	r3, #3
 800b15e:	e1e7      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b160:	4b0e      	ldr	r3, [pc, #56]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b166:	f003 0302 	and.w	r3, r3, #2
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d0ef      	beq.n	800b14e <HAL_RCC_OscConfig+0x22e>
 800b16e:	e020      	b.n	800b1b2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b170:	4b0a      	ldr	r3, [pc, #40]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b176:	4a09      	ldr	r2, [pc, #36]	@ (800b19c <HAL_RCC_OscConfig+0x27c>)
 800b178:	f023 0301 	bic.w	r3, r3, #1
 800b17c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b180:	f7fd fb8a 	bl	8008898 <HAL_GetTick>
 800b184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b186:	e00d      	b.n	800b1a4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b188:	f7fd fb86 	bl	8008898 <HAL_GetTick>
 800b18c:	4602      	mov	r2, r0
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	1ad3      	subs	r3, r2, r3
 800b192:	2b02      	cmp	r3, #2
 800b194:	d906      	bls.n	800b1a4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	e1ca      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
 800b19a:	bf00      	nop
 800b19c:	40021000 	.word	0x40021000
 800b1a0:	20000134 	.word	0x20000134
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b1a4:	4b8c      	ldr	r3, [pc, #560]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b1a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d1ea      	bne.n	800b188 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f003 0304 	and.w	r3, r3, #4
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	f000 80a6 	beq.w	800b30c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b1c4:	4b84      	ldr	r3, [pc, #528]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b1c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d101      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x2b4>
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	e000      	b.n	800b1d6 <HAL_RCC_OscConfig+0x2b6>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00d      	beq.n	800b1f6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1da:	4b7f      	ldr	r3, [pc, #508]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1de:	4a7e      	ldr	r2, [pc, #504]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b1e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1e4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1e6:	4b7c      	ldr	r3, [pc, #496]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1ee:	60fb      	str	r3, [r7, #12]
 800b1f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1f6:	4b79      	ldr	r3, [pc, #484]	@ (800b3dc <HAL_RCC_OscConfig+0x4bc>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d118      	bne.n	800b234 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b202:	4b76      	ldr	r3, [pc, #472]	@ (800b3dc <HAL_RCC_OscConfig+0x4bc>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4a75      	ldr	r2, [pc, #468]	@ (800b3dc <HAL_RCC_OscConfig+0x4bc>)
 800b208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b20c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b20e:	f7fd fb43 	bl	8008898 <HAL_GetTick>
 800b212:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b214:	e008      	b.n	800b228 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b216:	f7fd fb3f 	bl	8008898 <HAL_GetTick>
 800b21a:	4602      	mov	r2, r0
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	2b02      	cmp	r3, #2
 800b222:	d901      	bls.n	800b228 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b224:	2303      	movs	r3, #3
 800b226:	e183      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b228:	4b6c      	ldr	r3, [pc, #432]	@ (800b3dc <HAL_RCC_OscConfig+0x4bc>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b230:	2b00      	cmp	r3, #0
 800b232:	d0f0      	beq.n	800b216 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d108      	bne.n	800b24e <HAL_RCC_OscConfig+0x32e>
 800b23c:	4b66      	ldr	r3, [pc, #408]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b23e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b242:	4a65      	ldr	r2, [pc, #404]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b244:	f043 0301 	orr.w	r3, r3, #1
 800b248:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b24c:	e024      	b.n	800b298 <HAL_RCC_OscConfig+0x378>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	689b      	ldr	r3, [r3, #8]
 800b252:	2b05      	cmp	r3, #5
 800b254:	d110      	bne.n	800b278 <HAL_RCC_OscConfig+0x358>
 800b256:	4b60      	ldr	r3, [pc, #384]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b25c:	4a5e      	ldr	r2, [pc, #376]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b25e:	f043 0304 	orr.w	r3, r3, #4
 800b262:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b266:	4b5c      	ldr	r3, [pc, #368]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b26c:	4a5a      	ldr	r2, [pc, #360]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b26e:	f043 0301 	orr.w	r3, r3, #1
 800b272:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b276:	e00f      	b.n	800b298 <HAL_RCC_OscConfig+0x378>
 800b278:	4b57      	ldr	r3, [pc, #348]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b27a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b27e:	4a56      	ldr	r2, [pc, #344]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b280:	f023 0301 	bic.w	r3, r3, #1
 800b284:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b288:	4b53      	ldr	r3, [pc, #332]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b28a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b28e:	4a52      	ldr	r2, [pc, #328]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b290:	f023 0304 	bic.w	r3, r3, #4
 800b294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d016      	beq.n	800b2ce <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2a0:	f7fd fafa 	bl	8008898 <HAL_GetTick>
 800b2a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2a6:	e00a      	b.n	800b2be <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b2a8:	f7fd faf6 	bl	8008898 <HAL_GetTick>
 800b2ac:	4602      	mov	r2, r0
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	1ad3      	subs	r3, r2, r3
 800b2b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d901      	bls.n	800b2be <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b2ba:	2303      	movs	r3, #3
 800b2bc:	e138      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2be:	4b46      	ldr	r3, [pc, #280]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b2c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2c4:	f003 0302 	and.w	r3, r3, #2
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d0ed      	beq.n	800b2a8 <HAL_RCC_OscConfig+0x388>
 800b2cc:	e015      	b.n	800b2fa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2ce:	f7fd fae3 	bl	8008898 <HAL_GetTick>
 800b2d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b2d4:	e00a      	b.n	800b2ec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b2d6:	f7fd fadf 	bl	8008898 <HAL_GetTick>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	1ad3      	subs	r3, r2, r3
 800b2e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d901      	bls.n	800b2ec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b2e8:	2303      	movs	r3, #3
 800b2ea:	e121      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b2ec:	4b3a      	ldr	r3, [pc, #232]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b2ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2f2:	f003 0302 	and.w	r3, r3, #2
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1ed      	bne.n	800b2d6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b2fa:	7ffb      	ldrb	r3, [r7, #31]
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d105      	bne.n	800b30c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b300:	4b35      	ldr	r3, [pc, #212]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b304:	4a34      	ldr	r2, [pc, #208]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b306:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b30a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f003 0320 	and.w	r3, r3, #32
 800b314:	2b00      	cmp	r3, #0
 800b316:	d03c      	beq.n	800b392 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	699b      	ldr	r3, [r3, #24]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d01c      	beq.n	800b35a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b320:	4b2d      	ldr	r3, [pc, #180]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b322:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b326:	4a2c      	ldr	r2, [pc, #176]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b328:	f043 0301 	orr.w	r3, r3, #1
 800b32c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b330:	f7fd fab2 	bl	8008898 <HAL_GetTick>
 800b334:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b336:	e008      	b.n	800b34a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b338:	f7fd faae 	bl	8008898 <HAL_GetTick>
 800b33c:	4602      	mov	r2, r0
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	1ad3      	subs	r3, r2, r3
 800b342:	2b02      	cmp	r3, #2
 800b344:	d901      	bls.n	800b34a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b346:	2303      	movs	r3, #3
 800b348:	e0f2      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b34a:	4b23      	ldr	r3, [pc, #140]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b34c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b350:	f003 0302 	and.w	r3, r3, #2
 800b354:	2b00      	cmp	r3, #0
 800b356:	d0ef      	beq.n	800b338 <HAL_RCC_OscConfig+0x418>
 800b358:	e01b      	b.n	800b392 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b35a:	4b1f      	ldr	r3, [pc, #124]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b35c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b360:	4a1d      	ldr	r2, [pc, #116]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b362:	f023 0301 	bic.w	r3, r3, #1
 800b366:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b36a:	f7fd fa95 	bl	8008898 <HAL_GetTick>
 800b36e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b370:	e008      	b.n	800b384 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b372:	f7fd fa91 	bl	8008898 <HAL_GetTick>
 800b376:	4602      	mov	r2, r0
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	1ad3      	subs	r3, r2, r3
 800b37c:	2b02      	cmp	r3, #2
 800b37e:	d901      	bls.n	800b384 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b380:	2303      	movs	r3, #3
 800b382:	e0d5      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b384:	4b14      	ldr	r3, [pc, #80]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b386:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b38a:	f003 0302 	and.w	r3, r3, #2
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1ef      	bne.n	800b372 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	69db      	ldr	r3, [r3, #28]
 800b396:	2b00      	cmp	r3, #0
 800b398:	f000 80c9 	beq.w	800b52e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b39c:	4b0e      	ldr	r3, [pc, #56]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b39e:	689b      	ldr	r3, [r3, #8]
 800b3a0:	f003 030c 	and.w	r3, r3, #12
 800b3a4:	2b0c      	cmp	r3, #12
 800b3a6:	f000 8083 	beq.w	800b4b0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	69db      	ldr	r3, [r3, #28]
 800b3ae:	2b02      	cmp	r3, #2
 800b3b0:	d15e      	bne.n	800b470 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3b2:	4b09      	ldr	r3, [pc, #36]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	4a08      	ldr	r2, [pc, #32]	@ (800b3d8 <HAL_RCC_OscConfig+0x4b8>)
 800b3b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3be:	f7fd fa6b 	bl	8008898 <HAL_GetTick>
 800b3c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3c4:	e00c      	b.n	800b3e0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3c6:	f7fd fa67 	bl	8008898 <HAL_GetTick>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	1ad3      	subs	r3, r2, r3
 800b3d0:	2b02      	cmp	r3, #2
 800b3d2:	d905      	bls.n	800b3e0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b3d4:	2303      	movs	r3, #3
 800b3d6:	e0ab      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
 800b3d8:	40021000 	.word	0x40021000
 800b3dc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3e0:	4b55      	ldr	r3, [pc, #340]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d1ec      	bne.n	800b3c6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b3ec:	4b52      	ldr	r3, [pc, #328]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	4b52      	ldr	r3, [pc, #328]	@ (800b53c <HAL_RCC_OscConfig+0x61c>)
 800b3f2:	4013      	ands	r3, r2
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	6a11      	ldr	r1, [r2, #32]
 800b3f8:	687a      	ldr	r2, [r7, #4]
 800b3fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b3fc:	3a01      	subs	r2, #1
 800b3fe:	0112      	lsls	r2, r2, #4
 800b400:	4311      	orrs	r1, r2
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b406:	0212      	lsls	r2, r2, #8
 800b408:	4311      	orrs	r1, r2
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b40e:	0852      	lsrs	r2, r2, #1
 800b410:	3a01      	subs	r2, #1
 800b412:	0552      	lsls	r2, r2, #21
 800b414:	4311      	orrs	r1, r2
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b41a:	0852      	lsrs	r2, r2, #1
 800b41c:	3a01      	subs	r2, #1
 800b41e:	0652      	lsls	r2, r2, #25
 800b420:	4311      	orrs	r1, r2
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b426:	06d2      	lsls	r2, r2, #27
 800b428:	430a      	orrs	r2, r1
 800b42a:	4943      	ldr	r1, [pc, #268]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b42c:	4313      	orrs	r3, r2
 800b42e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b430:	4b41      	ldr	r3, [pc, #260]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	4a40      	ldr	r2, [pc, #256]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b436:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b43a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b43c:	4b3e      	ldr	r3, [pc, #248]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b43e:	68db      	ldr	r3, [r3, #12]
 800b440:	4a3d      	ldr	r2, [pc, #244]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b442:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b446:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b448:	f7fd fa26 	bl	8008898 <HAL_GetTick>
 800b44c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b44e:	e008      	b.n	800b462 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b450:	f7fd fa22 	bl	8008898 <HAL_GetTick>
 800b454:	4602      	mov	r2, r0
 800b456:	693b      	ldr	r3, [r7, #16]
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	d901      	bls.n	800b462 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b45e:	2303      	movs	r3, #3
 800b460:	e066      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b462:	4b35      	ldr	r3, [pc, #212]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d0f0      	beq.n	800b450 <HAL_RCC_OscConfig+0x530>
 800b46e:	e05e      	b.n	800b52e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b470:	4b31      	ldr	r3, [pc, #196]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	4a30      	ldr	r2, [pc, #192]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b47a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b47c:	f7fd fa0c 	bl	8008898 <HAL_GetTick>
 800b480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b482:	e008      	b.n	800b496 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b484:	f7fd fa08 	bl	8008898 <HAL_GetTick>
 800b488:	4602      	mov	r2, r0
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	1ad3      	subs	r3, r2, r3
 800b48e:	2b02      	cmp	r3, #2
 800b490:	d901      	bls.n	800b496 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b492:	2303      	movs	r3, #3
 800b494:	e04c      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b496:	4b28      	ldr	r3, [pc, #160]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1f0      	bne.n	800b484 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b4a2:	4b25      	ldr	r3, [pc, #148]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b4a4:	68da      	ldr	r2, [r3, #12]
 800b4a6:	4924      	ldr	r1, [pc, #144]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b4a8:	4b25      	ldr	r3, [pc, #148]	@ (800b540 <HAL_RCC_OscConfig+0x620>)
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	60cb      	str	r3, [r1, #12]
 800b4ae:	e03e      	b.n	800b52e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	69db      	ldr	r3, [r3, #28]
 800b4b4:	2b01      	cmp	r3, #1
 800b4b6:	d101      	bne.n	800b4bc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e039      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b4bc:	4b1e      	ldr	r3, [pc, #120]	@ (800b538 <HAL_RCC_OscConfig+0x618>)
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	f003 0203 	and.w	r2, r3, #3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6a1b      	ldr	r3, [r3, #32]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d12c      	bne.n	800b52a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d123      	bne.n	800b52a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d11b      	bne.n	800b52a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4fe:	429a      	cmp	r2, r3
 800b500:	d113      	bne.n	800b52a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b50c:	085b      	lsrs	r3, r3, #1
 800b50e:	3b01      	subs	r3, #1
 800b510:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b512:	429a      	cmp	r2, r3
 800b514:	d109      	bne.n	800b52a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b520:	085b      	lsrs	r3, r3, #1
 800b522:	3b01      	subs	r3, #1
 800b524:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b526:	429a      	cmp	r2, r3
 800b528:	d001      	beq.n	800b52e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b52a:	2301      	movs	r3, #1
 800b52c:	e000      	b.n	800b530 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b52e:	2300      	movs	r3, #0
}
 800b530:	4618      	mov	r0, r3
 800b532:	3720      	adds	r7, #32
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	40021000 	.word	0x40021000
 800b53c:	019f800c 	.word	0x019f800c
 800b540:	feeefffc 	.word	0xfeeefffc

0800b544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b54e:	2300      	movs	r3, #0
 800b550:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d101      	bne.n	800b55c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b558:	2301      	movs	r3, #1
 800b55a:	e11e      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b55c:	4b91      	ldr	r3, [pc, #580]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f003 030f 	and.w	r3, r3, #15
 800b564:	683a      	ldr	r2, [r7, #0]
 800b566:	429a      	cmp	r2, r3
 800b568:	d910      	bls.n	800b58c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b56a:	4b8e      	ldr	r3, [pc, #568]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f023 020f 	bic.w	r2, r3, #15
 800b572:	498c      	ldr	r1, [pc, #560]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	4313      	orrs	r3, r2
 800b578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b57a:	4b8a      	ldr	r3, [pc, #552]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 030f 	and.w	r3, r3, #15
 800b582:	683a      	ldr	r2, [r7, #0]
 800b584:	429a      	cmp	r2, r3
 800b586:	d001      	beq.n	800b58c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b588:	2301      	movs	r3, #1
 800b58a:	e106      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f003 0301 	and.w	r3, r3, #1
 800b594:	2b00      	cmp	r3, #0
 800b596:	d073      	beq.n	800b680 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	2b03      	cmp	r3, #3
 800b59e:	d129      	bne.n	800b5f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b5a0:	4b81      	ldr	r3, [pc, #516]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e0f4      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b5b0:	f000 f99e 	bl	800b8f0 <RCC_GetSysClockFreqFromPLLSource>
 800b5b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b5b6:	693b      	ldr	r3, [r7, #16]
 800b5b8:	4a7c      	ldr	r2, [pc, #496]	@ (800b7ac <HAL_RCC_ClockConfig+0x268>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d93f      	bls.n	800b63e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b5be:	4b7a      	ldr	r3, [pc, #488]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b5c0:	689b      	ldr	r3, [r3, #8]
 800b5c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d009      	beq.n	800b5de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d033      	beq.n	800b63e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d12f      	bne.n	800b63e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b5de:	4b72      	ldr	r3, [pc, #456]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b5e0:	689b      	ldr	r3, [r3, #8]
 800b5e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b5e6:	4a70      	ldr	r2, [pc, #448]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b5e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b5ee:	2380      	movs	r3, #128	@ 0x80
 800b5f0:	617b      	str	r3, [r7, #20]
 800b5f2:	e024      	b.n	800b63e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	d107      	bne.n	800b60c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b5fc:	4b6a      	ldr	r3, [pc, #424]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b604:	2b00      	cmp	r3, #0
 800b606:	d109      	bne.n	800b61c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b608:	2301      	movs	r3, #1
 800b60a:	e0c6      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b60c:	4b66      	ldr	r3, [pc, #408]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b614:	2b00      	cmp	r3, #0
 800b616:	d101      	bne.n	800b61c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b618:	2301      	movs	r3, #1
 800b61a:	e0be      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b61c:	f000 f8ce 	bl	800b7bc <HAL_RCC_GetSysClockFreq>
 800b620:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	4a61      	ldr	r2, [pc, #388]	@ (800b7ac <HAL_RCC_ClockConfig+0x268>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d909      	bls.n	800b63e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b62a:	4b5f      	ldr	r3, [pc, #380]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b62c:	689b      	ldr	r3, [r3, #8]
 800b62e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b632:	4a5d      	ldr	r2, [pc, #372]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b638:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b63a:	2380      	movs	r3, #128	@ 0x80
 800b63c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b63e:	4b5a      	ldr	r3, [pc, #360]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	f023 0203 	bic.w	r2, r3, #3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	4957      	ldr	r1, [pc, #348]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b64c:	4313      	orrs	r3, r2
 800b64e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b650:	f7fd f922 	bl	8008898 <HAL_GetTick>
 800b654:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b656:	e00a      	b.n	800b66e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b658:	f7fd f91e 	bl	8008898 <HAL_GetTick>
 800b65c:	4602      	mov	r2, r0
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	1ad3      	subs	r3, r2, r3
 800b662:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b666:	4293      	cmp	r3, r2
 800b668:	d901      	bls.n	800b66e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b66a:	2303      	movs	r3, #3
 800b66c:	e095      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b66e:	4b4e      	ldr	r3, [pc, #312]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b670:	689b      	ldr	r3, [r3, #8]
 800b672:	f003 020c 	and.w	r2, r3, #12
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	429a      	cmp	r2, r3
 800b67e:	d1eb      	bne.n	800b658 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f003 0302 	and.w	r3, r3, #2
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d023      	beq.n	800b6d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f003 0304 	and.w	r3, r3, #4
 800b694:	2b00      	cmp	r3, #0
 800b696:	d005      	beq.n	800b6a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b698:	4b43      	ldr	r3, [pc, #268]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	4a42      	ldr	r2, [pc, #264]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b69e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b6a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f003 0308 	and.w	r3, r3, #8
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d007      	beq.n	800b6c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b6b0:	4b3d      	ldr	r3, [pc, #244]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6b2:	689b      	ldr	r3, [r3, #8]
 800b6b4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b6b8:	4a3b      	ldr	r2, [pc, #236]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800b6be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b6c0:	4b39      	ldr	r3, [pc, #228]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	4936      	ldr	r1, [pc, #216]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	608b      	str	r3, [r1, #8]
 800b6d2:	e008      	b.n	800b6e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	2b80      	cmp	r3, #128	@ 0x80
 800b6d8:	d105      	bne.n	800b6e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b6da:	4b33      	ldr	r3, [pc, #204]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6dc:	689b      	ldr	r3, [r3, #8]
 800b6de:	4a32      	ldr	r2, [pc, #200]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b6e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6e6:	4b2f      	ldr	r3, [pc, #188]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f003 030f 	and.w	r3, r3, #15
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d21d      	bcs.n	800b730 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6f4:	4b2b      	ldr	r3, [pc, #172]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f023 020f 	bic.w	r2, r3, #15
 800b6fc:	4929      	ldr	r1, [pc, #164]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	4313      	orrs	r3, r2
 800b702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b704:	f7fd f8c8 	bl	8008898 <HAL_GetTick>
 800b708:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b70a:	e00a      	b.n	800b722 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b70c:	f7fd f8c4 	bl	8008898 <HAL_GetTick>
 800b710:	4602      	mov	r2, r0
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	1ad3      	subs	r3, r2, r3
 800b716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d901      	bls.n	800b722 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b71e:	2303      	movs	r3, #3
 800b720:	e03b      	b.n	800b79a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b722:	4b20      	ldr	r3, [pc, #128]	@ (800b7a4 <HAL_RCC_ClockConfig+0x260>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f003 030f 	and.w	r3, r3, #15
 800b72a:	683a      	ldr	r2, [r7, #0]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d1ed      	bne.n	800b70c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f003 0304 	and.w	r3, r3, #4
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d008      	beq.n	800b74e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b73c:	4b1a      	ldr	r3, [pc, #104]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	4917      	ldr	r1, [pc, #92]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b74a:	4313      	orrs	r3, r2
 800b74c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f003 0308 	and.w	r3, r3, #8
 800b756:	2b00      	cmp	r3, #0
 800b758:	d009      	beq.n	800b76e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b75a:	4b13      	ldr	r3, [pc, #76]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b75c:	689b      	ldr	r3, [r3, #8]
 800b75e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	691b      	ldr	r3, [r3, #16]
 800b766:	00db      	lsls	r3, r3, #3
 800b768:	490f      	ldr	r1, [pc, #60]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b76a:	4313      	orrs	r3, r2
 800b76c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b76e:	f000 f825 	bl	800b7bc <HAL_RCC_GetSysClockFreq>
 800b772:	4602      	mov	r2, r0
 800b774:	4b0c      	ldr	r3, [pc, #48]	@ (800b7a8 <HAL_RCC_ClockConfig+0x264>)
 800b776:	689b      	ldr	r3, [r3, #8]
 800b778:	091b      	lsrs	r3, r3, #4
 800b77a:	f003 030f 	and.w	r3, r3, #15
 800b77e:	490c      	ldr	r1, [pc, #48]	@ (800b7b0 <HAL_RCC_ClockConfig+0x26c>)
 800b780:	5ccb      	ldrb	r3, [r1, r3]
 800b782:	f003 031f 	and.w	r3, r3, #31
 800b786:	fa22 f303 	lsr.w	r3, r2, r3
 800b78a:	4a0a      	ldr	r2, [pc, #40]	@ (800b7b4 <HAL_RCC_ClockConfig+0x270>)
 800b78c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b78e:	4b0a      	ldr	r3, [pc, #40]	@ (800b7b8 <HAL_RCC_ClockConfig+0x274>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4618      	mov	r0, r3
 800b794:	f7fd f834 	bl	8008800 <HAL_InitTick>
 800b798:	4603      	mov	r3, r0
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3718      	adds	r7, #24
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	40022000 	.word	0x40022000
 800b7a8:	40021000 	.word	0x40021000
 800b7ac:	04c4b400 	.word	0x04c4b400
 800b7b0:	080126c8 	.word	0x080126c8
 800b7b4:	20000130 	.word	0x20000130
 800b7b8:	20000134 	.word	0x20000134

0800b7bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b087      	sub	sp, #28
 800b7c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b7c2:	4b2c      	ldr	r3, [pc, #176]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	f003 030c 	and.w	r3, r3, #12
 800b7ca:	2b04      	cmp	r3, #4
 800b7cc:	d102      	bne.n	800b7d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b7ce:	4b2a      	ldr	r3, [pc, #168]	@ (800b878 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b7d0:	613b      	str	r3, [r7, #16]
 800b7d2:	e047      	b.n	800b864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b7d4:	4b27      	ldr	r3, [pc, #156]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	f003 030c 	and.w	r3, r3, #12
 800b7dc:	2b08      	cmp	r3, #8
 800b7de:	d102      	bne.n	800b7e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b7e0:	4b26      	ldr	r3, [pc, #152]	@ (800b87c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b7e2:	613b      	str	r3, [r7, #16]
 800b7e4:	e03e      	b.n	800b864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b7e6:	4b23      	ldr	r3, [pc, #140]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	f003 030c 	and.w	r3, r3, #12
 800b7ee:	2b0c      	cmp	r3, #12
 800b7f0:	d136      	bne.n	800b860 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b7f2:	4b20      	ldr	r3, [pc, #128]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	f003 0303 	and.w	r3, r3, #3
 800b7fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b7fc:	4b1d      	ldr	r3, [pc, #116]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	091b      	lsrs	r3, r3, #4
 800b802:	f003 030f 	and.w	r3, r3, #15
 800b806:	3301      	adds	r3, #1
 800b808:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	2b03      	cmp	r3, #3
 800b80e:	d10c      	bne.n	800b82a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b810:	4a1a      	ldr	r2, [pc, #104]	@ (800b87c <HAL_RCC_GetSysClockFreq+0xc0>)
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	fbb2 f3f3 	udiv	r3, r2, r3
 800b818:	4a16      	ldr	r2, [pc, #88]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b81a:	68d2      	ldr	r2, [r2, #12]
 800b81c:	0a12      	lsrs	r2, r2, #8
 800b81e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b822:	fb02 f303 	mul.w	r3, r2, r3
 800b826:	617b      	str	r3, [r7, #20]
      break;
 800b828:	e00c      	b.n	800b844 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b82a:	4a13      	ldr	r2, [pc, #76]	@ (800b878 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b832:	4a10      	ldr	r2, [pc, #64]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b834:	68d2      	ldr	r2, [r2, #12]
 800b836:	0a12      	lsrs	r2, r2, #8
 800b838:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b83c:	fb02 f303 	mul.w	r3, r2, r3
 800b840:	617b      	str	r3, [r7, #20]
      break;
 800b842:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b844:	4b0b      	ldr	r3, [pc, #44]	@ (800b874 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b846:	68db      	ldr	r3, [r3, #12]
 800b848:	0e5b      	lsrs	r3, r3, #25
 800b84a:	f003 0303 	and.w	r3, r3, #3
 800b84e:	3301      	adds	r3, #1
 800b850:	005b      	lsls	r3, r3, #1
 800b852:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b854:	697a      	ldr	r2, [r7, #20]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	fbb2 f3f3 	udiv	r3, r2, r3
 800b85c:	613b      	str	r3, [r7, #16]
 800b85e:	e001      	b.n	800b864 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b860:	2300      	movs	r3, #0
 800b862:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b864:	693b      	ldr	r3, [r7, #16]
}
 800b866:	4618      	mov	r0, r3
 800b868:	371c      	adds	r7, #28
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	40021000 	.word	0x40021000
 800b878:	00f42400 	.word	0x00f42400
 800b87c:	016e3600 	.word	0x016e3600

0800b880 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b880:	b480      	push	{r7}
 800b882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b884:	4b03      	ldr	r3, [pc, #12]	@ (800b894 <HAL_RCC_GetHCLKFreq+0x14>)
 800b886:	681b      	ldr	r3, [r3, #0]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	46bd      	mov	sp, r7
 800b88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	20000130 	.word	0x20000130

0800b898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b89c:	f7ff fff0 	bl	800b880 <HAL_RCC_GetHCLKFreq>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	4b06      	ldr	r3, [pc, #24]	@ (800b8bc <HAL_RCC_GetPCLK1Freq+0x24>)
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	0a1b      	lsrs	r3, r3, #8
 800b8a8:	f003 0307 	and.w	r3, r3, #7
 800b8ac:	4904      	ldr	r1, [pc, #16]	@ (800b8c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b8ae:	5ccb      	ldrb	r3, [r1, r3]
 800b8b0:	f003 031f 	and.w	r3, r3, #31
 800b8b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	bd80      	pop	{r7, pc}
 800b8bc:	40021000 	.word	0x40021000
 800b8c0:	080126d8 	.word	0x080126d8

0800b8c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b8c8:	f7ff ffda 	bl	800b880 <HAL_RCC_GetHCLKFreq>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	4b06      	ldr	r3, [pc, #24]	@ (800b8e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b8d0:	689b      	ldr	r3, [r3, #8]
 800b8d2:	0adb      	lsrs	r3, r3, #11
 800b8d4:	f003 0307 	and.w	r3, r3, #7
 800b8d8:	4904      	ldr	r1, [pc, #16]	@ (800b8ec <HAL_RCC_GetPCLK2Freq+0x28>)
 800b8da:	5ccb      	ldrb	r3, [r1, r3]
 800b8dc:	f003 031f 	and.w	r3, r3, #31
 800b8e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	40021000 	.word	0x40021000
 800b8ec:	080126d8 	.word	0x080126d8

0800b8f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b087      	sub	sp, #28
 800b8f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b8f6:	4b1e      	ldr	r3, [pc, #120]	@ (800b970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b8f8:	68db      	ldr	r3, [r3, #12]
 800b8fa:	f003 0303 	and.w	r3, r3, #3
 800b8fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b900:	4b1b      	ldr	r3, [pc, #108]	@ (800b970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	091b      	lsrs	r3, r3, #4
 800b906:	f003 030f 	and.w	r3, r3, #15
 800b90a:	3301      	adds	r3, #1
 800b90c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	2b03      	cmp	r3, #3
 800b912:	d10c      	bne.n	800b92e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b914:	4a17      	ldr	r2, [pc, #92]	@ (800b974 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	fbb2 f3f3 	udiv	r3, r2, r3
 800b91c:	4a14      	ldr	r2, [pc, #80]	@ (800b970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b91e:	68d2      	ldr	r2, [r2, #12]
 800b920:	0a12      	lsrs	r2, r2, #8
 800b922:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b926:	fb02 f303 	mul.w	r3, r2, r3
 800b92a:	617b      	str	r3, [r7, #20]
    break;
 800b92c:	e00c      	b.n	800b948 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b92e:	4a12      	ldr	r2, [pc, #72]	@ (800b978 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	fbb2 f3f3 	udiv	r3, r2, r3
 800b936:	4a0e      	ldr	r2, [pc, #56]	@ (800b970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b938:	68d2      	ldr	r2, [r2, #12]
 800b93a:	0a12      	lsrs	r2, r2, #8
 800b93c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b940:	fb02 f303 	mul.w	r3, r2, r3
 800b944:	617b      	str	r3, [r7, #20]
    break;
 800b946:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b948:	4b09      	ldr	r3, [pc, #36]	@ (800b970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	0e5b      	lsrs	r3, r3, #25
 800b94e:	f003 0303 	and.w	r3, r3, #3
 800b952:	3301      	adds	r3, #1
 800b954:	005b      	lsls	r3, r3, #1
 800b956:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b958:	697a      	ldr	r2, [r7, #20]
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b960:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b962:	687b      	ldr	r3, [r7, #4]
}
 800b964:	4618      	mov	r0, r3
 800b966:	371c      	adds	r7, #28
 800b968:	46bd      	mov	sp, r7
 800b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96e:	4770      	bx	lr
 800b970:	40021000 	.word	0x40021000
 800b974:	016e3600 	.word	0x016e3600
 800b978:	00f42400 	.word	0x00f42400

0800b97c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b086      	sub	sp, #24
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b984:	2300      	movs	r3, #0
 800b986:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b988:	2300      	movs	r3, #0
 800b98a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b994:	2b00      	cmp	r3, #0
 800b996:	f000 8098 	beq.w	800baca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b99a:	2300      	movs	r3, #0
 800b99c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b99e:	4b43      	ldr	r3, [pc, #268]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d10d      	bne.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b9aa:	4b40      	ldr	r3, [pc, #256]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9ae:	4a3f      	ldr	r2, [pc, #252]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9b4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9b6:	4b3d      	ldr	r3, [pc, #244]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b9b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9be:	60bb      	str	r3, [r7, #8]
 800b9c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9c6:	4b3a      	ldr	r3, [pc, #232]	@ (800bab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a39      	ldr	r2, [pc, #228]	@ (800bab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b9cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b9d2:	f7fc ff61 	bl	8008898 <HAL_GetTick>
 800b9d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9d8:	e009      	b.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9da:	f7fc ff5d 	bl	8008898 <HAL_GetTick>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	1ad3      	subs	r3, r2, r3
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d902      	bls.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b9e8:	2303      	movs	r3, #3
 800b9ea:	74fb      	strb	r3, [r7, #19]
        break;
 800b9ec:	e005      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9ee:	4b30      	ldr	r3, [pc, #192]	@ (800bab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d0ef      	beq.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b9fa:	7cfb      	ldrb	r3, [r7, #19]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d159      	bne.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ba00:	4b2a      	ldr	r3, [pc, #168]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba0a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d01e      	beq.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba16:	697a      	ldr	r2, [r7, #20]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d019      	beq.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ba1c:	4b23      	ldr	r3, [pc, #140]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba28:	4b20      	ldr	r3, [pc, #128]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba2e:	4a1f      	ldr	r2, [pc, #124]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba38:	4b1c      	ldr	r3, [pc, #112]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba3e:	4a1b      	ldr	r2, [pc, #108]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ba48:	4a18      	ldr	r2, [pc, #96]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	f003 0301 	and.w	r3, r3, #1
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d016      	beq.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba5a:	f7fc ff1d 	bl	8008898 <HAL_GetTick>
 800ba5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba60:	e00b      	b.n	800ba7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba62:	f7fc ff19 	bl	8008898 <HAL_GetTick>
 800ba66:	4602      	mov	r2, r0
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	1ad3      	subs	r3, r2, r3
 800ba6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d902      	bls.n	800ba7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800ba74:	2303      	movs	r3, #3
 800ba76:	74fb      	strb	r3, [r7, #19]
            break;
 800ba78:	e006      	b.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba7a:	4b0c      	ldr	r3, [pc, #48]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba80:	f003 0302 	and.w	r3, r3, #2
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d0ec      	beq.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800ba88:	7cfb      	ldrb	r3, [r7, #19]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10b      	bne.n	800baa6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba8e:	4b07      	ldr	r3, [pc, #28]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba9c:	4903      	ldr	r1, [pc, #12]	@ (800baac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800baa4:	e008      	b.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800baa6:	7cfb      	ldrb	r3, [r7, #19]
 800baa8:	74bb      	strb	r3, [r7, #18]
 800baaa:	e005      	b.n	800bab8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800baac:	40021000 	.word	0x40021000
 800bab0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bab4:	7cfb      	ldrb	r3, [r7, #19]
 800bab6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bab8:	7c7b      	ldrb	r3, [r7, #17]
 800baba:	2b01      	cmp	r3, #1
 800babc:	d105      	bne.n	800baca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800babe:	4ba7      	ldr	r3, [pc, #668]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bac2:	4aa6      	ldr	r2, [pc, #664]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bac8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f003 0301 	and.w	r3, r3, #1
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d00a      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bad6:	4ba1      	ldr	r3, [pc, #644]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800badc:	f023 0203 	bic.w	r2, r3, #3
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	499d      	ldr	r1, [pc, #628]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bae6:	4313      	orrs	r3, r2
 800bae8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f003 0302 	and.w	r3, r3, #2
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00a      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800baf8:	4b98      	ldr	r3, [pc, #608]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bafe:	f023 020c 	bic.w	r2, r3, #12
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	4995      	ldr	r1, [pc, #596]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f003 0304 	and.w	r3, r3, #4
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d00a      	beq.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bb1a:	4b90      	ldr	r3, [pc, #576]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	68db      	ldr	r3, [r3, #12]
 800bb28:	498c      	ldr	r1, [pc, #560]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f003 0308 	and.w	r3, r3, #8
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d00a      	beq.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bb3c:	4b87      	ldr	r3, [pc, #540]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	691b      	ldr	r3, [r3, #16]
 800bb4a:	4984      	ldr	r1, [pc, #528]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f003 0310 	and.w	r3, r3, #16
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00a      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bb5e:	4b7f      	ldr	r3, [pc, #508]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	695b      	ldr	r3, [r3, #20]
 800bb6c:	497b      	ldr	r1, [pc, #492]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f003 0320 	and.w	r3, r3, #32
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00a      	beq.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb80:	4b76      	ldr	r3, [pc, #472]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	699b      	ldr	r3, [r3, #24]
 800bb8e:	4973      	ldr	r1, [pc, #460]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bb90:	4313      	orrs	r3, r2
 800bb92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00a      	beq.n	800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bba2:	4b6e      	ldr	r3, [pc, #440]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bba8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	69db      	ldr	r3, [r3, #28]
 800bbb0:	496a      	ldr	r1, [pc, #424]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbb2:	4313      	orrs	r3, r2
 800bbb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d00a      	beq.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bbc4:	4b65      	ldr	r3, [pc, #404]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6a1b      	ldr	r3, [r3, #32]
 800bbd2:	4962      	ldr	r1, [pc, #392]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00a      	beq.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bbe6:	4b5d      	ldr	r3, [pc, #372]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbf4:	4959      	ldr	r1, [pc, #356]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d00a      	beq.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc08:	4b54      	ldr	r3, [pc, #336]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bc0e:	f023 0203 	bic.w	r2, r3, #3
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc16:	4951      	ldr	r1, [pc, #324]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d00a      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bc2a:	4b4c      	ldr	r3, [pc, #304]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc38:	4948      	ldr	r1, [pc, #288]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d015      	beq.n	800bc78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bc4c:	4b43      	ldr	r3, [pc, #268]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc5a:	4940      	ldr	r1, [pc, #256]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc6a:	d105      	bne.n	800bc78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc6c:	4b3b      	ldr	r3, [pc, #236]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	4a3a      	ldr	r2, [pc, #232]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc76:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d015      	beq.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bc84:	4b35      	ldr	r3, [pc, #212]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc92:	4932      	ldr	r1, [pc, #200]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bc94:	4313      	orrs	r3, r2
 800bc96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bca2:	d105      	bne.n	800bcb0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bca4:	4b2d      	ldr	r3, [pc, #180]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	4a2c      	ldr	r2, [pc, #176]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bcaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d015      	beq.n	800bce8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bcbc:	4b27      	ldr	r3, [pc, #156]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bcbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcca:	4924      	ldr	r1, [pc, #144]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bccc:	4313      	orrs	r3, r2
 800bcce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bcda:	d105      	bne.n	800bce8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bcdc:	4b1f      	ldr	r3, [pc, #124]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bcde:	68db      	ldr	r3, [r3, #12]
 800bce0:	4a1e      	ldr	r2, [pc, #120]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bce2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bce6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d015      	beq.n	800bd20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bcf4:	4b19      	ldr	r3, [pc, #100]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bcf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd02:	4916      	ldr	r1, [pc, #88]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd04:	4313      	orrs	r3, r2
 800bd06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd12:	d105      	bne.n	800bd20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd14:	4b11      	ldr	r3, [pc, #68]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	4a10      	ldr	r2, [pc, #64]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d019      	beq.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bd2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd3a:	4908      	ldr	r1, [pc, #32]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd4a:	d109      	bne.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bd4c:	4b03      	ldr	r3, [pc, #12]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd4e:	68db      	ldr	r3, [r3, #12]
 800bd50:	4a02      	ldr	r2, [pc, #8]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800bd52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd56:	60d3      	str	r3, [r2, #12]
 800bd58:	e002      	b.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800bd5a:	bf00      	nop
 800bd5c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d015      	beq.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bd6c:	4b29      	ldr	r3, [pc, #164]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd7a:	4926      	ldr	r1, [pc, #152]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd7c:	4313      	orrs	r3, r2
 800bd7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd8a:	d105      	bne.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bd8c:	4b21      	ldr	r3, [pc, #132]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	4a20      	ldr	r2, [pc, #128]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bd92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd96:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d015      	beq.n	800bdd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800bda4:	4b1b      	ldr	r3, [pc, #108]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bda6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdaa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bdb2:	4918      	ldr	r1, [pc, #96]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bdbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdc2:	d105      	bne.n	800bdd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bdc4:	4b13      	ldr	r3, [pc, #76]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	4a12      	ldr	r2, [pc, #72]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bdce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d015      	beq.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bddc:	4b0d      	ldr	r3, [pc, #52]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bde2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdea:	490a      	ldr	r1, [pc, #40]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdec:	4313      	orrs	r3, r2
 800bdee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bdfa:	d105      	bne.n	800be08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bdfc:	4b05      	ldr	r3, [pc, #20]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	4a04      	ldr	r2, [pc, #16]	@ (800be14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800be02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800be08:	7cbb      	ldrb	r3, [r7, #18]
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3718      	adds	r7, #24
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	40021000 	.word	0x40021000

0800be18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d101      	bne.n	800be2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be26:	2301      	movs	r3, #1
 800be28:	e054      	b.n	800bed4 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be30:	b2db      	uxtb	r3, r3
 800be32:	2b00      	cmp	r3, #0
 800be34:	d111      	bne.n	800be5a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f001 fee2 	bl	800dc08 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d102      	bne.n	800be52 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	4a23      	ldr	r2, [pc, #140]	@ (800bedc <HAL_TIM_Base_Init+0xc4>)
 800be50:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2202      	movs	r2, #2
 800be5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681a      	ldr	r2, [r3, #0]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	3304      	adds	r3, #4
 800be6a:	4619      	mov	r1, r3
 800be6c:	4610      	mov	r0, r2
 800be6e:	f001 fa2b 	bl	800d2c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2201      	movs	r2, #1
 800be76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2201      	movs	r2, #1
 800be7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2201      	movs	r2, #1
 800be86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2201      	movs	r2, #1
 800be8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2201      	movs	r2, #1
 800be96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2201      	movs	r2, #1
 800be9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2201      	movs	r2, #1
 800bea6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2201      	movs	r2, #1
 800beae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2201      	movs	r2, #1
 800beb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2201      	movs	r2, #1
 800bebe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2201      	movs	r2, #1
 800bec6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2201      	movs	r2, #1
 800bece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3708      	adds	r7, #8
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}
 800bedc:	080080c1 	.word	0x080080c1

0800bee0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b085      	sub	sp, #20
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d001      	beq.n	800bef8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bef4:	2301      	movs	r3, #1
 800bef6:	e04c      	b.n	800bf92 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2202      	movs	r2, #2
 800befc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a26      	ldr	r2, [pc, #152]	@ (800bfa0 <HAL_TIM_Base_Start+0xc0>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d022      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf12:	d01d      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4a22      	ldr	r2, [pc, #136]	@ (800bfa4 <HAL_TIM_Base_Start+0xc4>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d018      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4a21      	ldr	r2, [pc, #132]	@ (800bfa8 <HAL_TIM_Base_Start+0xc8>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d013      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	4a1f      	ldr	r2, [pc, #124]	@ (800bfac <HAL_TIM_Base_Start+0xcc>)
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d00e      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	4a1e      	ldr	r2, [pc, #120]	@ (800bfb0 <HAL_TIM_Base_Start+0xd0>)
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	d009      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a1c      	ldr	r2, [pc, #112]	@ (800bfb4 <HAL_TIM_Base_Start+0xd4>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d004      	beq.n	800bf50 <HAL_TIM_Base_Start+0x70>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a1b      	ldr	r2, [pc, #108]	@ (800bfb8 <HAL_TIM_Base_Start+0xd8>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d115      	bne.n	800bf7c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	689a      	ldr	r2, [r3, #8]
 800bf56:	4b19      	ldr	r3, [pc, #100]	@ (800bfbc <HAL_TIM_Base_Start+0xdc>)
 800bf58:	4013      	ands	r3, r2
 800bf5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	2b06      	cmp	r3, #6
 800bf60:	d015      	beq.n	800bf8e <HAL_TIM_Base_Start+0xae>
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf68:	d011      	beq.n	800bf8e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	f042 0201 	orr.w	r2, r2, #1
 800bf78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf7a:	e008      	b.n	800bf8e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	681a      	ldr	r2, [r3, #0]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f042 0201 	orr.w	r2, r2, #1
 800bf8a:	601a      	str	r2, [r3, #0]
 800bf8c:	e000      	b.n	800bf90 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bf90:	2300      	movs	r3, #0
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3714      	adds	r7, #20
 800bf96:	46bd      	mov	sp, r7
 800bf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9c:	4770      	bx	lr
 800bf9e:	bf00      	nop
 800bfa0:	40012c00 	.word	0x40012c00
 800bfa4:	40000400 	.word	0x40000400
 800bfa8:	40000800 	.word	0x40000800
 800bfac:	40000c00 	.word	0x40000c00
 800bfb0:	40013400 	.word	0x40013400
 800bfb4:	40014000 	.word	0x40014000
 800bfb8:	40015000 	.word	0x40015000
 800bfbc:	00010007 	.word	0x00010007

0800bfc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b085      	sub	sp, #20
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d001      	beq.n	800bfd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	e054      	b.n	800c082 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2202      	movs	r2, #2
 800bfdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	68da      	ldr	r2, [r3, #12]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f042 0201 	orr.w	r2, r2, #1
 800bfee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	4a26      	ldr	r2, [pc, #152]	@ (800c090 <HAL_TIM_Base_Start_IT+0xd0>)
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d022      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c002:	d01d      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a22      	ldr	r2, [pc, #136]	@ (800c094 <HAL_TIM_Base_Start_IT+0xd4>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d018      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a21      	ldr	r2, [pc, #132]	@ (800c098 <HAL_TIM_Base_Start_IT+0xd8>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d013      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a1f      	ldr	r2, [pc, #124]	@ (800c09c <HAL_TIM_Base_Start_IT+0xdc>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d00e      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a1e      	ldr	r2, [pc, #120]	@ (800c0a0 <HAL_TIM_Base_Start_IT+0xe0>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d009      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a1c      	ldr	r2, [pc, #112]	@ (800c0a4 <HAL_TIM_Base_Start_IT+0xe4>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d004      	beq.n	800c040 <HAL_TIM_Base_Start_IT+0x80>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4a1b      	ldr	r2, [pc, #108]	@ (800c0a8 <HAL_TIM_Base_Start_IT+0xe8>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d115      	bne.n	800c06c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	689a      	ldr	r2, [r3, #8]
 800c046:	4b19      	ldr	r3, [pc, #100]	@ (800c0ac <HAL_TIM_Base_Start_IT+0xec>)
 800c048:	4013      	ands	r3, r2
 800c04a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2b06      	cmp	r3, #6
 800c050:	d015      	beq.n	800c07e <HAL_TIM_Base_Start_IT+0xbe>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c058:	d011      	beq.n	800c07e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	681a      	ldr	r2, [r3, #0]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f042 0201 	orr.w	r2, r2, #1
 800c068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c06a:	e008      	b.n	800c07e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f042 0201 	orr.w	r2, r2, #1
 800c07a:	601a      	str	r2, [r3, #0]
 800c07c:	e000      	b.n	800c080 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c07e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3714      	adds	r7, #20
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
 800c08e:	bf00      	nop
 800c090:	40012c00 	.word	0x40012c00
 800c094:	40000400 	.word	0x40000400
 800c098:	40000800 	.word	0x40000800
 800c09c:	40000c00 	.word	0x40000c00
 800c0a0:	40013400 	.word	0x40013400
 800c0a4:	40014000 	.word	0x40014000
 800c0a8:	40015000 	.word	0x40015000
 800c0ac:	00010007 	.word	0x00010007

0800c0b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d101      	bne.n	800c0c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e054      	b.n	800c16c <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d111      	bne.n	800c0f2 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f001 fd96 	bl	800dc08 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d102      	bne.n	800c0ea <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a23      	ldr	r2, [pc, #140]	@ (800c174 <HAL_TIM_PWM_Init+0xc4>)
 800c0e8:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2202      	movs	r2, #2
 800c0f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681a      	ldr	r2, [r3, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	3304      	adds	r3, #4
 800c102:	4619      	mov	r1, r3
 800c104:	4610      	mov	r0, r2
 800c106:	f001 f8df 	bl	800d2c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2201      	movs	r2, #1
 800c10e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2201      	movs	r2, #1
 800c116:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2201      	movs	r2, #1
 800c11e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2201      	movs	r2, #1
 800c126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2201      	movs	r2, #1
 800c12e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2201      	movs	r2, #1
 800c136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2201      	movs	r2, #1
 800c13e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2201      	movs	r2, #1
 800c146:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2201      	movs	r2, #1
 800c14e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2201      	movs	r2, #1
 800c156:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2201      	movs	r2, #1
 800c15e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2201      	movs	r2, #1
 800c166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c16a:	2300      	movs	r3, #0
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3708      	adds	r7, #8
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	08008075 	.word	0x08008075

0800c178 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d109      	bne.n	800c19c <HAL_TIM_PWM_Start+0x24>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	2b01      	cmp	r3, #1
 800c192:	bf14      	ite	ne
 800c194:	2301      	movne	r3, #1
 800c196:	2300      	moveq	r3, #0
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	e03c      	b.n	800c216 <HAL_TIM_PWM_Start+0x9e>
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	2b04      	cmp	r3, #4
 800c1a0:	d109      	bne.n	800c1b6 <HAL_TIM_PWM_Start+0x3e>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c1a8:	b2db      	uxtb	r3, r3
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	bf14      	ite	ne
 800c1ae:	2301      	movne	r3, #1
 800c1b0:	2300      	moveq	r3, #0
 800c1b2:	b2db      	uxtb	r3, r3
 800c1b4:	e02f      	b.n	800c216 <HAL_TIM_PWM_Start+0x9e>
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	2b08      	cmp	r3, #8
 800c1ba:	d109      	bne.n	800c1d0 <HAL_TIM_PWM_Start+0x58>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	bf14      	ite	ne
 800c1c8:	2301      	movne	r3, #1
 800c1ca:	2300      	moveq	r3, #0
 800c1cc:	b2db      	uxtb	r3, r3
 800c1ce:	e022      	b.n	800c216 <HAL_TIM_PWM_Start+0x9e>
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	2b0c      	cmp	r3, #12
 800c1d4:	d109      	bne.n	800c1ea <HAL_TIM_PWM_Start+0x72>
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	bf14      	ite	ne
 800c1e2:	2301      	movne	r3, #1
 800c1e4:	2300      	moveq	r3, #0
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	e015      	b.n	800c216 <HAL_TIM_PWM_Start+0x9e>
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	2b10      	cmp	r3, #16
 800c1ee:	d109      	bne.n	800c204 <HAL_TIM_PWM_Start+0x8c>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c1f6:	b2db      	uxtb	r3, r3
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	bf14      	ite	ne
 800c1fc:	2301      	movne	r3, #1
 800c1fe:	2300      	moveq	r3, #0
 800c200:	b2db      	uxtb	r3, r3
 800c202:	e008      	b.n	800c216 <HAL_TIM_PWM_Start+0x9e>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	bf14      	ite	ne
 800c210:	2301      	movne	r3, #1
 800c212:	2300      	moveq	r3, #0
 800c214:	b2db      	uxtb	r3, r3
 800c216:	2b00      	cmp	r3, #0
 800c218:	d001      	beq.n	800c21e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c21a:	2301      	movs	r3, #1
 800c21c:	e0a6      	b.n	800c36c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d104      	bne.n	800c22e <HAL_TIM_PWM_Start+0xb6>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2202      	movs	r2, #2
 800c228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c22c:	e023      	b.n	800c276 <HAL_TIM_PWM_Start+0xfe>
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	2b04      	cmp	r3, #4
 800c232:	d104      	bne.n	800c23e <HAL_TIM_PWM_Start+0xc6>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2202      	movs	r2, #2
 800c238:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c23c:	e01b      	b.n	800c276 <HAL_TIM_PWM_Start+0xfe>
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	2b08      	cmp	r3, #8
 800c242:	d104      	bne.n	800c24e <HAL_TIM_PWM_Start+0xd6>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2202      	movs	r2, #2
 800c248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c24c:	e013      	b.n	800c276 <HAL_TIM_PWM_Start+0xfe>
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	2b0c      	cmp	r3, #12
 800c252:	d104      	bne.n	800c25e <HAL_TIM_PWM_Start+0xe6>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2202      	movs	r2, #2
 800c258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c25c:	e00b      	b.n	800c276 <HAL_TIM_PWM_Start+0xfe>
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	2b10      	cmp	r3, #16
 800c262:	d104      	bne.n	800c26e <HAL_TIM_PWM_Start+0xf6>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2202      	movs	r2, #2
 800c268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c26c:	e003      	b.n	800c276 <HAL_TIM_PWM_Start+0xfe>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2202      	movs	r2, #2
 800c272:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	2201      	movs	r2, #1
 800c27c:	6839      	ldr	r1, [r7, #0]
 800c27e:	4618      	mov	r0, r3
 800c280:	f001 fc9c 	bl	800dbbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4a3a      	ldr	r2, [pc, #232]	@ (800c374 <HAL_TIM_PWM_Start+0x1fc>)
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d018      	beq.n	800c2c0 <HAL_TIM_PWM_Start+0x148>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	4a39      	ldr	r2, [pc, #228]	@ (800c378 <HAL_TIM_PWM_Start+0x200>)
 800c294:	4293      	cmp	r3, r2
 800c296:	d013      	beq.n	800c2c0 <HAL_TIM_PWM_Start+0x148>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a37      	ldr	r2, [pc, #220]	@ (800c37c <HAL_TIM_PWM_Start+0x204>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d00e      	beq.n	800c2c0 <HAL_TIM_PWM_Start+0x148>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	4a36      	ldr	r2, [pc, #216]	@ (800c380 <HAL_TIM_PWM_Start+0x208>)
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d009      	beq.n	800c2c0 <HAL_TIM_PWM_Start+0x148>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a34      	ldr	r2, [pc, #208]	@ (800c384 <HAL_TIM_PWM_Start+0x20c>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d004      	beq.n	800c2c0 <HAL_TIM_PWM_Start+0x148>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4a33      	ldr	r2, [pc, #204]	@ (800c388 <HAL_TIM_PWM_Start+0x210>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d101      	bne.n	800c2c4 <HAL_TIM_PWM_Start+0x14c>
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e000      	b.n	800c2c6 <HAL_TIM_PWM_Start+0x14e>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d007      	beq.n	800c2da <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c2d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	4a25      	ldr	r2, [pc, #148]	@ (800c374 <HAL_TIM_PWM_Start+0x1fc>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d022      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2ec:	d01d      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4a26      	ldr	r2, [pc, #152]	@ (800c38c <HAL_TIM_PWM_Start+0x214>)
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d018      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	4a24      	ldr	r2, [pc, #144]	@ (800c390 <HAL_TIM_PWM_Start+0x218>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d013      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4a23      	ldr	r2, [pc, #140]	@ (800c394 <HAL_TIM_PWM_Start+0x21c>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d00e      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a19      	ldr	r2, [pc, #100]	@ (800c378 <HAL_TIM_PWM_Start+0x200>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d009      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4a18      	ldr	r2, [pc, #96]	@ (800c37c <HAL_TIM_PWM_Start+0x204>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d004      	beq.n	800c32a <HAL_TIM_PWM_Start+0x1b2>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a18      	ldr	r2, [pc, #96]	@ (800c388 <HAL_TIM_PWM_Start+0x210>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d115      	bne.n	800c356 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	689a      	ldr	r2, [r3, #8]
 800c330:	4b19      	ldr	r3, [pc, #100]	@ (800c398 <HAL_TIM_PWM_Start+0x220>)
 800c332:	4013      	ands	r3, r2
 800c334:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2b06      	cmp	r3, #6
 800c33a:	d015      	beq.n	800c368 <HAL_TIM_PWM_Start+0x1f0>
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c342:	d011      	beq.n	800c368 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f042 0201 	orr.w	r2, r2, #1
 800c352:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c354:	e008      	b.n	800c368 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	681a      	ldr	r2, [r3, #0]
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f042 0201 	orr.w	r2, r2, #1
 800c364:	601a      	str	r2, [r3, #0]
 800c366:	e000      	b.n	800c36a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c368:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c36a:	2300      	movs	r3, #0
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3710      	adds	r7, #16
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}
 800c374:	40012c00 	.word	0x40012c00
 800c378:	40013400 	.word	0x40013400
 800c37c:	40014000 	.word	0x40014000
 800c380:	40014400 	.word	0x40014400
 800c384:	40014800 	.word	0x40014800
 800c388:	40015000 	.word	0x40015000
 800c38c:	40000400 	.word	0x40000400
 800c390:	40000800 	.word	0x40000800
 800c394:	40000c00 	.word	0x40000c00
 800c398:	00010007 	.word	0x00010007

0800c39c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d101      	bne.n	800c3b0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	e04c      	b.n	800c44a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d111      	bne.n	800c3e0 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f001 fc1f 	bl	800dc08 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d102      	bne.n	800c3d8 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	4a1f      	ldr	r2, [pc, #124]	@ (800c454 <HAL_TIM_OnePulse_Init+0xb8>)
 800c3d6:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2202      	movs	r2, #2
 800c3e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	3304      	adds	r3, #4
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	4610      	mov	r0, r2
 800c3f4:	f000 ff68 	bl	800d2c8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	681a      	ldr	r2, [r3, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f022 0208 	bic.w	r2, r2, #8
 800c406:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	6819      	ldr	r1, [r3, #0]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	683a      	ldr	r2, [r7, #0]
 800c414:	430a      	orrs	r2, r1
 800c416:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2201      	movs	r2, #1
 800c41c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2201      	movs	r2, #1
 800c42c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2201      	movs	r2, #1
 800c434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2201      	movs	r2, #1
 800c43c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	2201      	movs	r2, #1
 800c444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c448:	2300      	movs	r3, #0
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3708      	adds	r7, #8
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop
 800c454:	0800c459 	.word	0x0800c459

0800c458 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800c458:	b480      	push	{r7}
 800c45a:	b083      	sub	sp, #12
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800c460:	bf00      	nop
 800c462:	370c      	adds	r7, #12
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr

0800c46c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c47c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c484:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c48c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c494:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c496:	7bfb      	ldrb	r3, [r7, #15]
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d108      	bne.n	800c4ae <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c49c:	7bbb      	ldrb	r3, [r7, #14]
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d105      	bne.n	800c4ae <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c4a2:	7b7b      	ldrb	r3, [r7, #13]
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d102      	bne.n	800c4ae <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c4a8:	7b3b      	ldrb	r3, [r7, #12]
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d001      	beq.n	800c4b2 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	e059      	b.n	800c566 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2202      	movs	r2, #2
 800c4b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2202      	movs	r2, #2
 800c4be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2202      	movs	r2, #2
 800c4c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	68da      	ldr	r2, [r3, #12]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f042 0202 	orr.w	r2, r2, #2
 800c4e0:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	68da      	ldr	r2, [r3, #12]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f042 0204 	orr.w	r2, r2, #4
 800c4f0:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	2201      	movs	r2, #1
 800c4f8:	2100      	movs	r1, #0
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f001 fb5e 	bl	800dbbc <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	2201      	movs	r2, #1
 800c506:	2104      	movs	r1, #4
 800c508:	4618      	mov	r0, r3
 800c50a:	f001 fb57 	bl	800dbbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4a17      	ldr	r2, [pc, #92]	@ (800c570 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d018      	beq.n	800c54a <HAL_TIM_OnePulse_Start_IT+0xde>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a15      	ldr	r2, [pc, #84]	@ (800c574 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d013      	beq.n	800c54a <HAL_TIM_OnePulse_Start_IT+0xde>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a14      	ldr	r2, [pc, #80]	@ (800c578 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d00e      	beq.n	800c54a <HAL_TIM_OnePulse_Start_IT+0xde>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	4a12      	ldr	r2, [pc, #72]	@ (800c57c <HAL_TIM_OnePulse_Start_IT+0x110>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d009      	beq.n	800c54a <HAL_TIM_OnePulse_Start_IT+0xde>
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	4a11      	ldr	r2, [pc, #68]	@ (800c580 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d004      	beq.n	800c54a <HAL_TIM_OnePulse_Start_IT+0xde>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	4a0f      	ldr	r2, [pc, #60]	@ (800c584 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d101      	bne.n	800c54e <HAL_TIM_OnePulse_Start_IT+0xe2>
 800c54a:	2301      	movs	r3, #1
 800c54c:	e000      	b.n	800c550 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800c54e:	2300      	movs	r3, #0
 800c550:	2b00      	cmp	r3, #0
 800c552:	d007      	beq.n	800c564 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c562:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800c564:	2300      	movs	r3, #0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3710      	adds	r7, #16
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	40012c00 	.word	0x40012c00
 800c574:	40013400 	.word	0x40013400
 800c578:	40014000 	.word	0x40014000
 800c57c:	40014400 	.word	0x40014400
 800c580:	40014800 	.word	0x40014800
 800c584:	40015000 	.word	0x40015000

0800c588 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b086      	sub	sp, #24
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
 800c590:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d101      	bne.n	800c59c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c598:	2301      	movs	r3, #1
 800c59a:	e0a2      	b.n	800c6e2 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c5a2:	b2db      	uxtb	r3, r3
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d111      	bne.n	800c5cc <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f001 fb29 	bl	800dc08 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d102      	bne.n	800c5c4 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	4a4a      	ldr	r2, [pc, #296]	@ (800c6ec <HAL_TIM_Encoder_Init+0x164>)
 800c5c2:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	2202      	movs	r2, #2
 800c5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	689b      	ldr	r3, [r3, #8]
 800c5da:	687a      	ldr	r2, [r7, #4]
 800c5dc:	6812      	ldr	r2, [r2, #0]
 800c5de:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800c5e2:	f023 0307 	bic.w	r3, r3, #7
 800c5e6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681a      	ldr	r2, [r3, #0]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	3304      	adds	r3, #4
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	4610      	mov	r0, r2
 800c5f4:	f000 fe68 	bl	800d2c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	699b      	ldr	r3, [r3, #24]
 800c606:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	6a1b      	ldr	r3, [r3, #32]
 800c60e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	697a      	ldr	r2, [r7, #20]
 800c616:	4313      	orrs	r3, r2
 800c618:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c620:	f023 0303 	bic.w	r3, r3, #3
 800c624:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	689a      	ldr	r2, [r3, #8]
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	699b      	ldr	r3, [r3, #24]
 800c62e:	021b      	lsls	r3, r3, #8
 800c630:	4313      	orrs	r3, r2
 800c632:	693a      	ldr	r2, [r7, #16]
 800c634:	4313      	orrs	r3, r2
 800c636:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c63e:	f023 030c 	bic.w	r3, r3, #12
 800c642:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c64a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c64e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	68da      	ldr	r2, [r3, #12]
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	69db      	ldr	r3, [r3, #28]
 800c658:	021b      	lsls	r3, r3, #8
 800c65a:	4313      	orrs	r3, r2
 800c65c:	693a      	ldr	r2, [r7, #16]
 800c65e:	4313      	orrs	r3, r2
 800c660:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	691b      	ldr	r3, [r3, #16]
 800c666:	011a      	lsls	r2, r3, #4
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	6a1b      	ldr	r3, [r3, #32]
 800c66c:	031b      	lsls	r3, r3, #12
 800c66e:	4313      	orrs	r3, r2
 800c670:	693a      	ldr	r2, [r7, #16]
 800c672:	4313      	orrs	r3, r2
 800c674:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c67c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c684:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	685a      	ldr	r2, [r3, #4]
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	695b      	ldr	r3, [r3, #20]
 800c68e:	011b      	lsls	r3, r3, #4
 800c690:	4313      	orrs	r3, r2
 800c692:	68fa      	ldr	r2, [r7, #12]
 800c694:	4313      	orrs	r3, r2
 800c696:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	697a      	ldr	r2, [r7, #20]
 800c69e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	693a      	ldr	r2, [r7, #16]
 800c6a6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	68fa      	ldr	r2, [r7, #12]
 800c6ae:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2201      	movs	r2, #1
 800c6dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c6e0:	2300      	movs	r3, #0
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3718      	adds	r7, #24
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	08008169 	.word	0x08008169

0800c6f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
 800c6f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c700:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c708:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c710:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c718:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d110      	bne.n	800c742 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	2b01      	cmp	r3, #1
 800c724:	d102      	bne.n	800c72c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c726:	7b7b      	ldrb	r3, [r7, #13]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d001      	beq.n	800c730 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	e069      	b.n	800c804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2202      	movs	r2, #2
 800c734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2202      	movs	r2, #2
 800c73c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c740:	e031      	b.n	800c7a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	2b04      	cmp	r3, #4
 800c746:	d110      	bne.n	800c76a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c748:	7bbb      	ldrb	r3, [r7, #14]
 800c74a:	2b01      	cmp	r3, #1
 800c74c:	d102      	bne.n	800c754 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c74e:	7b3b      	ldrb	r3, [r7, #12]
 800c750:	2b01      	cmp	r3, #1
 800c752:	d001      	beq.n	800c758 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	e055      	b.n	800c804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2202      	movs	r2, #2
 800c75c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2202      	movs	r2, #2
 800c764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c768:	e01d      	b.n	800c7a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c76a:	7bfb      	ldrb	r3, [r7, #15]
 800c76c:	2b01      	cmp	r3, #1
 800c76e:	d108      	bne.n	800c782 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c770:	7bbb      	ldrb	r3, [r7, #14]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d105      	bne.n	800c782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c776:	7b7b      	ldrb	r3, [r7, #13]
 800c778:	2b01      	cmp	r3, #1
 800c77a:	d102      	bne.n	800c782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c77c:	7b3b      	ldrb	r3, [r7, #12]
 800c77e:	2b01      	cmp	r3, #1
 800c780:	d001      	beq.n	800c786 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800c782:	2301      	movs	r3, #1
 800c784:	e03e      	b.n	800c804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2202      	movs	r2, #2
 800c78a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2202      	movs	r2, #2
 800c792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2202      	movs	r2, #2
 800c79a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2202      	movs	r2, #2
 800c7a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <HAL_TIM_Encoder_Start+0xc4>
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	2b04      	cmp	r3, #4
 800c7b0:	d008      	beq.n	800c7c4 <HAL_TIM_Encoder_Start+0xd4>
 800c7b2:	e00f      	b.n	800c7d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f001 f9fd 	bl	800dbbc <TIM_CCxChannelCmd>
      break;
 800c7c2:	e016      	b.n	800c7f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	2104      	movs	r1, #4
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f001 f9f5 	bl	800dbbc <TIM_CCxChannelCmd>
      break;
 800c7d2:	e00e      	b.n	800c7f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2201      	movs	r2, #1
 800c7da:	2100      	movs	r1, #0
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f001 f9ed 	bl	800dbbc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	2104      	movs	r1, #4
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f001 f9e6 	bl	800dbbc <TIM_CCxChannelCmd>
      break;
 800c7f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f042 0201 	orr.w	r2, r2, #1
 800c800:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c802:	2300      	movs	r3, #0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3710      	adds	r7, #16
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b084      	sub	sp, #16
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	68db      	ldr	r3, [r3, #12]
 800c81a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	691b      	ldr	r3, [r3, #16]
 800c822:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	f003 0302 	and.w	r3, r3, #2
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d026      	beq.n	800c87c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	f003 0302 	and.w	r3, r3, #2
 800c834:	2b00      	cmp	r3, #0
 800c836:	d021      	beq.n	800c87c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f06f 0202 	mvn.w	r2, #2
 800c840:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2201      	movs	r2, #1
 800c846:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	699b      	ldr	r3, [r3, #24]
 800c84e:	f003 0303 	and.w	r3, r3, #3
 800c852:	2b00      	cmp	r3, #0
 800c854:	d005      	beq.n	800c862 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	4798      	blx	r3
 800c860:	e009      	b.n	800c876 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2200      	movs	r2, #0
 800c87a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	f003 0304 	and.w	r3, r3, #4
 800c882:	2b00      	cmp	r3, #0
 800c884:	d026      	beq.n	800c8d4 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	f003 0304 	and.w	r3, r3, #4
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d021      	beq.n	800c8d4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	f06f 0204 	mvn.w	r2, #4
 800c898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2202      	movs	r2, #2
 800c89e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	699b      	ldr	r3, [r3, #24]
 800c8a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d005      	beq.n	800c8ba <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	4798      	blx	r3
 800c8b8:	e009      	b.n	800c8ce <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8c0:	6878      	ldr	r0, [r7, #4]
 800c8c2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	f003 0308 	and.w	r3, r3, #8
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d026      	beq.n	800c92c <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f003 0308 	and.w	r3, r3, #8
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d021      	beq.n	800c92c <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f06f 0208 	mvn.w	r2, #8
 800c8f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2204      	movs	r2, #4
 800c8f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	69db      	ldr	r3, [r3, #28]
 800c8fe:	f003 0303 	and.w	r3, r3, #3
 800c902:	2b00      	cmp	r3, #0
 800c904:	d005      	beq.n	800c912 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	4798      	blx	r3
 800c910:	e009      	b.n	800c926 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2200      	movs	r2, #0
 800c92a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	f003 0310 	and.w	r3, r3, #16
 800c932:	2b00      	cmp	r3, #0
 800c934:	d026      	beq.n	800c984 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	f003 0310 	and.w	r3, r3, #16
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d021      	beq.n	800c984 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f06f 0210 	mvn.w	r2, #16
 800c948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2208      	movs	r2, #8
 800c94e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	69db      	ldr	r3, [r3, #28]
 800c956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d005      	beq.n	800c96a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	4798      	blx	r3
 800c968:	e009      	b.n	800c97e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2200      	movs	r2, #0
 800c982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	f003 0301 	and.w	r3, r3, #1
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d00e      	beq.n	800c9ac <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	f003 0301 	and.w	r3, r3, #1
 800c994:	2b00      	cmp	r3, #0
 800c996:	d009      	beq.n	800c9ac <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	f06f 0201 	mvn.w	r2, #1
 800c9a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d104      	bne.n	800c9c0 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d00e      	beq.n	800c9de <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d009      	beq.n	800c9de <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c9d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d00e      	beq.n	800ca06 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d009      	beq.n	800ca06 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c9fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d00e      	beq.n	800ca2e <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d009      	beq.n	800ca2e <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ca22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f003 0320 	and.w	r3, r3, #32
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d00e      	beq.n	800ca56 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f003 0320 	and.w	r3, r3, #32
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d009      	beq.n	800ca56 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	f06f 0220 	mvn.w	r2, #32
 800ca4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d00e      	beq.n	800ca7e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d009      	beq.n	800ca7e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800ca72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d00e      	beq.n	800caa6 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d009      	beq.n	800caa6 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800ca9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800caac:	2b00      	cmp	r3, #0
 800caae:	d00e      	beq.n	800cace <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d009      	beq.n	800cace <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800cac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d00e      	beq.n	800caf6 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d009      	beq.n	800caf6 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800caea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800caf6:	bf00      	nop
 800caf8:	3710      	adds	r7, #16
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
	...

0800cb00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b086      	sub	sp, #24
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	60b9      	str	r1, [r7, #8]
 800cb0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d101      	bne.n	800cb1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cb1a:	2302      	movs	r3, #2
 800cb1c:	e0ff      	b.n	800cd1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2201      	movs	r2, #1
 800cb22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2b14      	cmp	r3, #20
 800cb2a:	f200 80f0 	bhi.w	800cd0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cb2e:	a201      	add	r2, pc, #4	@ (adr r2, 800cb34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cb30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb34:	0800cb89 	.word	0x0800cb89
 800cb38:	0800cd0f 	.word	0x0800cd0f
 800cb3c:	0800cd0f 	.word	0x0800cd0f
 800cb40:	0800cd0f 	.word	0x0800cd0f
 800cb44:	0800cbc9 	.word	0x0800cbc9
 800cb48:	0800cd0f 	.word	0x0800cd0f
 800cb4c:	0800cd0f 	.word	0x0800cd0f
 800cb50:	0800cd0f 	.word	0x0800cd0f
 800cb54:	0800cc0b 	.word	0x0800cc0b
 800cb58:	0800cd0f 	.word	0x0800cd0f
 800cb5c:	0800cd0f 	.word	0x0800cd0f
 800cb60:	0800cd0f 	.word	0x0800cd0f
 800cb64:	0800cc4b 	.word	0x0800cc4b
 800cb68:	0800cd0f 	.word	0x0800cd0f
 800cb6c:	0800cd0f 	.word	0x0800cd0f
 800cb70:	0800cd0f 	.word	0x0800cd0f
 800cb74:	0800cc8d 	.word	0x0800cc8d
 800cb78:	0800cd0f 	.word	0x0800cd0f
 800cb7c:	0800cd0f 	.word	0x0800cd0f
 800cb80:	0800cd0f 	.word	0x0800cd0f
 800cb84:	0800cccd 	.word	0x0800cccd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	68b9      	ldr	r1, [r7, #8]
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f000 fc4e 	bl	800d430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	699a      	ldr	r2, [r3, #24]
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f042 0208 	orr.w	r2, r2, #8
 800cba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	699a      	ldr	r2, [r3, #24]
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f022 0204 	bic.w	r2, r2, #4
 800cbb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	6999      	ldr	r1, [r3, #24]
 800cbba:	68bb      	ldr	r3, [r7, #8]
 800cbbc:	691a      	ldr	r2, [r3, #16]
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	430a      	orrs	r2, r1
 800cbc4:	619a      	str	r2, [r3, #24]
      break;
 800cbc6:	e0a5      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	68b9      	ldr	r1, [r7, #8]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f000 fcc8 	bl	800d564 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	699a      	ldr	r2, [r3, #24]
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cbe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	699a      	ldr	r2, [r3, #24]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cbf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	6999      	ldr	r1, [r3, #24]
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	691b      	ldr	r3, [r3, #16]
 800cbfe:	021a      	lsls	r2, r3, #8
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	430a      	orrs	r2, r1
 800cc06:	619a      	str	r2, [r3, #24]
      break;
 800cc08:	e084      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	68b9      	ldr	r1, [r7, #8]
 800cc10:	4618      	mov	r0, r3
 800cc12:	f000 fd3b 	bl	800d68c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	69da      	ldr	r2, [r3, #28]
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f042 0208 	orr.w	r2, r2, #8
 800cc24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	69da      	ldr	r2, [r3, #28]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f022 0204 	bic.w	r2, r2, #4
 800cc34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	69d9      	ldr	r1, [r3, #28]
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	691a      	ldr	r2, [r3, #16]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	430a      	orrs	r2, r1
 800cc46:	61da      	str	r2, [r3, #28]
      break;
 800cc48:	e064      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	68b9      	ldr	r1, [r7, #8]
 800cc50:	4618      	mov	r0, r3
 800cc52:	f000 fdad 	bl	800d7b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	69da      	ldr	r2, [r3, #28]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	69da      	ldr	r2, [r3, #28]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cc74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	69d9      	ldr	r1, [r3, #28]
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	691b      	ldr	r3, [r3, #16]
 800cc80:	021a      	lsls	r2, r3, #8
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	430a      	orrs	r2, r1
 800cc88:	61da      	str	r2, [r3, #28]
      break;
 800cc8a:	e043      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	68b9      	ldr	r1, [r7, #8]
 800cc92:	4618      	mov	r0, r3
 800cc94:	f000 fe20 	bl	800d8d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f042 0208 	orr.w	r2, r2, #8
 800cca6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	f022 0204 	bic.w	r2, r2, #4
 800ccb6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	691a      	ldr	r2, [r3, #16]
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	430a      	orrs	r2, r1
 800ccc8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ccca:	e023      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	68b9      	ldr	r1, [r7, #8]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f000 fe6a 	bl	800d9ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cce6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ccf6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	691b      	ldr	r3, [r3, #16]
 800cd02:	021a      	lsls	r2, r3, #8
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	430a      	orrs	r2, r1
 800cd0a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800cd0c:	e002      	b.n	800cd14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800cd0e:	2301      	movs	r3, #1
 800cd10:	75fb      	strb	r3, [r7, #23]
      break;
 800cd12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cd1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	3718      	adds	r7, #24
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}
 800cd26:	bf00      	nop

0800cd28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b084      	sub	sp, #16
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd32:	2300      	movs	r3, #0
 800cd34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d101      	bne.n	800cd44 <HAL_TIM_ConfigClockSource+0x1c>
 800cd40:	2302      	movs	r3, #2
 800cd42:	e0f6      	b.n	800cf32 <HAL_TIM_ConfigClockSource+0x20a>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2201      	movs	r2, #1
 800cd48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2202      	movs	r2, #2
 800cd50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800cd62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cd66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cd6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	68ba      	ldr	r2, [r7, #8]
 800cd76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	4a6f      	ldr	r2, [pc, #444]	@ (800cf3c <HAL_TIM_ConfigClockSource+0x214>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	f000 80c1 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cd84:	4a6d      	ldr	r2, [pc, #436]	@ (800cf3c <HAL_TIM_ConfigClockSource+0x214>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	f200 80c6 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cd8c:	4a6c      	ldr	r2, [pc, #432]	@ (800cf40 <HAL_TIM_ConfigClockSource+0x218>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	f000 80b9 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cd94:	4a6a      	ldr	r2, [pc, #424]	@ (800cf40 <HAL_TIM_ConfigClockSource+0x218>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	f200 80be 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cd9c:	4a69      	ldr	r2, [pc, #420]	@ (800cf44 <HAL_TIM_ConfigClockSource+0x21c>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	f000 80b1 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cda4:	4a67      	ldr	r2, [pc, #412]	@ (800cf44 <HAL_TIM_ConfigClockSource+0x21c>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	f200 80b6 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdac:	4a66      	ldr	r2, [pc, #408]	@ (800cf48 <HAL_TIM_ConfigClockSource+0x220>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	f000 80a9 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cdb4:	4a64      	ldr	r2, [pc, #400]	@ (800cf48 <HAL_TIM_ConfigClockSource+0x220>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	f200 80ae 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdbc:	4a63      	ldr	r2, [pc, #396]	@ (800cf4c <HAL_TIM_ConfigClockSource+0x224>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	f000 80a1 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cdc4:	4a61      	ldr	r2, [pc, #388]	@ (800cf4c <HAL_TIM_ConfigClockSource+0x224>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	f200 80a6 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdcc:	4a60      	ldr	r2, [pc, #384]	@ (800cf50 <HAL_TIM_ConfigClockSource+0x228>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	f000 8099 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cdd4:	4a5e      	ldr	r2, [pc, #376]	@ (800cf50 <HAL_TIM_ConfigClockSource+0x228>)
 800cdd6:	4293      	cmp	r3, r2
 800cdd8:	f200 809e 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cddc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cde0:	f000 8091 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cde4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cde8:	f200 8096 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cdf0:	f000 8089 	beq.w	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800cdf4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cdf8:	f200 808e 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800cdfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ce00:	d03e      	beq.n	800ce80 <HAL_TIM_ConfigClockSource+0x158>
 800ce02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ce06:	f200 8087 	bhi.w	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce0e:	f000 8086 	beq.w	800cf1e <HAL_TIM_ConfigClockSource+0x1f6>
 800ce12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce16:	d87f      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce18:	2b70      	cmp	r3, #112	@ 0x70
 800ce1a:	d01a      	beq.n	800ce52 <HAL_TIM_ConfigClockSource+0x12a>
 800ce1c:	2b70      	cmp	r3, #112	@ 0x70
 800ce1e:	d87b      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce20:	2b60      	cmp	r3, #96	@ 0x60
 800ce22:	d050      	beq.n	800cec6 <HAL_TIM_ConfigClockSource+0x19e>
 800ce24:	2b60      	cmp	r3, #96	@ 0x60
 800ce26:	d877      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce28:	2b50      	cmp	r3, #80	@ 0x50
 800ce2a:	d03c      	beq.n	800cea6 <HAL_TIM_ConfigClockSource+0x17e>
 800ce2c:	2b50      	cmp	r3, #80	@ 0x50
 800ce2e:	d873      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce30:	2b40      	cmp	r3, #64	@ 0x40
 800ce32:	d058      	beq.n	800cee6 <HAL_TIM_ConfigClockSource+0x1be>
 800ce34:	2b40      	cmp	r3, #64	@ 0x40
 800ce36:	d86f      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce38:	2b30      	cmp	r3, #48	@ 0x30
 800ce3a:	d064      	beq.n	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800ce3c:	2b30      	cmp	r3, #48	@ 0x30
 800ce3e:	d86b      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce40:	2b20      	cmp	r3, #32
 800ce42:	d060      	beq.n	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800ce44:	2b20      	cmp	r3, #32
 800ce46:	d867      	bhi.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d05c      	beq.n	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800ce4c:	2b10      	cmp	r3, #16
 800ce4e:	d05a      	beq.n	800cf06 <HAL_TIM_ConfigClockSource+0x1de>
 800ce50:	e062      	b.n	800cf18 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce56:	683b      	ldr	r3, [r7, #0]
 800ce58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce62:	f000 fe8b 	bl	800db7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	689b      	ldr	r3, [r3, #8]
 800ce6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ce74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	68ba      	ldr	r2, [r7, #8]
 800ce7c:	609a      	str	r2, [r3, #8]
      break;
 800ce7e:	e04f      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce90:	f000 fe74 	bl	800db7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	689a      	ldr	r2, [r3, #8]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cea2:	609a      	str	r2, [r3, #8]
      break;
 800cea4:	e03c      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	f000 fde6 	bl	800da84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	2150      	movs	r1, #80	@ 0x50
 800cebe:	4618      	mov	r0, r3
 800cec0:	f000 fe3f 	bl	800db42 <TIM_ITRx_SetConfig>
      break;
 800cec4:	e02c      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ced2:	461a      	mov	r2, r3
 800ced4:	f000 fe05 	bl	800dae2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	2160      	movs	r1, #96	@ 0x60
 800cede:	4618      	mov	r0, r3
 800cee0:	f000 fe2f 	bl	800db42 <TIM_ITRx_SetConfig>
      break;
 800cee4:	e01c      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cef2:	461a      	mov	r2, r3
 800cef4:	f000 fdc6 	bl	800da84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	2140      	movs	r1, #64	@ 0x40
 800cefe:	4618      	mov	r0, r3
 800cf00:	f000 fe1f 	bl	800db42 <TIM_ITRx_SetConfig>
      break;
 800cf04:	e00c      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681a      	ldr	r2, [r3, #0]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4619      	mov	r1, r3
 800cf10:	4610      	mov	r0, r2
 800cf12:	f000 fe16 	bl	800db42 <TIM_ITRx_SetConfig>
      break;
 800cf16:	e003      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	73fb      	strb	r3, [r7, #15]
      break;
 800cf1c:	e000      	b.n	800cf20 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800cf1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cf30:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3710      	adds	r7, #16
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	00100070 	.word	0x00100070
 800cf40:	00100060 	.word	0x00100060
 800cf44:	00100050 	.word	0x00100050
 800cf48:	00100040 	.word	0x00100040
 800cf4c:	00100030 	.word	0x00100030
 800cf50:	00100020 	.word	0x00100020

0800cf54 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b083      	sub	sp, #12
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800cf5c:	bf00      	nop
 800cf5e:	370c      	adds	r7, #12
 800cf60:	46bd      	mov	sp, r7
 800cf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf66:	4770      	bx	lr

0800cf68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b083      	sub	sp, #12
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cf70:	bf00      	nop
 800cf72:	370c      	adds	r7, #12
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	b083      	sub	sp, #12
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cf84:	bf00      	nop
 800cf86:	370c      	adds	r7, #12
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8e:	4770      	bx	lr

0800cf90 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cf90:	b480      	push	{r7}
 800cf92:	b083      	sub	sp, #12
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800cf98:	bf00      	nop
 800cf9a:	370c      	adds	r7, #12
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr

0800cfa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cfac:	bf00      	nop
 800cfae:	370c      	adds	r7, #12
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb6:	4770      	bx	lr

0800cfb8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cfd4:	bf00      	nop
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800cfe8:	bf00      	nop
 800cfea:	370c      	adds	r7, #12
 800cfec:	46bd      	mov	sp, r7
 800cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff2:	4770      	bx	lr

0800cff4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800cffc:	bf00      	nop
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800d008:	b480      	push	{r7}
 800d00a:	b087      	sub	sp, #28
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	60f8      	str	r0, [r7, #12]
 800d010:	460b      	mov	r3, r1
 800d012:	607a      	str	r2, [r7, #4]
 800d014:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800d016:	2300      	movs	r3, #0
 800d018:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d101      	bne.n	800d024 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	e14a      	b.n	800d2ba <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	f040 80dd 	bne.w	800d1ec <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800d032:	7afb      	ldrb	r3, [r7, #11]
 800d034:	2b1f      	cmp	r3, #31
 800d036:	f200 80d6 	bhi.w	800d1e6 <HAL_TIM_RegisterCallback+0x1de>
 800d03a:	a201      	add	r2, pc, #4	@ (adr r2, 800d040 <HAL_TIM_RegisterCallback+0x38>)
 800d03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d040:	0800d0c1 	.word	0x0800d0c1
 800d044:	0800d0c9 	.word	0x0800d0c9
 800d048:	0800d0d1 	.word	0x0800d0d1
 800d04c:	0800d0d9 	.word	0x0800d0d9
 800d050:	0800d0e1 	.word	0x0800d0e1
 800d054:	0800d0e9 	.word	0x0800d0e9
 800d058:	0800d0f1 	.word	0x0800d0f1
 800d05c:	0800d0f9 	.word	0x0800d0f9
 800d060:	0800d101 	.word	0x0800d101
 800d064:	0800d109 	.word	0x0800d109
 800d068:	0800d111 	.word	0x0800d111
 800d06c:	0800d119 	.word	0x0800d119
 800d070:	0800d121 	.word	0x0800d121
 800d074:	0800d129 	.word	0x0800d129
 800d078:	0800d133 	.word	0x0800d133
 800d07c:	0800d13d 	.word	0x0800d13d
 800d080:	0800d147 	.word	0x0800d147
 800d084:	0800d151 	.word	0x0800d151
 800d088:	0800d15b 	.word	0x0800d15b
 800d08c:	0800d165 	.word	0x0800d165
 800d090:	0800d16f 	.word	0x0800d16f
 800d094:	0800d179 	.word	0x0800d179
 800d098:	0800d183 	.word	0x0800d183
 800d09c:	0800d18d 	.word	0x0800d18d
 800d0a0:	0800d197 	.word	0x0800d197
 800d0a4:	0800d1a1 	.word	0x0800d1a1
 800d0a8:	0800d1ab 	.word	0x0800d1ab
 800d0ac:	0800d1b5 	.word	0x0800d1b5
 800d0b0:	0800d1bf 	.word	0x0800d1bf
 800d0b4:	0800d1c9 	.word	0x0800d1c9
 800d0b8:	0800d1d3 	.word	0x0800d1d3
 800d0bc:	0800d1dd 	.word	0x0800d1dd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	687a      	ldr	r2, [r7, #4]
 800d0c4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800d0c6:	e0f7      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	687a      	ldr	r2, [r7, #4]
 800d0cc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800d0ce:	e0f3      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800d0d6:	e0ef      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	687a      	ldr	r2, [r7, #4]
 800d0dc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800d0de:	e0eb      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	687a      	ldr	r2, [r7, #4]
 800d0e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800d0e6:	e0e7      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	687a      	ldr	r2, [r7, #4]
 800d0ec:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800d0ee:	e0e3      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	687a      	ldr	r2, [r7, #4]
 800d0f4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800d0f6:	e0df      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800d0fe:	e0db      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	687a      	ldr	r2, [r7, #4]
 800d104:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800d106:	e0d7      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800d10e:	e0d3      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	687a      	ldr	r2, [r7, #4]
 800d114:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800d116:	e0cf      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	687a      	ldr	r2, [r7, #4]
 800d11c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800d11e:	e0cb      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800d126:	e0c7      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800d130:	e0c2      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800d13a:	e0bd      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800d144:	e0b8      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	687a      	ldr	r2, [r7, #4]
 800d14a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800d14e:	e0b3      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	687a      	ldr	r2, [r7, #4]
 800d154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800d158:	e0ae      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800d162:	e0a9      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	687a      	ldr	r2, [r7, #4]
 800d168:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800d16c:	e0a4      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800d176:	e09f      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800d180:	e09a      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800d18a:	e095      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800d194:	e090      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800d19e:	e08b      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800d1a8:	e086      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	687a      	ldr	r2, [r7, #4]
 800d1ae:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800d1b2:	e081      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	687a      	ldr	r2, [r7, #4]
 800d1b8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800d1bc:	e07c      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800d1c6:	e077      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	687a      	ldr	r2, [r7, #4]
 800d1cc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800d1d0:	e072      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800d1da:	e06d      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	687a      	ldr	r2, [r7, #4]
 800d1e0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800d1e4:	e068      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	75fb      	strb	r3, [r7, #23]
        break;
 800d1ea:	e065      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d15d      	bne.n	800d2b4 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800d1f8:	7afb      	ldrb	r3, [r7, #11]
 800d1fa:	2b0d      	cmp	r3, #13
 800d1fc:	d857      	bhi.n	800d2ae <HAL_TIM_RegisterCallback+0x2a6>
 800d1fe:	a201      	add	r2, pc, #4	@ (adr r2, 800d204 <HAL_TIM_RegisterCallback+0x1fc>)
 800d200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d204:	0800d23d 	.word	0x0800d23d
 800d208:	0800d245 	.word	0x0800d245
 800d20c:	0800d24d 	.word	0x0800d24d
 800d210:	0800d255 	.word	0x0800d255
 800d214:	0800d25d 	.word	0x0800d25d
 800d218:	0800d265 	.word	0x0800d265
 800d21c:	0800d26d 	.word	0x0800d26d
 800d220:	0800d275 	.word	0x0800d275
 800d224:	0800d27d 	.word	0x0800d27d
 800d228:	0800d285 	.word	0x0800d285
 800d22c:	0800d28d 	.word	0x0800d28d
 800d230:	0800d295 	.word	0x0800d295
 800d234:	0800d29d 	.word	0x0800d29d
 800d238:	0800d2a5 	.word	0x0800d2a5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	687a      	ldr	r2, [r7, #4]
 800d240:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800d242:	e039      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800d24a:	e035      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	687a      	ldr	r2, [r7, #4]
 800d250:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800d252:	e031      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	687a      	ldr	r2, [r7, #4]
 800d258:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800d25a:	e02d      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800d262:	e029      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	687a      	ldr	r2, [r7, #4]
 800d268:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800d26a:	e025      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800d272:	e021      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	687a      	ldr	r2, [r7, #4]
 800d278:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800d27a:	e01d      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	687a      	ldr	r2, [r7, #4]
 800d280:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800d282:	e019      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800d28a:	e015      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800d292:	e011      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	687a      	ldr	r2, [r7, #4]
 800d298:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800d29a:	e00d      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800d2a2:	e009      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	687a      	ldr	r2, [r7, #4]
 800d2a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800d2ac:	e004      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	75fb      	strb	r3, [r7, #23]
        break;
 800d2b2:	e001      	b.n	800d2b8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d2b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	371c      	adds	r7, #28
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop

0800d2c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b085      	sub	sp, #20
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
 800d2d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a4c      	ldr	r2, [pc, #304]	@ (800d40c <TIM_Base_SetConfig+0x144>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d017      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2e6:	d013      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a49      	ldr	r2, [pc, #292]	@ (800d410 <TIM_Base_SetConfig+0x148>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d00f      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	4a48      	ldr	r2, [pc, #288]	@ (800d414 <TIM_Base_SetConfig+0x14c>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d00b      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	4a47      	ldr	r2, [pc, #284]	@ (800d418 <TIM_Base_SetConfig+0x150>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d007      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	4a46      	ldr	r2, [pc, #280]	@ (800d41c <TIM_Base_SetConfig+0x154>)
 800d304:	4293      	cmp	r3, r2
 800d306:	d003      	beq.n	800d310 <TIM_Base_SetConfig+0x48>
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	4a45      	ldr	r2, [pc, #276]	@ (800d420 <TIM_Base_SetConfig+0x158>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d108      	bne.n	800d322 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d316:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	685b      	ldr	r3, [r3, #4]
 800d31c:	68fa      	ldr	r2, [r7, #12]
 800d31e:	4313      	orrs	r3, r2
 800d320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	4a39      	ldr	r2, [pc, #228]	@ (800d40c <TIM_Base_SetConfig+0x144>)
 800d326:	4293      	cmp	r3, r2
 800d328:	d023      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d330:	d01f      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	4a36      	ldr	r2, [pc, #216]	@ (800d410 <TIM_Base_SetConfig+0x148>)
 800d336:	4293      	cmp	r3, r2
 800d338:	d01b      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	4a35      	ldr	r2, [pc, #212]	@ (800d414 <TIM_Base_SetConfig+0x14c>)
 800d33e:	4293      	cmp	r3, r2
 800d340:	d017      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	4a34      	ldr	r2, [pc, #208]	@ (800d418 <TIM_Base_SetConfig+0x150>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d013      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	4a33      	ldr	r2, [pc, #204]	@ (800d41c <TIM_Base_SetConfig+0x154>)
 800d34e:	4293      	cmp	r3, r2
 800d350:	d00f      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	4a33      	ldr	r2, [pc, #204]	@ (800d424 <TIM_Base_SetConfig+0x15c>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d00b      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	4a32      	ldr	r2, [pc, #200]	@ (800d428 <TIM_Base_SetConfig+0x160>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d007      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	4a31      	ldr	r2, [pc, #196]	@ (800d42c <TIM_Base_SetConfig+0x164>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d003      	beq.n	800d372 <TIM_Base_SetConfig+0xaa>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	4a2c      	ldr	r2, [pc, #176]	@ (800d420 <TIM_Base_SetConfig+0x158>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d108      	bne.n	800d384 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	68db      	ldr	r3, [r3, #12]
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	4313      	orrs	r3, r2
 800d382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	695b      	ldr	r3, [r3, #20]
 800d38e:	4313      	orrs	r3, r2
 800d390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	68fa      	ldr	r2, [r7, #12]
 800d396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	689a      	ldr	r2, [r3, #8]
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	681a      	ldr	r2, [r3, #0]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	4a18      	ldr	r2, [pc, #96]	@ (800d40c <TIM_Base_SetConfig+0x144>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d013      	beq.n	800d3d8 <TIM_Base_SetConfig+0x110>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	4a1a      	ldr	r2, [pc, #104]	@ (800d41c <TIM_Base_SetConfig+0x154>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d00f      	beq.n	800d3d8 <TIM_Base_SetConfig+0x110>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	4a1a      	ldr	r2, [pc, #104]	@ (800d424 <TIM_Base_SetConfig+0x15c>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d00b      	beq.n	800d3d8 <TIM_Base_SetConfig+0x110>
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	4a19      	ldr	r2, [pc, #100]	@ (800d428 <TIM_Base_SetConfig+0x160>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d007      	beq.n	800d3d8 <TIM_Base_SetConfig+0x110>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	4a18      	ldr	r2, [pc, #96]	@ (800d42c <TIM_Base_SetConfig+0x164>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d003      	beq.n	800d3d8 <TIM_Base_SetConfig+0x110>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	4a13      	ldr	r2, [pc, #76]	@ (800d420 <TIM_Base_SetConfig+0x158>)
 800d3d4:	4293      	cmp	r3, r2
 800d3d6:	d103      	bne.n	800d3e0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	691a      	ldr	r2, [r3, #16]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	691b      	ldr	r3, [r3, #16]
 800d3ea:	f003 0301 	and.w	r3, r3, #1
 800d3ee:	2b01      	cmp	r3, #1
 800d3f0:	d105      	bne.n	800d3fe <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	691b      	ldr	r3, [r3, #16]
 800d3f6:	f023 0201 	bic.w	r2, r3, #1
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	611a      	str	r2, [r3, #16]
  }
}
 800d3fe:	bf00      	nop
 800d400:	3714      	adds	r7, #20
 800d402:	46bd      	mov	sp, r7
 800d404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d408:	4770      	bx	lr
 800d40a:	bf00      	nop
 800d40c:	40012c00 	.word	0x40012c00
 800d410:	40000400 	.word	0x40000400
 800d414:	40000800 	.word	0x40000800
 800d418:	40000c00 	.word	0x40000c00
 800d41c:	40013400 	.word	0x40013400
 800d420:	40015000 	.word	0x40015000
 800d424:	40014000 	.word	0x40014000
 800d428:	40014400 	.word	0x40014400
 800d42c:	40014800 	.word	0x40014800

0800d430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d430:	b480      	push	{r7}
 800d432:	b087      	sub	sp, #28
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6a1b      	ldr	r3, [r3, #32]
 800d43e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6a1b      	ldr	r3, [r3, #32]
 800d444:	f023 0201 	bic.w	r2, r3, #1
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	699b      	ldr	r3, [r3, #24]
 800d456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d45e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f023 0303 	bic.w	r3, r3, #3
 800d46a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	68fa      	ldr	r2, [r7, #12]
 800d472:	4313      	orrs	r3, r2
 800d474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	f023 0302 	bic.w	r3, r3, #2
 800d47c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	689b      	ldr	r3, [r3, #8]
 800d482:	697a      	ldr	r2, [r7, #20]
 800d484:	4313      	orrs	r3, r2
 800d486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	4a30      	ldr	r2, [pc, #192]	@ (800d54c <TIM_OC1_SetConfig+0x11c>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d013      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x88>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	4a2f      	ldr	r2, [pc, #188]	@ (800d550 <TIM_OC1_SetConfig+0x120>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d00f      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x88>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	4a2e      	ldr	r2, [pc, #184]	@ (800d554 <TIM_OC1_SetConfig+0x124>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d00b      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x88>
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	4a2d      	ldr	r2, [pc, #180]	@ (800d558 <TIM_OC1_SetConfig+0x128>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d007      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x88>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	4a2c      	ldr	r2, [pc, #176]	@ (800d55c <TIM_OC1_SetConfig+0x12c>)
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	d003      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x88>
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	4a2b      	ldr	r2, [pc, #172]	@ (800d560 <TIM_OC1_SetConfig+0x130>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d10c      	bne.n	800d4d2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d4b8:	697b      	ldr	r3, [r7, #20]
 800d4ba:	f023 0308 	bic.w	r3, r3, #8
 800d4be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	68db      	ldr	r3, [r3, #12]
 800d4c4:	697a      	ldr	r2, [r7, #20]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	f023 0304 	bic.w	r3, r3, #4
 800d4d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	4a1d      	ldr	r2, [pc, #116]	@ (800d54c <TIM_OC1_SetConfig+0x11c>)
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	d013      	beq.n	800d502 <TIM_OC1_SetConfig+0xd2>
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	4a1c      	ldr	r2, [pc, #112]	@ (800d550 <TIM_OC1_SetConfig+0x120>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d00f      	beq.n	800d502 <TIM_OC1_SetConfig+0xd2>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	4a1b      	ldr	r2, [pc, #108]	@ (800d554 <TIM_OC1_SetConfig+0x124>)
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	d00b      	beq.n	800d502 <TIM_OC1_SetConfig+0xd2>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	4a1a      	ldr	r2, [pc, #104]	@ (800d558 <TIM_OC1_SetConfig+0x128>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d007      	beq.n	800d502 <TIM_OC1_SetConfig+0xd2>
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	4a19      	ldr	r2, [pc, #100]	@ (800d55c <TIM_OC1_SetConfig+0x12c>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d003      	beq.n	800d502 <TIM_OC1_SetConfig+0xd2>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	4a18      	ldr	r2, [pc, #96]	@ (800d560 <TIM_OC1_SetConfig+0x130>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d111      	bne.n	800d526 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	695b      	ldr	r3, [r3, #20]
 800d516:	693a      	ldr	r2, [r7, #16]
 800d518:	4313      	orrs	r3, r2
 800d51a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	699b      	ldr	r3, [r3, #24]
 800d520:	693a      	ldr	r2, [r7, #16]
 800d522:	4313      	orrs	r3, r2
 800d524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	693a      	ldr	r2, [r7, #16]
 800d52a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	68fa      	ldr	r2, [r7, #12]
 800d530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	685a      	ldr	r2, [r3, #4]
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	697a      	ldr	r2, [r7, #20]
 800d53e:	621a      	str	r2, [r3, #32]
}
 800d540:	bf00      	nop
 800d542:	371c      	adds	r7, #28
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr
 800d54c:	40012c00 	.word	0x40012c00
 800d550:	40013400 	.word	0x40013400
 800d554:	40014000 	.word	0x40014000
 800d558:	40014400 	.word	0x40014400
 800d55c:	40014800 	.word	0x40014800
 800d560:	40015000 	.word	0x40015000

0800d564 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d564:	b480      	push	{r7}
 800d566:	b087      	sub	sp, #28
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	6a1b      	ldr	r3, [r3, #32]
 800d578:	f023 0210 	bic.w	r2, r3, #16
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	685b      	ldr	r3, [r3, #4]
 800d584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	699b      	ldr	r3, [r3, #24]
 800d58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d59e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	021b      	lsls	r3, r3, #8
 800d5a6:	68fa      	ldr	r2, [r7, #12]
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	f023 0320 	bic.w	r3, r3, #32
 800d5b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	689b      	ldr	r3, [r3, #8]
 800d5b8:	011b      	lsls	r3, r3, #4
 800d5ba:	697a      	ldr	r2, [r7, #20]
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	4a2c      	ldr	r2, [pc, #176]	@ (800d674 <TIM_OC2_SetConfig+0x110>)
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d007      	beq.n	800d5d8 <TIM_OC2_SetConfig+0x74>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a2b      	ldr	r2, [pc, #172]	@ (800d678 <TIM_OC2_SetConfig+0x114>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d003      	beq.n	800d5d8 <TIM_OC2_SetConfig+0x74>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	4a2a      	ldr	r2, [pc, #168]	@ (800d67c <TIM_OC2_SetConfig+0x118>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d10d      	bne.n	800d5f4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d5d8:	697b      	ldr	r3, [r7, #20]
 800d5da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	68db      	ldr	r3, [r3, #12]
 800d5e4:	011b      	lsls	r3, r3, #4
 800d5e6:	697a      	ldr	r2, [r7, #20]
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	4a1f      	ldr	r2, [pc, #124]	@ (800d674 <TIM_OC2_SetConfig+0x110>)
 800d5f8:	4293      	cmp	r3, r2
 800d5fa:	d013      	beq.n	800d624 <TIM_OC2_SetConfig+0xc0>
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	4a1e      	ldr	r2, [pc, #120]	@ (800d678 <TIM_OC2_SetConfig+0x114>)
 800d600:	4293      	cmp	r3, r2
 800d602:	d00f      	beq.n	800d624 <TIM_OC2_SetConfig+0xc0>
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	4a1e      	ldr	r2, [pc, #120]	@ (800d680 <TIM_OC2_SetConfig+0x11c>)
 800d608:	4293      	cmp	r3, r2
 800d60a:	d00b      	beq.n	800d624 <TIM_OC2_SetConfig+0xc0>
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	4a1d      	ldr	r2, [pc, #116]	@ (800d684 <TIM_OC2_SetConfig+0x120>)
 800d610:	4293      	cmp	r3, r2
 800d612:	d007      	beq.n	800d624 <TIM_OC2_SetConfig+0xc0>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	4a1c      	ldr	r2, [pc, #112]	@ (800d688 <TIM_OC2_SetConfig+0x124>)
 800d618:	4293      	cmp	r3, r2
 800d61a:	d003      	beq.n	800d624 <TIM_OC2_SetConfig+0xc0>
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	4a17      	ldr	r2, [pc, #92]	@ (800d67c <TIM_OC2_SetConfig+0x118>)
 800d620:	4293      	cmp	r3, r2
 800d622:	d113      	bne.n	800d64c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d624:	693b      	ldr	r3, [r7, #16]
 800d626:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d62a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d632:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	695b      	ldr	r3, [r3, #20]
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	693a      	ldr	r2, [r7, #16]
 800d63c:	4313      	orrs	r3, r2
 800d63e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	699b      	ldr	r3, [r3, #24]
 800d644:	009b      	lsls	r3, r3, #2
 800d646:	693a      	ldr	r2, [r7, #16]
 800d648:	4313      	orrs	r3, r2
 800d64a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	693a      	ldr	r2, [r7, #16]
 800d650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	68fa      	ldr	r2, [r7, #12]
 800d656:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	685a      	ldr	r2, [r3, #4]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	697a      	ldr	r2, [r7, #20]
 800d664:	621a      	str	r2, [r3, #32]
}
 800d666:	bf00      	nop
 800d668:	371c      	adds	r7, #28
 800d66a:	46bd      	mov	sp, r7
 800d66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d670:	4770      	bx	lr
 800d672:	bf00      	nop
 800d674:	40012c00 	.word	0x40012c00
 800d678:	40013400 	.word	0x40013400
 800d67c:	40015000 	.word	0x40015000
 800d680:	40014000 	.word	0x40014000
 800d684:	40014400 	.word	0x40014400
 800d688:	40014800 	.word	0x40014800

0800d68c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d68c:	b480      	push	{r7}
 800d68e:	b087      	sub	sp, #28
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
 800d694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6a1b      	ldr	r3, [r3, #32]
 800d69a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6a1b      	ldr	r3, [r3, #32]
 800d6a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	685b      	ldr	r3, [r3, #4]
 800d6ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	69db      	ldr	r3, [r3, #28]
 800d6b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d6ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f023 0303 	bic.w	r3, r3, #3
 800d6c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	68fa      	ldr	r2, [r7, #12]
 800d6ce:	4313      	orrs	r3, r2
 800d6d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d6d2:	697b      	ldr	r3, [r7, #20]
 800d6d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d6d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	689b      	ldr	r3, [r3, #8]
 800d6de:	021b      	lsls	r3, r3, #8
 800d6e0:	697a      	ldr	r2, [r7, #20]
 800d6e2:	4313      	orrs	r3, r2
 800d6e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	4a2b      	ldr	r2, [pc, #172]	@ (800d798 <TIM_OC3_SetConfig+0x10c>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d007      	beq.n	800d6fe <TIM_OC3_SetConfig+0x72>
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	4a2a      	ldr	r2, [pc, #168]	@ (800d79c <TIM_OC3_SetConfig+0x110>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d003      	beq.n	800d6fe <TIM_OC3_SetConfig+0x72>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	4a29      	ldr	r2, [pc, #164]	@ (800d7a0 <TIM_OC3_SetConfig+0x114>)
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	d10d      	bne.n	800d71a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d704:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	68db      	ldr	r3, [r3, #12]
 800d70a:	021b      	lsls	r3, r3, #8
 800d70c:	697a      	ldr	r2, [r7, #20]
 800d70e:	4313      	orrs	r3, r2
 800d710:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d718:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	4a1e      	ldr	r2, [pc, #120]	@ (800d798 <TIM_OC3_SetConfig+0x10c>)
 800d71e:	4293      	cmp	r3, r2
 800d720:	d013      	beq.n	800d74a <TIM_OC3_SetConfig+0xbe>
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	4a1d      	ldr	r2, [pc, #116]	@ (800d79c <TIM_OC3_SetConfig+0x110>)
 800d726:	4293      	cmp	r3, r2
 800d728:	d00f      	beq.n	800d74a <TIM_OC3_SetConfig+0xbe>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	4a1d      	ldr	r2, [pc, #116]	@ (800d7a4 <TIM_OC3_SetConfig+0x118>)
 800d72e:	4293      	cmp	r3, r2
 800d730:	d00b      	beq.n	800d74a <TIM_OC3_SetConfig+0xbe>
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	4a1c      	ldr	r2, [pc, #112]	@ (800d7a8 <TIM_OC3_SetConfig+0x11c>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d007      	beq.n	800d74a <TIM_OC3_SetConfig+0xbe>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	4a1b      	ldr	r2, [pc, #108]	@ (800d7ac <TIM_OC3_SetConfig+0x120>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d003      	beq.n	800d74a <TIM_OC3_SetConfig+0xbe>
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	4a16      	ldr	r2, [pc, #88]	@ (800d7a0 <TIM_OC3_SetConfig+0x114>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d113      	bne.n	800d772 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d752:	693b      	ldr	r3, [r7, #16]
 800d754:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	695b      	ldr	r3, [r3, #20]
 800d75e:	011b      	lsls	r3, r3, #4
 800d760:	693a      	ldr	r2, [r7, #16]
 800d762:	4313      	orrs	r3, r2
 800d764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	699b      	ldr	r3, [r3, #24]
 800d76a:	011b      	lsls	r3, r3, #4
 800d76c:	693a      	ldr	r2, [r7, #16]
 800d76e:	4313      	orrs	r3, r2
 800d770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	693a      	ldr	r2, [r7, #16]
 800d776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	68fa      	ldr	r2, [r7, #12]
 800d77c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	685a      	ldr	r2, [r3, #4]
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	697a      	ldr	r2, [r7, #20]
 800d78a:	621a      	str	r2, [r3, #32]
}
 800d78c:	bf00      	nop
 800d78e:	371c      	adds	r7, #28
 800d790:	46bd      	mov	sp, r7
 800d792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d796:	4770      	bx	lr
 800d798:	40012c00 	.word	0x40012c00
 800d79c:	40013400 	.word	0x40013400
 800d7a0:	40015000 	.word	0x40015000
 800d7a4:	40014000 	.word	0x40014000
 800d7a8:	40014400 	.word	0x40014400
 800d7ac:	40014800 	.word	0x40014800

0800d7b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b087      	sub	sp, #28
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
 800d7b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6a1b      	ldr	r3, [r3, #32]
 800d7be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6a1b      	ldr	r3, [r3, #32]
 800d7c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	69db      	ldr	r3, [r3, #28]
 800d7d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d7de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d7e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d7ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	021b      	lsls	r3, r3, #8
 800d7f2:	68fa      	ldr	r2, [r7, #12]
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d7fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	689b      	ldr	r3, [r3, #8]
 800d804:	031b      	lsls	r3, r3, #12
 800d806:	697a      	ldr	r2, [r7, #20]
 800d808:	4313      	orrs	r3, r2
 800d80a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	4a2c      	ldr	r2, [pc, #176]	@ (800d8c0 <TIM_OC4_SetConfig+0x110>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d007      	beq.n	800d824 <TIM_OC4_SetConfig+0x74>
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	4a2b      	ldr	r2, [pc, #172]	@ (800d8c4 <TIM_OC4_SetConfig+0x114>)
 800d818:	4293      	cmp	r3, r2
 800d81a:	d003      	beq.n	800d824 <TIM_OC4_SetConfig+0x74>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	4a2a      	ldr	r2, [pc, #168]	@ (800d8c8 <TIM_OC4_SetConfig+0x118>)
 800d820:	4293      	cmp	r3, r2
 800d822:	d10d      	bne.n	800d840 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d82a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	68db      	ldr	r3, [r3, #12]
 800d830:	031b      	lsls	r3, r3, #12
 800d832:	697a      	ldr	r2, [r7, #20]
 800d834:	4313      	orrs	r3, r2
 800d836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d83e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	4a1f      	ldr	r2, [pc, #124]	@ (800d8c0 <TIM_OC4_SetConfig+0x110>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d013      	beq.n	800d870 <TIM_OC4_SetConfig+0xc0>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	4a1e      	ldr	r2, [pc, #120]	@ (800d8c4 <TIM_OC4_SetConfig+0x114>)
 800d84c:	4293      	cmp	r3, r2
 800d84e:	d00f      	beq.n	800d870 <TIM_OC4_SetConfig+0xc0>
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	4a1e      	ldr	r2, [pc, #120]	@ (800d8cc <TIM_OC4_SetConfig+0x11c>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d00b      	beq.n	800d870 <TIM_OC4_SetConfig+0xc0>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	4a1d      	ldr	r2, [pc, #116]	@ (800d8d0 <TIM_OC4_SetConfig+0x120>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d007      	beq.n	800d870 <TIM_OC4_SetConfig+0xc0>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	4a1c      	ldr	r2, [pc, #112]	@ (800d8d4 <TIM_OC4_SetConfig+0x124>)
 800d864:	4293      	cmp	r3, r2
 800d866:	d003      	beq.n	800d870 <TIM_OC4_SetConfig+0xc0>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	4a17      	ldr	r2, [pc, #92]	@ (800d8c8 <TIM_OC4_SetConfig+0x118>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d113      	bne.n	800d898 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d876:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d87e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	695b      	ldr	r3, [r3, #20]
 800d884:	019b      	lsls	r3, r3, #6
 800d886:	693a      	ldr	r2, [r7, #16]
 800d888:	4313      	orrs	r3, r2
 800d88a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	699b      	ldr	r3, [r3, #24]
 800d890:	019b      	lsls	r3, r3, #6
 800d892:	693a      	ldr	r2, [r7, #16]
 800d894:	4313      	orrs	r3, r2
 800d896:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	693a      	ldr	r2, [r7, #16]
 800d89c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	68fa      	ldr	r2, [r7, #12]
 800d8a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	685a      	ldr	r2, [r3, #4]
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	697a      	ldr	r2, [r7, #20]
 800d8b0:	621a      	str	r2, [r3, #32]
}
 800d8b2:	bf00      	nop
 800d8b4:	371c      	adds	r7, #28
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop
 800d8c0:	40012c00 	.word	0x40012c00
 800d8c4:	40013400 	.word	0x40013400
 800d8c8:	40015000 	.word	0x40015000
 800d8cc:	40014000 	.word	0x40014000
 800d8d0:	40014400 	.word	0x40014400
 800d8d4:	40014800 	.word	0x40014800

0800d8d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b087      	sub	sp, #28
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6a1b      	ldr	r3, [r3, #32]
 800d8e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	6a1b      	ldr	r3, [r3, #32]
 800d8ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d90a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	68fa      	ldr	r2, [r7, #12]
 800d912:	4313      	orrs	r3, r2
 800d914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d91c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	689b      	ldr	r3, [r3, #8]
 800d922:	041b      	lsls	r3, r3, #16
 800d924:	693a      	ldr	r2, [r7, #16]
 800d926:	4313      	orrs	r3, r2
 800d928:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	4a19      	ldr	r2, [pc, #100]	@ (800d994 <TIM_OC5_SetConfig+0xbc>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	d013      	beq.n	800d95a <TIM_OC5_SetConfig+0x82>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	4a18      	ldr	r2, [pc, #96]	@ (800d998 <TIM_OC5_SetConfig+0xc0>)
 800d936:	4293      	cmp	r3, r2
 800d938:	d00f      	beq.n	800d95a <TIM_OC5_SetConfig+0x82>
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	4a17      	ldr	r2, [pc, #92]	@ (800d99c <TIM_OC5_SetConfig+0xc4>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d00b      	beq.n	800d95a <TIM_OC5_SetConfig+0x82>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	4a16      	ldr	r2, [pc, #88]	@ (800d9a0 <TIM_OC5_SetConfig+0xc8>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d007      	beq.n	800d95a <TIM_OC5_SetConfig+0x82>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	4a15      	ldr	r2, [pc, #84]	@ (800d9a4 <TIM_OC5_SetConfig+0xcc>)
 800d94e:	4293      	cmp	r3, r2
 800d950:	d003      	beq.n	800d95a <TIM_OC5_SetConfig+0x82>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	4a14      	ldr	r2, [pc, #80]	@ (800d9a8 <TIM_OC5_SetConfig+0xd0>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d109      	bne.n	800d96e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d960:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	695b      	ldr	r3, [r3, #20]
 800d966:	021b      	lsls	r3, r3, #8
 800d968:	697a      	ldr	r2, [r7, #20]
 800d96a:	4313      	orrs	r3, r2
 800d96c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	697a      	ldr	r2, [r7, #20]
 800d972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	68fa      	ldr	r2, [r7, #12]
 800d978:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	685a      	ldr	r2, [r3, #4]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	621a      	str	r2, [r3, #32]
}
 800d988:	bf00      	nop
 800d98a:	371c      	adds	r7, #28
 800d98c:	46bd      	mov	sp, r7
 800d98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d992:	4770      	bx	lr
 800d994:	40012c00 	.word	0x40012c00
 800d998:	40013400 	.word	0x40013400
 800d99c:	40014000 	.word	0x40014000
 800d9a0:	40014400 	.word	0x40014400
 800d9a4:	40014800 	.word	0x40014800
 800d9a8:	40015000 	.word	0x40015000

0800d9ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b087      	sub	sp, #28
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	6a1b      	ldr	r3, [r3, #32]
 800d9ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6a1b      	ldr	r3, [r3, #32]
 800d9c0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	685b      	ldr	r3, [r3, #4]
 800d9cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d9d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d9da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d9de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	021b      	lsls	r3, r3, #8
 800d9e6:	68fa      	ldr	r2, [r7, #12]
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d9f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	689b      	ldr	r3, [r3, #8]
 800d9f8:	051b      	lsls	r3, r3, #20
 800d9fa:	693a      	ldr	r2, [r7, #16]
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	4a1a      	ldr	r2, [pc, #104]	@ (800da6c <TIM_OC6_SetConfig+0xc0>)
 800da04:	4293      	cmp	r3, r2
 800da06:	d013      	beq.n	800da30 <TIM_OC6_SetConfig+0x84>
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	4a19      	ldr	r2, [pc, #100]	@ (800da70 <TIM_OC6_SetConfig+0xc4>)
 800da0c:	4293      	cmp	r3, r2
 800da0e:	d00f      	beq.n	800da30 <TIM_OC6_SetConfig+0x84>
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a18      	ldr	r2, [pc, #96]	@ (800da74 <TIM_OC6_SetConfig+0xc8>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d00b      	beq.n	800da30 <TIM_OC6_SetConfig+0x84>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4a17      	ldr	r2, [pc, #92]	@ (800da78 <TIM_OC6_SetConfig+0xcc>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d007      	beq.n	800da30 <TIM_OC6_SetConfig+0x84>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	4a16      	ldr	r2, [pc, #88]	@ (800da7c <TIM_OC6_SetConfig+0xd0>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d003      	beq.n	800da30 <TIM_OC6_SetConfig+0x84>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	4a15      	ldr	r2, [pc, #84]	@ (800da80 <TIM_OC6_SetConfig+0xd4>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d109      	bne.n	800da44 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800da36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	695b      	ldr	r3, [r3, #20]
 800da3c:	029b      	lsls	r3, r3, #10
 800da3e:	697a      	ldr	r2, [r7, #20]
 800da40:	4313      	orrs	r3, r2
 800da42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	697a      	ldr	r2, [r7, #20]
 800da48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	68fa      	ldr	r2, [r7, #12]
 800da4e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	685a      	ldr	r2, [r3, #4]
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	693a      	ldr	r2, [r7, #16]
 800da5c:	621a      	str	r2, [r3, #32]
}
 800da5e:	bf00      	nop
 800da60:	371c      	adds	r7, #28
 800da62:	46bd      	mov	sp, r7
 800da64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop
 800da6c:	40012c00 	.word	0x40012c00
 800da70:	40013400 	.word	0x40013400
 800da74:	40014000 	.word	0x40014000
 800da78:	40014400 	.word	0x40014400
 800da7c:	40014800 	.word	0x40014800
 800da80:	40015000 	.word	0x40015000

0800da84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800da84:	b480      	push	{r7}
 800da86:	b087      	sub	sp, #28
 800da88:	af00      	add	r7, sp, #0
 800da8a:	60f8      	str	r0, [r7, #12]
 800da8c:	60b9      	str	r1, [r7, #8]
 800da8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	6a1b      	ldr	r3, [r3, #32]
 800da94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	6a1b      	ldr	r3, [r3, #32]
 800da9a:	f023 0201 	bic.w	r2, r3, #1
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	699b      	ldr	r3, [r3, #24]
 800daa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800daa8:	693b      	ldr	r3, [r7, #16]
 800daaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800daae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	011b      	lsls	r3, r3, #4
 800dab4:	693a      	ldr	r2, [r7, #16]
 800dab6:	4313      	orrs	r3, r2
 800dab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	f023 030a 	bic.w	r3, r3, #10
 800dac0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dac2:	697a      	ldr	r2, [r7, #20]
 800dac4:	68bb      	ldr	r3, [r7, #8]
 800dac6:	4313      	orrs	r3, r2
 800dac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	693a      	ldr	r2, [r7, #16]
 800dace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	697a      	ldr	r2, [r7, #20]
 800dad4:	621a      	str	r2, [r3, #32]
}
 800dad6:	bf00      	nop
 800dad8:	371c      	adds	r7, #28
 800dada:	46bd      	mov	sp, r7
 800dadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae0:	4770      	bx	lr

0800dae2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dae2:	b480      	push	{r7}
 800dae4:	b087      	sub	sp, #28
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	60f8      	str	r0, [r7, #12]
 800daea:	60b9      	str	r1, [r7, #8]
 800daec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	6a1b      	ldr	r3, [r3, #32]
 800daf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	6a1b      	ldr	r3, [r3, #32]
 800daf8:	f023 0210 	bic.w	r2, r3, #16
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	699b      	ldr	r3, [r3, #24]
 800db04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800db0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	031b      	lsls	r3, r3, #12
 800db12:	693a      	ldr	r2, [r7, #16]
 800db14:	4313      	orrs	r3, r2
 800db16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800db1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	011b      	lsls	r3, r3, #4
 800db24:	697a      	ldr	r2, [r7, #20]
 800db26:	4313      	orrs	r3, r2
 800db28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	693a      	ldr	r2, [r7, #16]
 800db2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	697a      	ldr	r2, [r7, #20]
 800db34:	621a      	str	r2, [r3, #32]
}
 800db36:	bf00      	nop
 800db38:	371c      	adds	r7, #28
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr

0800db42 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800db42:	b480      	push	{r7}
 800db44:	b085      	sub	sp, #20
 800db46:	af00      	add	r7, sp, #0
 800db48:	6078      	str	r0, [r7, #4]
 800db4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800db58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800db5e:	683a      	ldr	r2, [r7, #0]
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	4313      	orrs	r3, r2
 800db64:	f043 0307 	orr.w	r3, r3, #7
 800db68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	68fa      	ldr	r2, [r7, #12]
 800db6e:	609a      	str	r2, [r3, #8]
}
 800db70:	bf00      	nop
 800db72:	3714      	adds	r7, #20
 800db74:	46bd      	mov	sp, r7
 800db76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7a:	4770      	bx	lr

0800db7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800db7c:	b480      	push	{r7}
 800db7e:	b087      	sub	sp, #28
 800db80:	af00      	add	r7, sp, #0
 800db82:	60f8      	str	r0, [r7, #12]
 800db84:	60b9      	str	r1, [r7, #8]
 800db86:	607a      	str	r2, [r7, #4]
 800db88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	689b      	ldr	r3, [r3, #8]
 800db8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800db96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	021a      	lsls	r2, r3, #8
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	431a      	orrs	r2, r3
 800dba0:	68bb      	ldr	r3, [r7, #8]
 800dba2:	4313      	orrs	r3, r2
 800dba4:	697a      	ldr	r2, [r7, #20]
 800dba6:	4313      	orrs	r3, r2
 800dba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	697a      	ldr	r2, [r7, #20]
 800dbae:	609a      	str	r2, [r3, #8]
}
 800dbb0:	bf00      	nop
 800dbb2:	371c      	adds	r7, #28
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr

0800dbbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b087      	sub	sp, #28
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	60f8      	str	r0, [r7, #12]
 800dbc4:	60b9      	str	r1, [r7, #8]
 800dbc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	f003 031f 	and.w	r3, r3, #31
 800dbce:	2201      	movs	r2, #1
 800dbd0:	fa02 f303 	lsl.w	r3, r2, r3
 800dbd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	6a1a      	ldr	r2, [r3, #32]
 800dbda:	697b      	ldr	r3, [r7, #20]
 800dbdc:	43db      	mvns	r3, r3
 800dbde:	401a      	ands	r2, r3
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	6a1a      	ldr	r2, [r3, #32]
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	f003 031f 	and.w	r3, r3, #31
 800dbee:	6879      	ldr	r1, [r7, #4]
 800dbf0:	fa01 f303 	lsl.w	r3, r1, r3
 800dbf4:	431a      	orrs	r2, r3
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	621a      	str	r2, [r3, #32]
}
 800dbfa:	bf00      	nop
 800dbfc:	371c      	adds	r7, #28
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc04:	4770      	bx	lr
	...

0800dc08 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b083      	sub	sp, #12
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	4a26      	ldr	r2, [pc, #152]	@ (800dcac <TIM_ResetCallback+0xa4>)
 800dc14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	4a25      	ldr	r2, [pc, #148]	@ (800dcb0 <TIM_ResetCallback+0xa8>)
 800dc1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	4a24      	ldr	r2, [pc, #144]	@ (800dcb4 <TIM_ResetCallback+0xac>)
 800dc24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	4a23      	ldr	r2, [pc, #140]	@ (800dcb8 <TIM_ResetCallback+0xb0>)
 800dc2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	4a22      	ldr	r2, [pc, #136]	@ (800dcbc <TIM_ResetCallback+0xb4>)
 800dc34:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	4a21      	ldr	r2, [pc, #132]	@ (800dcc0 <TIM_ResetCallback+0xb8>)
 800dc3c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	4a20      	ldr	r2, [pc, #128]	@ (800dcc4 <TIM_ResetCallback+0xbc>)
 800dc44:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	4a1f      	ldr	r2, [pc, #124]	@ (800dcc8 <TIM_ResetCallback+0xc0>)
 800dc4c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	4a1e      	ldr	r2, [pc, #120]	@ (800dccc <TIM_ResetCallback+0xc4>)
 800dc54:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	4a1d      	ldr	r2, [pc, #116]	@ (800dcd0 <TIM_ResetCallback+0xc8>)
 800dc5c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a1c      	ldr	r2, [pc, #112]	@ (800dcd4 <TIM_ResetCallback+0xcc>)
 800dc64:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4a1b      	ldr	r2, [pc, #108]	@ (800dcd8 <TIM_ResetCallback+0xd0>)
 800dc6c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	4a1a      	ldr	r2, [pc, #104]	@ (800dcdc <TIM_ResetCallback+0xd4>)
 800dc74:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	4a19      	ldr	r2, [pc, #100]	@ (800dce0 <TIM_ResetCallback+0xd8>)
 800dc7c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	4a18      	ldr	r2, [pc, #96]	@ (800dce4 <TIM_ResetCallback+0xdc>)
 800dc84:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	4a17      	ldr	r2, [pc, #92]	@ (800dce8 <TIM_ResetCallback+0xe0>)
 800dc8c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	4a16      	ldr	r2, [pc, #88]	@ (800dcec <TIM_ResetCallback+0xe4>)
 800dc94:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	4a15      	ldr	r2, [pc, #84]	@ (800dcf0 <TIM_ResetCallback+0xe8>)
 800dc9c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800dca0:	bf00      	nop
 800dca2:	370c      	adds	r7, #12
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr
 800dcac:	08006c75 	.word	0x08006c75
 800dcb0:	0800cf55 	.word	0x0800cf55
 800dcb4:	0800cfcd 	.word	0x0800cfcd
 800dcb8:	0800cfe1 	.word	0x0800cfe1
 800dcbc:	0800cf7d 	.word	0x0800cf7d
 800dcc0:	0800cf91 	.word	0x0800cf91
 800dcc4:	0800cf69 	.word	0x0800cf69
 800dcc8:	0800cfa5 	.word	0x0800cfa5
 800dccc:	0800cfb9 	.word	0x0800cfb9
 800dcd0:	0800cff5 	.word	0x0800cff5
 800dcd4:	0800df49 	.word	0x0800df49
 800dcd8:	0800df5d 	.word	0x0800df5d
 800dcdc:	0800df71 	.word	0x0800df71
 800dce0:	0800df85 	.word	0x0800df85
 800dce4:	0800df99 	.word	0x0800df99
 800dce8:	0800dfad 	.word	0x0800dfad
 800dcec:	0800dfc1 	.word	0x0800dfc1
 800dcf0:	0800dfd5 	.word	0x0800dfd5

0800dcf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b085      	sub	sp, #20
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
 800dcfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd04:	2b01      	cmp	r3, #1
 800dd06:	d101      	bne.n	800dd0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dd08:	2302      	movs	r3, #2
 800dd0a:	e074      	b.n	800ddf6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2202      	movs	r2, #2
 800dd18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	689b      	ldr	r3, [r3, #8]
 800dd2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a34      	ldr	r2, [pc, #208]	@ (800de04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d009      	beq.n	800dd4a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4a33      	ldr	r2, [pc, #204]	@ (800de08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d004      	beq.n	800dd4a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4a31      	ldr	r2, [pc, #196]	@ (800de0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d108      	bne.n	800dd5c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800dd50:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	68fa      	ldr	r2, [r7, #12]
 800dd58:	4313      	orrs	r3, r2
 800dd5a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800dd62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	68fa      	ldr	r2, [r7, #12]
 800dd6e:	4313      	orrs	r3, r2
 800dd70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	68fa      	ldr	r2, [r7, #12]
 800dd78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4a21      	ldr	r2, [pc, #132]	@ (800de04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800dd80:	4293      	cmp	r3, r2
 800dd82:	d022      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd8c:	d01d      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	4a1f      	ldr	r2, [pc, #124]	@ (800de10 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800dd94:	4293      	cmp	r3, r2
 800dd96:	d018      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	4a1d      	ldr	r2, [pc, #116]	@ (800de14 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d013      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	4a1c      	ldr	r2, [pc, #112]	@ (800de18 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800dda8:	4293      	cmp	r3, r2
 800ddaa:	d00e      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	4a15      	ldr	r2, [pc, #84]	@ (800de08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ddb2:	4293      	cmp	r3, r2
 800ddb4:	d009      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	4a18      	ldr	r2, [pc, #96]	@ (800de1c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d004      	beq.n	800ddca <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	4a11      	ldr	r2, [pc, #68]	@ (800de0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	d10c      	bne.n	800dde4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ddd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	689b      	ldr	r3, [r3, #8]
 800ddd6:	68ba      	ldr	r2, [r7, #8]
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	68ba      	ldr	r2, [r7, #8]
 800dde2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2201      	movs	r2, #1
 800dde8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2200      	movs	r2, #0
 800ddf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ddf4:	2300      	movs	r3, #0
}
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	3714      	adds	r7, #20
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr
 800de02:	bf00      	nop
 800de04:	40012c00 	.word	0x40012c00
 800de08:	40013400 	.word	0x40013400
 800de0c:	40015000 	.word	0x40015000
 800de10:	40000400 	.word	0x40000400
 800de14:	40000800 	.word	0x40000800
 800de18:	40000c00 	.word	0x40000c00
 800de1c:	40014000 	.word	0x40014000

0800de20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800de20:	b480      	push	{r7}
 800de22:	b085      	sub	sp, #20
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800de2a:	2300      	movs	r3, #0
 800de2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800de34:	2b01      	cmp	r3, #1
 800de36:	d101      	bne.n	800de3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800de38:	2302      	movs	r3, #2
 800de3a:	e078      	b.n	800df2e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2201      	movs	r2, #1
 800de40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	68db      	ldr	r3, [r3, #12]
 800de4e:	4313      	orrs	r3, r2
 800de50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	4313      	orrs	r3, r2
 800de5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	4313      	orrs	r3, r2
 800de6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	4313      	orrs	r3, r2
 800de7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	691b      	ldr	r3, [r3, #16]
 800de86:	4313      	orrs	r3, r2
 800de88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	695b      	ldr	r3, [r3, #20]
 800de94:	4313      	orrs	r3, r2
 800de96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dea2:	4313      	orrs	r3, r2
 800dea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	699b      	ldr	r3, [r3, #24]
 800deb0:	041b      	lsls	r3, r3, #16
 800deb2:	4313      	orrs	r3, r2
 800deb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	69db      	ldr	r3, [r3, #28]
 800dec0:	4313      	orrs	r3, r2
 800dec2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4a1c      	ldr	r2, [pc, #112]	@ (800df3c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d009      	beq.n	800dee2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	4a1b      	ldr	r2, [pc, #108]	@ (800df40 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d004      	beq.n	800dee2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	4a19      	ldr	r2, [pc, #100]	@ (800df44 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d11c      	bne.n	800df1c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800deec:	051b      	lsls	r3, r3, #20
 800deee:	4313      	orrs	r3, r2
 800def0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	6a1b      	ldr	r3, [r3, #32]
 800defc:	4313      	orrs	r3, r2
 800defe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df0a:	4313      	orrs	r3, r2
 800df0c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df18:	4313      	orrs	r3, r2
 800df1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2200      	movs	r2, #0
 800df28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800df2c:	2300      	movs	r3, #0
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3714      	adds	r7, #20
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	40012c00 	.word	0x40012c00
 800df40:	40013400 	.word	0x40013400
 800df44:	40015000 	.word	0x40015000

0800df48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800df48:	b480      	push	{r7}
 800df4a:	b083      	sub	sp, #12
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800df50:	bf00      	nop
 800df52:	370c      	adds	r7, #12
 800df54:	46bd      	mov	sp, r7
 800df56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5a:	4770      	bx	lr

0800df5c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b083      	sub	sp, #12
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800df64:	bf00      	nop
 800df66:	370c      	adds	r7, #12
 800df68:	46bd      	mov	sp, r7
 800df6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6e:	4770      	bx	lr

0800df70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800df70:	b480      	push	{r7}
 800df72:	b083      	sub	sp, #12
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800df78:	bf00      	nop
 800df7a:	370c      	adds	r7, #12
 800df7c:	46bd      	mov	sp, r7
 800df7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df82:	4770      	bx	lr

0800df84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800df84:	b480      	push	{r7}
 800df86:	b083      	sub	sp, #12
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800df8c:	bf00      	nop
 800df8e:	370c      	adds	r7, #12
 800df90:	46bd      	mov	sp, r7
 800df92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df96:	4770      	bx	lr

0800df98 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800df98:	b480      	push	{r7}
 800df9a:	b083      	sub	sp, #12
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800dfa0:	bf00      	nop
 800dfa2:	370c      	adds	r7, #12
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfaa:	4770      	bx	lr

0800dfac <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b083      	sub	sp, #12
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800dfb4:	bf00      	nop
 800dfb6:	370c      	adds	r7, #12
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbe:	4770      	bx	lr

0800dfc0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b083      	sub	sp, #12
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800dfc8:	bf00      	nop
 800dfca:	370c      	adds	r7, #12
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd2:	4770      	bx	lr

0800dfd4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800dfd4:	b480      	push	{r7}
 800dfd6:	b083      	sub	sp, #12
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800dfdc:	bf00      	nop
 800dfde:	370c      	adds	r7, #12
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe6:	4770      	bx	lr

0800dfe8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b082      	sub	sp, #8
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d101      	bne.n	800dffa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dff6:	2301      	movs	r3, #1
 800dff8:	e050      	b.n	800e09c <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e000:	2b00      	cmp	r3, #0
 800e002:	d114      	bne.n	800e02e <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2200      	movs	r2, #0
 800e008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f000 fd5b 	bl	800eac8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d103      	bne.n	800e024 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	4a21      	ldr	r2, [pc, #132]	@ (800e0a4 <HAL_UART_Init+0xbc>)
 800e020:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800e02a:	6878      	ldr	r0, [r7, #4]
 800e02c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2224      	movs	r2, #36	@ 0x24
 800e032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	681a      	ldr	r2, [r3, #0]
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f022 0201 	bic.w	r2, r2, #1
 800e044:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d002      	beq.n	800e054 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f001 f888 	bl	800f164 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	f000 fd89 	bl	800eb6c <UART_SetConfig>
 800e05a:	4603      	mov	r3, r0
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d101      	bne.n	800e064 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800e060:	2301      	movs	r3, #1
 800e062:	e01b      	b.n	800e09c <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	685a      	ldr	r2, [r3, #4]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e072:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	689a      	ldr	r2, [r3, #8]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e082:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f042 0201 	orr.w	r2, r2, #1
 800e092:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f001 f907 	bl	800f2a8 <UART_CheckIdleState>
 800e09a:	4603      	mov	r3, r0
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	3708      	adds	r7, #8
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}
 800e0a4:	080084bd 	.word	0x080084bd

0800e0a8 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	b087      	sub	sp, #28
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	60f8      	str	r0, [r7, #12]
 800e0b0:	460b      	mov	r3, r1
 800e0b2:	607a      	str	r2, [r7, #4]
 800e0b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d109      	bne.n	800e0d4 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	e09c      	b.n	800e20e <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0da:	2b20      	cmp	r3, #32
 800e0dc:	d16c      	bne.n	800e1b8 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800e0de:	7afb      	ldrb	r3, [r7, #11]
 800e0e0:	2b0c      	cmp	r3, #12
 800e0e2:	d85e      	bhi.n	800e1a2 <HAL_UART_RegisterCallback+0xfa>
 800e0e4:	a201      	add	r2, pc, #4	@ (adr r2, 800e0ec <HAL_UART_RegisterCallback+0x44>)
 800e0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0ea:	bf00      	nop
 800e0ec:	0800e121 	.word	0x0800e121
 800e0f0:	0800e12b 	.word	0x0800e12b
 800e0f4:	0800e135 	.word	0x0800e135
 800e0f8:	0800e13f 	.word	0x0800e13f
 800e0fc:	0800e149 	.word	0x0800e149
 800e100:	0800e153 	.word	0x0800e153
 800e104:	0800e15d 	.word	0x0800e15d
 800e108:	0800e167 	.word	0x0800e167
 800e10c:	0800e171 	.word	0x0800e171
 800e110:	0800e17b 	.word	0x0800e17b
 800e114:	0800e185 	.word	0x0800e185
 800e118:	0800e18f 	.word	0x0800e18f
 800e11c:	0800e199 	.word	0x0800e199
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	687a      	ldr	r2, [r7, #4]
 800e124:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800e128:	e070      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	687a      	ldr	r2, [r7, #4]
 800e12e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800e132:	e06b      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	687a      	ldr	r2, [r7, #4]
 800e138:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800e13c:	e066      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	687a      	ldr	r2, [r7, #4]
 800e142:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800e146:	e061      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800e150:	e05c      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	687a      	ldr	r2, [r7, #4]
 800e156:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800e15a:	e057      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	687a      	ldr	r2, [r7, #4]
 800e160:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800e164:	e052      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	687a      	ldr	r2, [r7, #4]
 800e16a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800e16e:	e04d      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	687a      	ldr	r2, [r7, #4]
 800e174:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800e178:	e048      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	687a      	ldr	r2, [r7, #4]
 800e17e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800e182:	e043      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	687a      	ldr	r2, [r7, #4]
 800e188:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800e18c:	e03e      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	687a      	ldr	r2, [r7, #4]
 800e192:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800e196:	e039      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800e1a0:	e034      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	75fb      	strb	r3, [r7, #23]
        break;
 800e1b6:	e029      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d11a      	bne.n	800e1f8 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800e1c2:	7afb      	ldrb	r3, [r7, #11]
 800e1c4:	2b0b      	cmp	r3, #11
 800e1c6:	d002      	beq.n	800e1ce <HAL_UART_RegisterCallback+0x126>
 800e1c8:	2b0c      	cmp	r3, #12
 800e1ca:	d005      	beq.n	800e1d8 <HAL_UART_RegisterCallback+0x130>
 800e1cc:	e009      	b.n	800e1e2 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	687a      	ldr	r2, [r7, #4]
 800e1d2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800e1d6:	e019      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800e1e0:	e014      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800e1f2:	2301      	movs	r3, #1
 800e1f4:	75fb      	strb	r3, [r7, #23]
        break;
 800e1f6:	e009      	b.n	800e20c <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800e208:	2301      	movs	r3, #1
 800e20a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800e20c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e20e:	4618      	mov	r0, r3
 800e210:	371c      	adds	r7, #28
 800e212:	46bd      	mov	sp, r7
 800e214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e218:	4770      	bx	lr
 800e21a:	bf00      	nop

0800e21c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b08a      	sub	sp, #40	@ 0x28
 800e220:	af00      	add	r7, sp, #0
 800e222:	60f8      	str	r0, [r7, #12]
 800e224:	60b9      	str	r1, [r7, #8]
 800e226:	4613      	mov	r3, r2
 800e228:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e230:	2b20      	cmp	r3, #32
 800e232:	d137      	bne.n	800e2a4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d002      	beq.n	800e240 <HAL_UART_Receive_DMA+0x24>
 800e23a:	88fb      	ldrh	r3, [r7, #6]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d101      	bne.n	800e244 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800e240:	2301      	movs	r3, #1
 800e242:	e030      	b.n	800e2a6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	2200      	movs	r2, #0
 800e248:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	4a18      	ldr	r2, [pc, #96]	@ (800e2b0 <HAL_UART_Receive_DMA+0x94>)
 800e250:	4293      	cmp	r3, r2
 800e252:	d01f      	beq.n	800e294 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	685b      	ldr	r3, [r3, #4]
 800e25a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d018      	beq.n	800e294 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	e853 3f00 	ldrex	r3, [r3]
 800e26e:	613b      	str	r3, [r7, #16]
   return(result);
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e276:	627b      	str	r3, [r7, #36]	@ 0x24
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	461a      	mov	r2, r3
 800e27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e280:	623b      	str	r3, [r7, #32]
 800e282:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e284:	69f9      	ldr	r1, [r7, #28]
 800e286:	6a3a      	ldr	r2, [r7, #32]
 800e288:	e841 2300 	strex	r3, r2, [r1]
 800e28c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e28e:	69bb      	ldr	r3, [r7, #24]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d1e6      	bne.n	800e262 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800e294:	88fb      	ldrh	r3, [r7, #6]
 800e296:	461a      	mov	r2, r3
 800e298:	68b9      	ldr	r1, [r7, #8]
 800e29a:	68f8      	ldr	r0, [r7, #12]
 800e29c:	f001 f91c 	bl	800f4d8 <UART_Start_Receive_DMA>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	e000      	b.n	800e2a6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800e2a4:	2302      	movs	r3, #2
  }
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3728      	adds	r7, #40	@ 0x28
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bd80      	pop	{r7, pc}
 800e2ae:	bf00      	nop
 800e2b0:	40008000 	.word	0x40008000

0800e2b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b0ba      	sub	sp, #232	@ 0xe8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	69db      	ldr	r3, [r3, #28]
 800e2c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	689b      	ldr	r3, [r3, #8]
 800e2d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e2da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e2de:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e2e2:	4013      	ands	r3, r2
 800e2e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e2e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d11b      	bne.n	800e328 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e2f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e2f4:	f003 0320 	and.w	r3, r3, #32
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d015      	beq.n	800e328 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e2fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e300:	f003 0320 	and.w	r3, r3, #32
 800e304:	2b00      	cmp	r3, #0
 800e306:	d105      	bne.n	800e314 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e308:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e30c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e310:	2b00      	cmp	r3, #0
 800e312:	d009      	beq.n	800e328 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f000 8312 	beq.w	800e942 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	4798      	blx	r3
      }
      return;
 800e326:	e30c      	b.n	800e942 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f000 8129 	beq.w	800e584 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e332:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e336:	4b90      	ldr	r3, [pc, #576]	@ (800e578 <HAL_UART_IRQHandler+0x2c4>)
 800e338:	4013      	ands	r3, r2
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d106      	bne.n	800e34c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e33e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e342:	4b8e      	ldr	r3, [pc, #568]	@ (800e57c <HAL_UART_IRQHandler+0x2c8>)
 800e344:	4013      	ands	r3, r2
 800e346:	2b00      	cmp	r3, #0
 800e348:	f000 811c 	beq.w	800e584 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e34c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e350:	f003 0301 	and.w	r3, r3, #1
 800e354:	2b00      	cmp	r3, #0
 800e356:	d011      	beq.n	800e37c <HAL_UART_IRQHandler+0xc8>
 800e358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e35c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e360:	2b00      	cmp	r3, #0
 800e362:	d00b      	beq.n	800e37c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	2201      	movs	r2, #1
 800e36a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e372:	f043 0201 	orr.w	r2, r3, #1
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e37c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e380:	f003 0302 	and.w	r3, r3, #2
 800e384:	2b00      	cmp	r3, #0
 800e386:	d011      	beq.n	800e3ac <HAL_UART_IRQHandler+0xf8>
 800e388:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e38c:	f003 0301 	and.w	r3, r3, #1
 800e390:	2b00      	cmp	r3, #0
 800e392:	d00b      	beq.n	800e3ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2202      	movs	r2, #2
 800e39a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3a2:	f043 0204 	orr.w	r2, r3, #4
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e3ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e3b0:	f003 0304 	and.w	r3, r3, #4
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d011      	beq.n	800e3dc <HAL_UART_IRQHandler+0x128>
 800e3b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e3bc:	f003 0301 	and.w	r3, r3, #1
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d00b      	beq.n	800e3dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	2204      	movs	r2, #4
 800e3ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3d2:	f043 0202 	orr.w	r2, r3, #2
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e3dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e3e0:	f003 0308 	and.w	r3, r3, #8
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d017      	beq.n	800e418 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e3e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3ec:	f003 0320 	and.w	r3, r3, #32
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d105      	bne.n	800e400 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e3f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e3f8:	4b5f      	ldr	r3, [pc, #380]	@ (800e578 <HAL_UART_IRQHandler+0x2c4>)
 800e3fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d00b      	beq.n	800e418 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	2208      	movs	r2, #8
 800e406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e40e:	f043 0208 	orr.w	r2, r3, #8
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e41c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e420:	2b00      	cmp	r3, #0
 800e422:	d012      	beq.n	800e44a <HAL_UART_IRQHandler+0x196>
 800e424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e428:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d00c      	beq.n	800e44a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e438:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e440:	f043 0220 	orr.w	r2, r3, #32
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e450:	2b00      	cmp	r3, #0
 800e452:	f000 8278 	beq.w	800e946 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e45a:	f003 0320 	and.w	r3, r3, #32
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d013      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e466:	f003 0320 	and.w	r3, r3, #32
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d105      	bne.n	800e47a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e46e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e476:	2b00      	cmp	r3, #0
 800e478:	d007      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d003      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e490:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	689b      	ldr	r3, [r3, #8]
 800e49a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e49e:	2b40      	cmp	r3, #64	@ 0x40
 800e4a0:	d005      	beq.n	800e4ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e4a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e4a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d058      	beq.n	800e560 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f001 f8f9 	bl	800f6a6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	689b      	ldr	r3, [r3, #8]
 800e4ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4be:	2b40      	cmp	r3, #64	@ 0x40
 800e4c0:	d148      	bne.n	800e554 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	3308      	adds	r3, #8
 800e4c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e4d0:	e853 3f00 	ldrex	r3, [r3]
 800e4d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e4d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e4dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e4e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	3308      	adds	r3, #8
 800e4ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e4ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e4f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e4fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e4fe:	e841 2300 	strex	r3, r2, [r1]
 800e502:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d1d9      	bne.n	800e4c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e514:	2b00      	cmp	r3, #0
 800e516:	d017      	beq.n	800e548 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e51e:	4a18      	ldr	r2, [pc, #96]	@ (800e580 <HAL_UART_IRQHandler+0x2cc>)
 800e520:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e528:	4618      	mov	r0, r3
 800e52a:	f7fc f8c5 	bl	800a6b8 <HAL_DMA_Abort_IT>
 800e52e:	4603      	mov	r3, r0
 800e530:	2b00      	cmp	r3, #0
 800e532:	d01f      	beq.n	800e574 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e53a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e53c:	687a      	ldr	r2, [r7, #4]
 800e53e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e542:	4610      	mov	r0, r2
 800e544:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e546:	e015      	b.n	800e574 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e552:	e00f      	b.n	800e574 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e55e:	e009      	b.n	800e574 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2200      	movs	r2, #0
 800e56e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e572:	e1e8      	b.n	800e946 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e574:	bf00      	nop
    return;
 800e576:	e1e6      	b.n	800e946 <HAL_UART_IRQHandler+0x692>
 800e578:	10000001 	.word	0x10000001
 800e57c:	04000120 	.word	0x04000120
 800e580:	0800f971 	.word	0x0800f971

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e588:	2b01      	cmp	r3, #1
 800e58a:	f040 8176 	bne.w	800e87a <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e58e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e592:	f003 0310 	and.w	r3, r3, #16
 800e596:	2b00      	cmp	r3, #0
 800e598:	f000 816f 	beq.w	800e87a <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5a0:	f003 0310 	and.w	r3, r3, #16
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	f000 8168 	beq.w	800e87a <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	2210      	movs	r2, #16
 800e5b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	689b      	ldr	r3, [r3, #8]
 800e5b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5bc:	2b40      	cmp	r3, #64	@ 0x40
 800e5be:	f040 80dc 	bne.w	800e77a <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e5d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	f000 80b1 	beq.w	800e73c <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e5e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	f080 80a9 	bcs.w	800e73c <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e5f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	f003 0320 	and.w	r3, r3, #32
 800e602:	2b00      	cmp	r3, #0
 800e604:	f040 8087 	bne.w	800e716 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e610:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e614:	e853 3f00 	ldrex	r3, [r3]
 800e618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e61c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e624:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	461a      	mov	r2, r3
 800e62e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e632:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e636:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e63a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e63e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e642:	e841 2300 	strex	r3, r2, [r1]
 800e646:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e64a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d1da      	bne.n	800e608 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	3308      	adds	r3, #8
 800e658:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e65a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e65c:	e853 3f00 	ldrex	r3, [r3]
 800e660:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e662:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e664:	f023 0301 	bic.w	r3, r3, #1
 800e668:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	3308      	adds	r3, #8
 800e672:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e676:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e67a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e67c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e67e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e682:	e841 2300 	strex	r3, r2, [r1]
 800e686:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e688:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d1e1      	bne.n	800e652 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	3308      	adds	r3, #8
 800e694:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e698:	e853 3f00 	ldrex	r3, [r3]
 800e69c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e69e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	3308      	adds	r3, #8
 800e6ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e6b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e6b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e6b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e6ba:	e841 2300 	strex	r3, r2, [r1]
 800e6be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e6c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d1e3      	bne.n	800e68e <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2220      	movs	r2, #32
 800e6ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e6dc:	e853 3f00 	ldrex	r3, [r3]
 800e6e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e6e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e6e4:	f023 0310 	bic.w	r3, r3, #16
 800e6e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e6f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e6fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e6fe:	e841 2300 	strex	r3, r2, [r1]
 800e702:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e704:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e706:	2b00      	cmp	r3, #0
 800e708:	d1e4      	bne.n	800e6d4 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e710:	4618      	mov	r0, r3
 800e712:	f7fb ff78 	bl	800a606 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	2202      	movs	r2, #2
 800e71a:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e722:	687a      	ldr	r2, [r7, #4]
 800e724:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800e72e:	b292      	uxth	r2, r2
 800e730:	1a8a      	subs	r2, r1, r2
 800e732:	b292      	uxth	r2, r2
 800e734:	4611      	mov	r1, r2
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e73a:	e106      	b.n	800e94a <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e746:	429a      	cmp	r2, r3
 800e748:	f040 80ff 	bne.w	800e94a <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f003 0320 	and.w	r3, r3, #32
 800e75a:	2b20      	cmp	r3, #32
 800e75c:	f040 80f5 	bne.w	800e94a <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	2202      	movs	r2, #2
 800e764:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e76c:	687a      	ldr	r2, [r7, #4]
 800e76e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e772:	4611      	mov	r1, r2
 800e774:	6878      	ldr	r0, [r7, #4]
 800e776:	4798      	blx	r3
      return;
 800e778:	e0e7      	b.n	800e94a <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e786:	b29b      	uxth	r3, r3
 800e788:	1ad3      	subs	r3, r2, r3
 800e78a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e794:	b29b      	uxth	r3, r3
 800e796:	2b00      	cmp	r3, #0
 800e798:	f000 80d9 	beq.w	800e94e <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800e79c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	f000 80d4 	beq.w	800e94e <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ae:	e853 3f00 	ldrex	r3, [r3]
 800e7b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e7b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e7ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	461a      	mov	r2, r3
 800e7c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e7c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e7ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e7ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e7d0:	e841 2300 	strex	r3, r2, [r1]
 800e7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e7d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d1e4      	bne.n	800e7a6 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	3308      	adds	r3, #8
 800e7e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7e6:	e853 3f00 	ldrex	r3, [r3]
 800e7ea:	623b      	str	r3, [r7, #32]
   return(result);
 800e7ec:	6a3b      	ldr	r3, [r7, #32]
 800e7ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e7f2:	f023 0301 	bic.w	r3, r3, #1
 800e7f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	3308      	adds	r3, #8
 800e800:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e804:	633a      	str	r2, [r7, #48]	@ 0x30
 800e806:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e808:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e80a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e80c:	e841 2300 	strex	r3, r2, [r1]
 800e810:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e814:	2b00      	cmp	r3, #0
 800e816:	d1e1      	bne.n	800e7dc <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	2220      	movs	r2, #32
 800e81c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	2200      	movs	r2, #0
 800e824:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	2200      	movs	r2, #0
 800e82a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e832:	693b      	ldr	r3, [r7, #16]
 800e834:	e853 3f00 	ldrex	r3, [r3]
 800e838:	60fb      	str	r3, [r7, #12]
   return(result);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	f023 0310 	bic.w	r3, r3, #16
 800e840:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	461a      	mov	r2, r3
 800e84a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e84e:	61fb      	str	r3, [r7, #28]
 800e850:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e852:	69b9      	ldr	r1, [r7, #24]
 800e854:	69fa      	ldr	r2, [r7, #28]
 800e856:	e841 2300 	strex	r3, r2, [r1]
 800e85a:	617b      	str	r3, [r7, #20]
   return(result);
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d1e4      	bne.n	800e82c <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	2202      	movs	r2, #2
 800e866:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e86e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800e872:	4611      	mov	r1, r2
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e878:	e069      	b.n	800e94e <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e87a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e87e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e882:	2b00      	cmp	r3, #0
 800e884:	d010      	beq.n	800e8a8 <HAL_UART_IRQHandler+0x5f4>
 800e886:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e88a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d00a      	beq.n	800e8a8 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e89a:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e8a6:	e055      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e8a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d014      	beq.n	800e8de <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e8b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d105      	bne.n	800e8cc <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e8c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e8c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d008      	beq.n	800e8de <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d03e      	beq.n	800e952 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	4798      	blx	r3
    }
    return;
 800e8dc:	e039      	b.n	800e952 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e8de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e8e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d009      	beq.n	800e8fe <HAL_UART_IRQHandler+0x64a>
 800e8ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d003      	beq.n	800e8fe <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f001 f84e 	bl	800f998 <UART_EndTransmit_IT>
    return;
 800e8fc:	e02a      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e8fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e902:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e906:	2b00      	cmp	r3, #0
 800e908:	d00b      	beq.n	800e922 <HAL_UART_IRQHandler+0x66e>
 800e90a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e90e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e912:	2b00      	cmp	r3, #0
 800e914:	d005      	beq.n	800e922 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e920:	e018      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e926:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d012      	beq.n	800e954 <HAL_UART_IRQHandler+0x6a0>
 800e92e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e932:	2b00      	cmp	r3, #0
 800e934:	da0e      	bge.n	800e954 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800e93c:	6878      	ldr	r0, [r7, #4]
 800e93e:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e940:	e008      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
      return;
 800e942:	bf00      	nop
 800e944:	e006      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
    return;
 800e946:	bf00      	nop
 800e948:	e004      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
      return;
 800e94a:	bf00      	nop
 800e94c:	e002      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
      return;
 800e94e:	bf00      	nop
 800e950:	e000      	b.n	800e954 <HAL_UART_IRQHandler+0x6a0>
    return;
 800e952:	bf00      	nop
  }
}
 800e954:	37e8      	adds	r7, #232	@ 0xe8
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}
 800e95a:	bf00      	nop

0800e95c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e95c:	b480      	push	{r7}
 800e95e:	b083      	sub	sp, #12
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e964:	bf00      	nop
 800e966:	370c      	adds	r7, #12
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr

0800e970 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e970:	b480      	push	{r7}
 800e972:	b083      	sub	sp, #12
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e978:	bf00      	nop
 800e97a:	370c      	adds	r7, #12
 800e97c:	46bd      	mov	sp, r7
 800e97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e982:	4770      	bx	lr

0800e984 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e984:	b480      	push	{r7}
 800e986:	b083      	sub	sp, #12
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e98c:	bf00      	nop
 800e98e:	370c      	adds	r7, #12
 800e990:	46bd      	mov	sp, r7
 800e992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e996:	4770      	bx	lr

0800e998 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e998:	b480      	push	{r7}
 800e99a:	b083      	sub	sp, #12
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e9a0:	bf00      	nop
 800e9a2:	370c      	adds	r7, #12
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9aa:	4770      	bx	lr

0800e9ac <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800e9ac:	b480      	push	{r7}
 800e9ae:	b083      	sub	sp, #12
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800e9b4:	bf00      	nop
 800e9b6:	370c      	adds	r7, #12
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9be:	4770      	bx	lr

0800e9c0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b083      	sub	sp, #12
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800e9c8:	bf00      	nop
 800e9ca:	370c      	adds	r7, #12
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b083      	sub	sp, #12
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800e9dc:	bf00      	nop
 800e9de:	370c      	adds	r7, #12
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e6:	4770      	bx	lr

0800e9e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b083      	sub	sp, #12
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	460b      	mov	r3, r1
 800e9f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e9f4:	bf00      	nop
 800e9f6:	370c      	adds	r7, #12
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fe:	4770      	bx	lr

0800ea00 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	4a09      	ldr	r2, [pc, #36]	@ (800ea34 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800ea10:	4293      	cmp	r3, r2
 800ea12:	d009      	beq.n	800ea28 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	695b      	ldr	r3, [r3, #20]
 800ea1a:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	683a      	ldr	r2, [r7, #0]
 800ea24:	430a      	orrs	r2, r1
 800ea26:	615a      	str	r2, [r3, #20]
  }
}
 800ea28:	bf00      	nop
 800ea2a:	370c      	adds	r7, #12
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea32:	4770      	bx	lr
 800ea34:	40008000 	.word	0x40008000

0800ea38 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b083      	sub	sp, #12
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a18      	ldr	r2, [pc, #96]	@ (800eaa8 <HAL_UART_EnableReceiverTimeout+0x70>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d027      	beq.n	800ea9a <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea50:	2b20      	cmp	r3, #32
 800ea52:	d120      	bne.n	800ea96 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea5a:	2b01      	cmp	r3, #1
 800ea5c:	d101      	bne.n	800ea62 <HAL_UART_EnableReceiverTimeout+0x2a>
 800ea5e:	2302      	movs	r3, #2
 800ea60:	e01c      	b.n	800ea9c <HAL_UART_EnableReceiverTimeout+0x64>
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2201      	movs	r2, #1
 800ea66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2224      	movs	r2, #36	@ 0x24
 800ea6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	685a      	ldr	r2, [r3, #4]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800ea80:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2220      	movs	r2, #32
 800ea86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800ea92:	2300      	movs	r3, #0
 800ea94:	e002      	b.n	800ea9c <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800ea96:	2302      	movs	r3, #2
 800ea98:	e000      	b.n	800ea9c <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800ea9a:	2301      	movs	r3, #1
  }
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	370c      	adds	r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa6:	4770      	bx	lr
 800eaa8:	40008000 	.word	0x40008000

0800eaac <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800eaac:	b480      	push	{r7}
 800eaae:	b083      	sub	sp, #12
 800eab0:	af00      	add	r7, sp, #0
 800eab2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	370c      	adds	r7, #12
 800eabe:	46bd      	mov	sp, r7
 800eac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac4:	4770      	bx	lr
	...

0800eac8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800eac8:	b480      	push	{r7}
 800eaca:	b083      	sub	sp, #12
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	4a1a      	ldr	r2, [pc, #104]	@ (800eb3c <UART_InitCallbacksToDefault+0x74>)
 800ead4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	4a19      	ldr	r2, [pc, #100]	@ (800eb40 <UART_InitCallbacksToDefault+0x78>)
 800eadc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	4a18      	ldr	r2, [pc, #96]	@ (800eb44 <UART_InitCallbacksToDefault+0x7c>)
 800eae4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	4a17      	ldr	r2, [pc, #92]	@ (800eb48 <UART_InitCallbacksToDefault+0x80>)
 800eaec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	4a16      	ldr	r2, [pc, #88]	@ (800eb4c <UART_InitCallbacksToDefault+0x84>)
 800eaf4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	4a15      	ldr	r2, [pc, #84]	@ (800eb50 <UART_InitCallbacksToDefault+0x88>)
 800eafc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	4a14      	ldr	r2, [pc, #80]	@ (800eb54 <UART_InitCallbacksToDefault+0x8c>)
 800eb04:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	4a13      	ldr	r2, [pc, #76]	@ (800eb58 <UART_InitCallbacksToDefault+0x90>)
 800eb0c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	4a12      	ldr	r2, [pc, #72]	@ (800eb5c <UART_InitCallbacksToDefault+0x94>)
 800eb14:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	4a11      	ldr	r2, [pc, #68]	@ (800eb60 <UART_InitCallbacksToDefault+0x98>)
 800eb1c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	4a10      	ldr	r2, [pc, #64]	@ (800eb64 <UART_InitCallbacksToDefault+0x9c>)
 800eb24:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	4a0f      	ldr	r2, [pc, #60]	@ (800eb68 <UART_InitCallbacksToDefault+0xa0>)
 800eb2c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800eb30:	bf00      	nop
 800eb32:	370c      	adds	r7, #12
 800eb34:	46bd      	mov	sp, r7
 800eb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3a:	4770      	bx	lr
 800eb3c:	0800e971 	.word	0x0800e971
 800eb40:	0800e95d 	.word	0x0800e95d
 800eb44:	0800e985 	.word	0x0800e985
 800eb48:	08006c61 	.word	0x08006c61
 800eb4c:	0800e999 	.word	0x0800e999
 800eb50:	0800e9ad 	.word	0x0800e9ad
 800eb54:	0800e9c1 	.word	0x0800e9c1
 800eb58:	0800e9d5 	.word	0x0800e9d5
 800eb5c:	0800f9f3 	.word	0x0800f9f3
 800eb60:	0800fa07 	.word	0x0800fa07
 800eb64:	0800fa1b 	.word	0x0800fa1b
 800eb68:	0800e9e9 	.word	0x0800e9e9

0800eb6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800eb6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800eb70:	b08c      	sub	sp, #48	@ 0x30
 800eb72:	af00      	add	r7, sp, #0
 800eb74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800eb76:	2300      	movs	r3, #0
 800eb78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800eb7c:	697b      	ldr	r3, [r7, #20]
 800eb7e:	689a      	ldr	r2, [r3, #8]
 800eb80:	697b      	ldr	r3, [r7, #20]
 800eb82:	691b      	ldr	r3, [r3, #16]
 800eb84:	431a      	orrs	r2, r3
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	695b      	ldr	r3, [r3, #20]
 800eb8a:	431a      	orrs	r2, r3
 800eb8c:	697b      	ldr	r3, [r7, #20]
 800eb8e:	69db      	ldr	r3, [r3, #28]
 800eb90:	4313      	orrs	r3, r2
 800eb92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	681a      	ldr	r2, [r3, #0]
 800eb9a:	4baa      	ldr	r3, [pc, #680]	@ (800ee44 <UART_SetConfig+0x2d8>)
 800eb9c:	4013      	ands	r3, r2
 800eb9e:	697a      	ldr	r2, [r7, #20]
 800eba0:	6812      	ldr	r2, [r2, #0]
 800eba2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eba4:	430b      	orrs	r3, r1
 800eba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	685b      	ldr	r3, [r3, #4]
 800ebae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	68da      	ldr	r2, [r3, #12]
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	430a      	orrs	r2, r1
 800ebbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ebbe:	697b      	ldr	r3, [r7, #20]
 800ebc0:	699b      	ldr	r3, [r3, #24]
 800ebc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	4a9f      	ldr	r2, [pc, #636]	@ (800ee48 <UART_SetConfig+0x2dc>)
 800ebca:	4293      	cmp	r3, r2
 800ebcc:	d004      	beq.n	800ebd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	6a1b      	ldr	r3, [r3, #32]
 800ebd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	689b      	ldr	r3, [r3, #8]
 800ebde:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ebe2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ebe6:	697a      	ldr	r2, [r7, #20]
 800ebe8:	6812      	ldr	r2, [r2, #0]
 800ebea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ebec:	430b      	orrs	r3, r1
 800ebee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ebf0:	697b      	ldr	r3, [r7, #20]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebf6:	f023 010f 	bic.w	r1, r3, #15
 800ebfa:	697b      	ldr	r3, [r7, #20]
 800ebfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	430a      	orrs	r2, r1
 800ec04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	4a90      	ldr	r2, [pc, #576]	@ (800ee4c <UART_SetConfig+0x2e0>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d125      	bne.n	800ec5c <UART_SetConfig+0xf0>
 800ec10:	4b8f      	ldr	r3, [pc, #572]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800ec12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec16:	f003 0303 	and.w	r3, r3, #3
 800ec1a:	2b03      	cmp	r3, #3
 800ec1c:	d81a      	bhi.n	800ec54 <UART_SetConfig+0xe8>
 800ec1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ec24 <UART_SetConfig+0xb8>)
 800ec20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec24:	0800ec35 	.word	0x0800ec35
 800ec28:	0800ec45 	.word	0x0800ec45
 800ec2c:	0800ec3d 	.word	0x0800ec3d
 800ec30:	0800ec4d 	.word	0x0800ec4d
 800ec34:	2301      	movs	r3, #1
 800ec36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ec3a:	e116      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ec3c:	2302      	movs	r3, #2
 800ec3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ec42:	e112      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ec44:	2304      	movs	r3, #4
 800ec46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ec4a:	e10e      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ec4c:	2308      	movs	r3, #8
 800ec4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ec52:	e10a      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ec54:	2310      	movs	r3, #16
 800ec56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ec5a:	e106      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ec5c:	697b      	ldr	r3, [r7, #20]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	4a7c      	ldr	r2, [pc, #496]	@ (800ee54 <UART_SetConfig+0x2e8>)
 800ec62:	4293      	cmp	r3, r2
 800ec64:	d138      	bne.n	800ecd8 <UART_SetConfig+0x16c>
 800ec66:	4b7a      	ldr	r3, [pc, #488]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800ec68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec6c:	f003 030c 	and.w	r3, r3, #12
 800ec70:	2b0c      	cmp	r3, #12
 800ec72:	d82d      	bhi.n	800ecd0 <UART_SetConfig+0x164>
 800ec74:	a201      	add	r2, pc, #4	@ (adr r2, 800ec7c <UART_SetConfig+0x110>)
 800ec76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec7a:	bf00      	nop
 800ec7c:	0800ecb1 	.word	0x0800ecb1
 800ec80:	0800ecd1 	.word	0x0800ecd1
 800ec84:	0800ecd1 	.word	0x0800ecd1
 800ec88:	0800ecd1 	.word	0x0800ecd1
 800ec8c:	0800ecc1 	.word	0x0800ecc1
 800ec90:	0800ecd1 	.word	0x0800ecd1
 800ec94:	0800ecd1 	.word	0x0800ecd1
 800ec98:	0800ecd1 	.word	0x0800ecd1
 800ec9c:	0800ecb9 	.word	0x0800ecb9
 800eca0:	0800ecd1 	.word	0x0800ecd1
 800eca4:	0800ecd1 	.word	0x0800ecd1
 800eca8:	0800ecd1 	.word	0x0800ecd1
 800ecac:	0800ecc9 	.word	0x0800ecc9
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ecb6:	e0d8      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ecb8:	2302      	movs	r3, #2
 800ecba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ecbe:	e0d4      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ecc0:	2304      	movs	r3, #4
 800ecc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ecc6:	e0d0      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ecc8:	2308      	movs	r3, #8
 800ecca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ecce:	e0cc      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ecd0:	2310      	movs	r3, #16
 800ecd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ecd6:	e0c8      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4a5e      	ldr	r2, [pc, #376]	@ (800ee58 <UART_SetConfig+0x2ec>)
 800ecde:	4293      	cmp	r3, r2
 800ece0:	d125      	bne.n	800ed2e <UART_SetConfig+0x1c2>
 800ece2:	4b5b      	ldr	r3, [pc, #364]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800ece4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ece8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ecec:	2b30      	cmp	r3, #48	@ 0x30
 800ecee:	d016      	beq.n	800ed1e <UART_SetConfig+0x1b2>
 800ecf0:	2b30      	cmp	r3, #48	@ 0x30
 800ecf2:	d818      	bhi.n	800ed26 <UART_SetConfig+0x1ba>
 800ecf4:	2b20      	cmp	r3, #32
 800ecf6:	d00a      	beq.n	800ed0e <UART_SetConfig+0x1a2>
 800ecf8:	2b20      	cmp	r3, #32
 800ecfa:	d814      	bhi.n	800ed26 <UART_SetConfig+0x1ba>
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d002      	beq.n	800ed06 <UART_SetConfig+0x19a>
 800ed00:	2b10      	cmp	r3, #16
 800ed02:	d008      	beq.n	800ed16 <UART_SetConfig+0x1aa>
 800ed04:	e00f      	b.n	800ed26 <UART_SetConfig+0x1ba>
 800ed06:	2300      	movs	r3, #0
 800ed08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed0c:	e0ad      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed0e:	2302      	movs	r3, #2
 800ed10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed14:	e0a9      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed16:	2304      	movs	r3, #4
 800ed18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed1c:	e0a5      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed1e:	2308      	movs	r3, #8
 800ed20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed24:	e0a1      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed26:	2310      	movs	r3, #16
 800ed28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed2c:	e09d      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	4a4a      	ldr	r2, [pc, #296]	@ (800ee5c <UART_SetConfig+0x2f0>)
 800ed34:	4293      	cmp	r3, r2
 800ed36:	d125      	bne.n	800ed84 <UART_SetConfig+0x218>
 800ed38:	4b45      	ldr	r3, [pc, #276]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800ed3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ed42:	2bc0      	cmp	r3, #192	@ 0xc0
 800ed44:	d016      	beq.n	800ed74 <UART_SetConfig+0x208>
 800ed46:	2bc0      	cmp	r3, #192	@ 0xc0
 800ed48:	d818      	bhi.n	800ed7c <UART_SetConfig+0x210>
 800ed4a:	2b80      	cmp	r3, #128	@ 0x80
 800ed4c:	d00a      	beq.n	800ed64 <UART_SetConfig+0x1f8>
 800ed4e:	2b80      	cmp	r3, #128	@ 0x80
 800ed50:	d814      	bhi.n	800ed7c <UART_SetConfig+0x210>
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <UART_SetConfig+0x1f0>
 800ed56:	2b40      	cmp	r3, #64	@ 0x40
 800ed58:	d008      	beq.n	800ed6c <UART_SetConfig+0x200>
 800ed5a:	e00f      	b.n	800ed7c <UART_SetConfig+0x210>
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed62:	e082      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed64:	2302      	movs	r3, #2
 800ed66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed6a:	e07e      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed6c:	2304      	movs	r3, #4
 800ed6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed72:	e07a      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed74:	2308      	movs	r3, #8
 800ed76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed7a:	e076      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed7c:	2310      	movs	r3, #16
 800ed7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ed82:	e072      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	4a35      	ldr	r2, [pc, #212]	@ (800ee60 <UART_SetConfig+0x2f4>)
 800ed8a:	4293      	cmp	r3, r2
 800ed8c:	d12a      	bne.n	800ede4 <UART_SetConfig+0x278>
 800ed8e:	4b30      	ldr	r3, [pc, #192]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800ed90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ed98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ed9c:	d01a      	beq.n	800edd4 <UART_SetConfig+0x268>
 800ed9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eda2:	d81b      	bhi.n	800eddc <UART_SetConfig+0x270>
 800eda4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eda8:	d00c      	beq.n	800edc4 <UART_SetConfig+0x258>
 800edaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edae:	d815      	bhi.n	800eddc <UART_SetConfig+0x270>
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d003      	beq.n	800edbc <UART_SetConfig+0x250>
 800edb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800edb8:	d008      	beq.n	800edcc <UART_SetConfig+0x260>
 800edba:	e00f      	b.n	800eddc <UART_SetConfig+0x270>
 800edbc:	2300      	movs	r3, #0
 800edbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800edc2:	e052      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800edc4:	2302      	movs	r3, #2
 800edc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800edca:	e04e      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800edcc:	2304      	movs	r3, #4
 800edce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800edd2:	e04a      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800edd4:	2308      	movs	r3, #8
 800edd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800edda:	e046      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800eddc:	2310      	movs	r3, #16
 800edde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ede2:	e042      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	4a17      	ldr	r2, [pc, #92]	@ (800ee48 <UART_SetConfig+0x2dc>)
 800edea:	4293      	cmp	r3, r2
 800edec:	d13a      	bne.n	800ee64 <UART_SetConfig+0x2f8>
 800edee:	4b18      	ldr	r3, [pc, #96]	@ (800ee50 <UART_SetConfig+0x2e4>)
 800edf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edf4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800edf8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800edfc:	d01a      	beq.n	800ee34 <UART_SetConfig+0x2c8>
 800edfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ee02:	d81b      	bhi.n	800ee3c <UART_SetConfig+0x2d0>
 800ee04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ee08:	d00c      	beq.n	800ee24 <UART_SetConfig+0x2b8>
 800ee0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ee0e:	d815      	bhi.n	800ee3c <UART_SetConfig+0x2d0>
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d003      	beq.n	800ee1c <UART_SetConfig+0x2b0>
 800ee14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ee18:	d008      	beq.n	800ee2c <UART_SetConfig+0x2c0>
 800ee1a:	e00f      	b.n	800ee3c <UART_SetConfig+0x2d0>
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee22:	e022      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ee24:	2302      	movs	r3, #2
 800ee26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee2a:	e01e      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ee2c:	2304      	movs	r3, #4
 800ee2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee32:	e01a      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ee34:	2308      	movs	r3, #8
 800ee36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee3a:	e016      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ee3c:	2310      	movs	r3, #16
 800ee3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee42:	e012      	b.n	800ee6a <UART_SetConfig+0x2fe>
 800ee44:	cfff69f3 	.word	0xcfff69f3
 800ee48:	40008000 	.word	0x40008000
 800ee4c:	40013800 	.word	0x40013800
 800ee50:	40021000 	.word	0x40021000
 800ee54:	40004400 	.word	0x40004400
 800ee58:	40004800 	.word	0x40004800
 800ee5c:	40004c00 	.word	0x40004c00
 800ee60:	40005000 	.word	0x40005000
 800ee64:	2310      	movs	r3, #16
 800ee66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	4aae      	ldr	r2, [pc, #696]	@ (800f128 <UART_SetConfig+0x5bc>)
 800ee70:	4293      	cmp	r3, r2
 800ee72:	f040 8097 	bne.w	800efa4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ee76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ee7a:	2b08      	cmp	r3, #8
 800ee7c:	d823      	bhi.n	800eec6 <UART_SetConfig+0x35a>
 800ee7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee84 <UART_SetConfig+0x318>)
 800ee80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee84:	0800eea9 	.word	0x0800eea9
 800ee88:	0800eec7 	.word	0x0800eec7
 800ee8c:	0800eeb1 	.word	0x0800eeb1
 800ee90:	0800eec7 	.word	0x0800eec7
 800ee94:	0800eeb7 	.word	0x0800eeb7
 800ee98:	0800eec7 	.word	0x0800eec7
 800ee9c:	0800eec7 	.word	0x0800eec7
 800eea0:	0800eec7 	.word	0x0800eec7
 800eea4:	0800eebf 	.word	0x0800eebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eea8:	f7fc fcf6 	bl	800b898 <HAL_RCC_GetPCLK1Freq>
 800eeac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800eeae:	e010      	b.n	800eed2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eeb0:	4b9e      	ldr	r3, [pc, #632]	@ (800f12c <UART_SetConfig+0x5c0>)
 800eeb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800eeb4:	e00d      	b.n	800eed2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eeb6:	f7fc fc81 	bl	800b7bc <HAL_RCC_GetSysClockFreq>
 800eeba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800eebc:	e009      	b.n	800eed2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eebe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eec2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800eec4:	e005      	b.n	800eed2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800eec6:	2300      	movs	r3, #0
 800eec8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800eeca:	2301      	movs	r3, #1
 800eecc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800eed0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800eed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f000 8130 	beq.w	800f13a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800eeda:	697b      	ldr	r3, [r7, #20]
 800eedc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eede:	4a94      	ldr	r2, [pc, #592]	@ (800f130 <UART_SetConfig+0x5c4>)
 800eee0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eee4:	461a      	mov	r2, r3
 800eee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eee8:	fbb3 f3f2 	udiv	r3, r3, r2
 800eeec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	685a      	ldr	r2, [r3, #4]
 800eef2:	4613      	mov	r3, r2
 800eef4:	005b      	lsls	r3, r3, #1
 800eef6:	4413      	add	r3, r2
 800eef8:	69ba      	ldr	r2, [r7, #24]
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d305      	bcc.n	800ef0a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eefe:	697b      	ldr	r3, [r7, #20]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef04:	69ba      	ldr	r2, [r7, #24]
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d903      	bls.n	800ef12 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ef10:	e113      	b.n	800f13a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef14:	2200      	movs	r2, #0
 800ef16:	60bb      	str	r3, [r7, #8]
 800ef18:	60fa      	str	r2, [r7, #12]
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef1e:	4a84      	ldr	r2, [pc, #528]	@ (800f130 <UART_SetConfig+0x5c4>)
 800ef20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef24:	b29b      	uxth	r3, r3
 800ef26:	2200      	movs	r2, #0
 800ef28:	603b      	str	r3, [r7, #0]
 800ef2a:	607a      	str	r2, [r7, #4]
 800ef2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef30:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ef34:	f7f1 fe5e 	bl	8000bf4 <__aeabi_uldivmod>
 800ef38:	4602      	mov	r2, r0
 800ef3a:	460b      	mov	r3, r1
 800ef3c:	4610      	mov	r0, r2
 800ef3e:	4619      	mov	r1, r3
 800ef40:	f04f 0200 	mov.w	r2, #0
 800ef44:	f04f 0300 	mov.w	r3, #0
 800ef48:	020b      	lsls	r3, r1, #8
 800ef4a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ef4e:	0202      	lsls	r2, r0, #8
 800ef50:	6979      	ldr	r1, [r7, #20]
 800ef52:	6849      	ldr	r1, [r1, #4]
 800ef54:	0849      	lsrs	r1, r1, #1
 800ef56:	2000      	movs	r0, #0
 800ef58:	460c      	mov	r4, r1
 800ef5a:	4605      	mov	r5, r0
 800ef5c:	eb12 0804 	adds.w	r8, r2, r4
 800ef60:	eb43 0905 	adc.w	r9, r3, r5
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	2200      	movs	r2, #0
 800ef6a:	469a      	mov	sl, r3
 800ef6c:	4693      	mov	fp, r2
 800ef6e:	4652      	mov	r2, sl
 800ef70:	465b      	mov	r3, fp
 800ef72:	4640      	mov	r0, r8
 800ef74:	4649      	mov	r1, r9
 800ef76:	f7f1 fe3d 	bl	8000bf4 <__aeabi_uldivmod>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	460b      	mov	r3, r1
 800ef7e:	4613      	mov	r3, r2
 800ef80:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ef82:	6a3b      	ldr	r3, [r7, #32]
 800ef84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ef88:	d308      	bcc.n	800ef9c <UART_SetConfig+0x430>
 800ef8a:	6a3b      	ldr	r3, [r7, #32]
 800ef8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef90:	d204      	bcs.n	800ef9c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ef92:	697b      	ldr	r3, [r7, #20]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	6a3a      	ldr	r2, [r7, #32]
 800ef98:	60da      	str	r2, [r3, #12]
 800ef9a:	e0ce      	b.n	800f13a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800efa2:	e0ca      	b.n	800f13a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efa4:	697b      	ldr	r3, [r7, #20]
 800efa6:	69db      	ldr	r3, [r3, #28]
 800efa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800efac:	d166      	bne.n	800f07c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800efae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800efb2:	2b08      	cmp	r3, #8
 800efb4:	d827      	bhi.n	800f006 <UART_SetConfig+0x49a>
 800efb6:	a201      	add	r2, pc, #4	@ (adr r2, 800efbc <UART_SetConfig+0x450>)
 800efb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efbc:	0800efe1 	.word	0x0800efe1
 800efc0:	0800efe9 	.word	0x0800efe9
 800efc4:	0800eff1 	.word	0x0800eff1
 800efc8:	0800f007 	.word	0x0800f007
 800efcc:	0800eff7 	.word	0x0800eff7
 800efd0:	0800f007 	.word	0x0800f007
 800efd4:	0800f007 	.word	0x0800f007
 800efd8:	0800f007 	.word	0x0800f007
 800efdc:	0800efff 	.word	0x0800efff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800efe0:	f7fc fc5a 	bl	800b898 <HAL_RCC_GetPCLK1Freq>
 800efe4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800efe6:	e014      	b.n	800f012 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800efe8:	f7fc fc6c 	bl	800b8c4 <HAL_RCC_GetPCLK2Freq>
 800efec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800efee:	e010      	b.n	800f012 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eff0:	4b4e      	ldr	r3, [pc, #312]	@ (800f12c <UART_SetConfig+0x5c0>)
 800eff2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800eff4:	e00d      	b.n	800f012 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eff6:	f7fc fbe1 	bl	800b7bc <HAL_RCC_GetSysClockFreq>
 800effa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800effc:	e009      	b.n	800f012 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800effe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f002:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f004:	e005      	b.n	800f012 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f006:	2300      	movs	r3, #0
 800f008:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f00a:	2301      	movs	r3, #1
 800f00c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f010:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f014:	2b00      	cmp	r3, #0
 800f016:	f000 8090 	beq.w	800f13a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f01a:	697b      	ldr	r3, [r7, #20]
 800f01c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f01e:	4a44      	ldr	r2, [pc, #272]	@ (800f130 <UART_SetConfig+0x5c4>)
 800f020:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f024:	461a      	mov	r2, r3
 800f026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f028:	fbb3 f3f2 	udiv	r3, r3, r2
 800f02c:	005a      	lsls	r2, r3, #1
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	685b      	ldr	r3, [r3, #4]
 800f032:	085b      	lsrs	r3, r3, #1
 800f034:	441a      	add	r2, r3
 800f036:	697b      	ldr	r3, [r7, #20]
 800f038:	685b      	ldr	r3, [r3, #4]
 800f03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f03e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f040:	6a3b      	ldr	r3, [r7, #32]
 800f042:	2b0f      	cmp	r3, #15
 800f044:	d916      	bls.n	800f074 <UART_SetConfig+0x508>
 800f046:	6a3b      	ldr	r3, [r7, #32]
 800f048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f04c:	d212      	bcs.n	800f074 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f04e:	6a3b      	ldr	r3, [r7, #32]
 800f050:	b29b      	uxth	r3, r3
 800f052:	f023 030f 	bic.w	r3, r3, #15
 800f056:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f058:	6a3b      	ldr	r3, [r7, #32]
 800f05a:	085b      	lsrs	r3, r3, #1
 800f05c:	b29b      	uxth	r3, r3
 800f05e:	f003 0307 	and.w	r3, r3, #7
 800f062:	b29a      	uxth	r2, r3
 800f064:	8bfb      	ldrh	r3, [r7, #30]
 800f066:	4313      	orrs	r3, r2
 800f068:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	8bfa      	ldrh	r2, [r7, #30]
 800f070:	60da      	str	r2, [r3, #12]
 800f072:	e062      	b.n	800f13a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f074:	2301      	movs	r3, #1
 800f076:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f07a:	e05e      	b.n	800f13a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f07c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f080:	2b08      	cmp	r3, #8
 800f082:	d828      	bhi.n	800f0d6 <UART_SetConfig+0x56a>
 800f084:	a201      	add	r2, pc, #4	@ (adr r2, 800f08c <UART_SetConfig+0x520>)
 800f086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f08a:	bf00      	nop
 800f08c:	0800f0b1 	.word	0x0800f0b1
 800f090:	0800f0b9 	.word	0x0800f0b9
 800f094:	0800f0c1 	.word	0x0800f0c1
 800f098:	0800f0d7 	.word	0x0800f0d7
 800f09c:	0800f0c7 	.word	0x0800f0c7
 800f0a0:	0800f0d7 	.word	0x0800f0d7
 800f0a4:	0800f0d7 	.word	0x0800f0d7
 800f0a8:	0800f0d7 	.word	0x0800f0d7
 800f0ac:	0800f0cf 	.word	0x0800f0cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f0b0:	f7fc fbf2 	bl	800b898 <HAL_RCC_GetPCLK1Freq>
 800f0b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0b6:	e014      	b.n	800f0e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f0b8:	f7fc fc04 	bl	800b8c4 <HAL_RCC_GetPCLK2Freq>
 800f0bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0be:	e010      	b.n	800f0e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f0c0:	4b1a      	ldr	r3, [pc, #104]	@ (800f12c <UART_SetConfig+0x5c0>)
 800f0c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0c4:	e00d      	b.n	800f0e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f0c6:	f7fc fb79 	bl	800b7bc <HAL_RCC_GetSysClockFreq>
 800f0ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0cc:	e009      	b.n	800f0e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f0d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0d4:	e005      	b.n	800f0e2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f0da:	2301      	movs	r3, #1
 800f0dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f0e0:	bf00      	nop
    }

    if (pclk != 0U)
 800f0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d028      	beq.n	800f13a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0ec:	4a10      	ldr	r2, [pc, #64]	@ (800f130 <UART_SetConfig+0x5c4>)
 800f0ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f0f2:	461a      	mov	r2, r3
 800f0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0f6:	fbb3 f2f2 	udiv	r2, r3, r2
 800f0fa:	697b      	ldr	r3, [r7, #20]
 800f0fc:	685b      	ldr	r3, [r3, #4]
 800f0fe:	085b      	lsrs	r3, r3, #1
 800f100:	441a      	add	r2, r3
 800f102:	697b      	ldr	r3, [r7, #20]
 800f104:	685b      	ldr	r3, [r3, #4]
 800f106:	fbb2 f3f3 	udiv	r3, r2, r3
 800f10a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f10c:	6a3b      	ldr	r3, [r7, #32]
 800f10e:	2b0f      	cmp	r3, #15
 800f110:	d910      	bls.n	800f134 <UART_SetConfig+0x5c8>
 800f112:	6a3b      	ldr	r3, [r7, #32]
 800f114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f118:	d20c      	bcs.n	800f134 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f11a:	6a3b      	ldr	r3, [r7, #32]
 800f11c:	b29a      	uxth	r2, r3
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	60da      	str	r2, [r3, #12]
 800f124:	e009      	b.n	800f13a <UART_SetConfig+0x5ce>
 800f126:	bf00      	nop
 800f128:	40008000 	.word	0x40008000
 800f12c:	00f42400 	.word	0x00f42400
 800f130:	080126e0 	.word	0x080126e0
      }
      else
      {
        ret = HAL_ERROR;
 800f134:	2301      	movs	r3, #1
 800f136:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f13a:	697b      	ldr	r3, [r7, #20]
 800f13c:	2201      	movs	r2, #1
 800f13e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f142:	697b      	ldr	r3, [r7, #20]
 800f144:	2201      	movs	r2, #1
 800f146:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	2200      	movs	r2, #0
 800f14e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f150:	697b      	ldr	r3, [r7, #20]
 800f152:	2200      	movs	r2, #0
 800f154:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f156:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3730      	adds	r7, #48	@ 0x30
 800f15e:	46bd      	mov	sp, r7
 800f160:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f164 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f164:	b480      	push	{r7}
 800f166:	b083      	sub	sp, #12
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f170:	f003 0308 	and.w	r3, r3, #8
 800f174:	2b00      	cmp	r3, #0
 800f176:	d00a      	beq.n	800f18e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	685b      	ldr	r3, [r3, #4]
 800f17e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	430a      	orrs	r2, r1
 800f18c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f192:	f003 0301 	and.w	r3, r3, #1
 800f196:	2b00      	cmp	r3, #0
 800f198:	d00a      	beq.n	800f1b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	685b      	ldr	r3, [r3, #4]
 800f1a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	430a      	orrs	r2, r1
 800f1ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1b4:	f003 0302 	and.w	r3, r3, #2
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d00a      	beq.n	800f1d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	685b      	ldr	r3, [r3, #4]
 800f1c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	430a      	orrs	r2, r1
 800f1d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1d6:	f003 0304 	and.w	r3, r3, #4
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d00a      	beq.n	800f1f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	685b      	ldr	r3, [r3, #4]
 800f1e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	430a      	orrs	r2, r1
 800f1f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1f8:	f003 0310 	and.w	r3, r3, #16
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d00a      	beq.n	800f216 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	689b      	ldr	r3, [r3, #8]
 800f206:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	430a      	orrs	r2, r1
 800f214:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f21a:	f003 0320 	and.w	r3, r3, #32
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d00a      	beq.n	800f238 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	689b      	ldr	r3, [r3, #8]
 800f228:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	430a      	orrs	r2, r1
 800f236:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f23c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f240:	2b00      	cmp	r3, #0
 800f242:	d01a      	beq.n	800f27a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	685b      	ldr	r3, [r3, #4]
 800f24a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	430a      	orrs	r2, r1
 800f258:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f25e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f262:	d10a      	bne.n	800f27a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	685b      	ldr	r3, [r3, #4]
 800f26a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	430a      	orrs	r2, r1
 800f278:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f27e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f282:	2b00      	cmp	r3, #0
 800f284:	d00a      	beq.n	800f29c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	430a      	orrs	r2, r1
 800f29a:	605a      	str	r2, [r3, #4]
  }
}
 800f29c:	bf00      	nop
 800f29e:	370c      	adds	r7, #12
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a6:	4770      	bx	lr

0800f2a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b098      	sub	sp, #96	@ 0x60
 800f2ac:	af02      	add	r7, sp, #8
 800f2ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f2b8:	f7f9 faee 	bl	8008898 <HAL_GetTick>
 800f2bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f003 0308 	and.w	r3, r3, #8
 800f2c8:	2b08      	cmp	r3, #8
 800f2ca:	d12f      	bne.n	800f32c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f2cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f2d0:	9300      	str	r3, [sp, #0]
 800f2d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f000 f88e 	bl	800f3fc <UART_WaitOnFlagUntilTimeout>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d022      	beq.n	800f32c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2ee:	e853 3f00 	ldrex	r3, [r3]
 800f2f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f2f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f2fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	461a      	mov	r2, r3
 800f302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f304:	647b      	str	r3, [r7, #68]	@ 0x44
 800f306:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f308:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f30a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f30c:	e841 2300 	strex	r3, r2, [r1]
 800f310:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f314:	2b00      	cmp	r3, #0
 800f316:	d1e6      	bne.n	800f2e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2220      	movs	r2, #32
 800f31c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	2200      	movs	r2, #0
 800f324:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f328:	2303      	movs	r3, #3
 800f32a:	e063      	b.n	800f3f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	f003 0304 	and.w	r3, r3, #4
 800f336:	2b04      	cmp	r3, #4
 800f338:	d149      	bne.n	800f3ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f33a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f33e:	9300      	str	r3, [sp, #0]
 800f340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f342:	2200      	movs	r2, #0
 800f344:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f000 f857 	bl	800f3fc <UART_WaitOnFlagUntilTimeout>
 800f34e:	4603      	mov	r3, r0
 800f350:	2b00      	cmp	r3, #0
 800f352:	d03c      	beq.n	800f3ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f35c:	e853 3f00 	ldrex	r3, [r3]
 800f360:	623b      	str	r3, [r7, #32]
   return(result);
 800f362:	6a3b      	ldr	r3, [r7, #32]
 800f364:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f368:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	461a      	mov	r2, r3
 800f370:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f372:	633b      	str	r3, [r7, #48]	@ 0x30
 800f374:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f37a:	e841 2300 	strex	r3, r2, [r1]
 800f37e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f382:	2b00      	cmp	r3, #0
 800f384:	d1e6      	bne.n	800f354 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	3308      	adds	r3, #8
 800f38c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f38e:	693b      	ldr	r3, [r7, #16]
 800f390:	e853 3f00 	ldrex	r3, [r3]
 800f394:	60fb      	str	r3, [r7, #12]
   return(result);
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	f023 0301 	bic.w	r3, r3, #1
 800f39c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	3308      	adds	r3, #8
 800f3a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f3a6:	61fa      	str	r2, [r7, #28]
 800f3a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3aa:	69b9      	ldr	r1, [r7, #24]
 800f3ac:	69fa      	ldr	r2, [r7, #28]
 800f3ae:	e841 2300 	strex	r3, r2, [r1]
 800f3b2:	617b      	str	r3, [r7, #20]
   return(result);
 800f3b4:	697b      	ldr	r3, [r7, #20]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d1e5      	bne.n	800f386 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	2220      	movs	r2, #32
 800f3be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f3ca:	2303      	movs	r3, #3
 800f3cc:	e012      	b.n	800f3f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2220      	movs	r2, #32
 800f3d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	2220      	movs	r2, #32
 800f3da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f3f2:	2300      	movs	r3, #0
}
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	3758      	adds	r7, #88	@ 0x58
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	bd80      	pop	{r7, pc}

0800f3fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b084      	sub	sp, #16
 800f400:	af00      	add	r7, sp, #0
 800f402:	60f8      	str	r0, [r7, #12]
 800f404:	60b9      	str	r1, [r7, #8]
 800f406:	603b      	str	r3, [r7, #0]
 800f408:	4613      	mov	r3, r2
 800f40a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f40c:	e04f      	b.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f414:	d04b      	beq.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f416:	f7f9 fa3f 	bl	8008898 <HAL_GetTick>
 800f41a:	4602      	mov	r2, r0
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	1ad3      	subs	r3, r2, r3
 800f420:	69ba      	ldr	r2, [r7, #24]
 800f422:	429a      	cmp	r2, r3
 800f424:	d302      	bcc.n	800f42c <UART_WaitOnFlagUntilTimeout+0x30>
 800f426:	69bb      	ldr	r3, [r7, #24]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d101      	bne.n	800f430 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f42c:	2303      	movs	r3, #3
 800f42e:	e04e      	b.n	800f4ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	f003 0304 	and.w	r3, r3, #4
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d037      	beq.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800f43e:	68bb      	ldr	r3, [r7, #8]
 800f440:	2b80      	cmp	r3, #128	@ 0x80
 800f442:	d034      	beq.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800f444:	68bb      	ldr	r3, [r7, #8]
 800f446:	2b40      	cmp	r3, #64	@ 0x40
 800f448:	d031      	beq.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	69db      	ldr	r3, [r3, #28]
 800f450:	f003 0308 	and.w	r3, r3, #8
 800f454:	2b08      	cmp	r3, #8
 800f456:	d110      	bne.n	800f47a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	2208      	movs	r2, #8
 800f45e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f460:	68f8      	ldr	r0, [r7, #12]
 800f462:	f000 f920 	bl	800f6a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	2208      	movs	r2, #8
 800f46a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	2200      	movs	r2, #0
 800f472:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f476:	2301      	movs	r3, #1
 800f478:	e029      	b.n	800f4ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	69db      	ldr	r3, [r3, #28]
 800f480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f484:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f488:	d111      	bne.n	800f4ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f492:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f494:	68f8      	ldr	r0, [r7, #12]
 800f496:	f000 f906 	bl	800f6a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	2220      	movs	r2, #32
 800f49e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f4aa:	2303      	movs	r3, #3
 800f4ac:	e00f      	b.n	800f4ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	69da      	ldr	r2, [r3, #28]
 800f4b4:	68bb      	ldr	r3, [r7, #8]
 800f4b6:	4013      	ands	r3, r2
 800f4b8:	68ba      	ldr	r2, [r7, #8]
 800f4ba:	429a      	cmp	r2, r3
 800f4bc:	bf0c      	ite	eq
 800f4be:	2301      	moveq	r3, #1
 800f4c0:	2300      	movne	r3, #0
 800f4c2:	b2db      	uxtb	r3, r3
 800f4c4:	461a      	mov	r2, r3
 800f4c6:	79fb      	ldrb	r3, [r7, #7]
 800f4c8:	429a      	cmp	r2, r3
 800f4ca:	d0a0      	beq.n	800f40e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f4cc:	2300      	movs	r3, #0
}
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	3710      	adds	r7, #16
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}
	...

0800f4d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b096      	sub	sp, #88	@ 0x58
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	60f8      	str	r0, [r7, #12]
 800f4e0:	60b9      	str	r1, [r7, #8]
 800f4e2:	4613      	mov	r3, r2
 800f4e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	68ba      	ldr	r2, [r7, #8]
 800f4ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	88fa      	ldrh	r2, [r7, #6]
 800f4f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	2222      	movs	r2, #34	@ 0x22
 800f500:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d02d      	beq.n	800f56a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f514:	4a40      	ldr	r2, [pc, #256]	@ (800f618 <UART_Start_Receive_DMA+0x140>)
 800f516:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f51e:	4a3f      	ldr	r2, [pc, #252]	@ (800f61c <UART_Start_Receive_DMA+0x144>)
 800f520:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f528:	4a3d      	ldr	r2, [pc, #244]	@ (800f620 <UART_Start_Receive_DMA+0x148>)
 800f52a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f532:	2200      	movs	r2, #0
 800f534:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	3324      	adds	r3, #36	@ 0x24
 800f542:	4619      	mov	r1, r3
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f548:	461a      	mov	r2, r3
 800f54a:	88fb      	ldrh	r3, [r7, #6]
 800f54c:	f7fa ffe0 	bl	800a510 <HAL_DMA_Start_IT>
 800f550:	4603      	mov	r3, r0
 800f552:	2b00      	cmp	r3, #0
 800f554:	d009      	beq.n	800f56a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2210      	movs	r2, #16
 800f55a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2220      	movs	r2, #32
 800f562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800f566:	2301      	movs	r3, #1
 800f568:	e051      	b.n	800f60e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	691b      	ldr	r3, [r3, #16]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d018      	beq.n	800f5a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f57a:	e853 3f00 	ldrex	r3, [r3]
 800f57e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f586:	657b      	str	r3, [r7, #84]	@ 0x54
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	461a      	mov	r2, r3
 800f58e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f590:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f592:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f594:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f596:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f598:	e841 2300 	strex	r3, r2, [r1]
 800f59c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f59e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d1e6      	bne.n	800f572 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	3308      	adds	r3, #8
 800f5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ae:	e853 3f00 	ldrex	r3, [r3]
 800f5b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5b6:	f043 0301 	orr.w	r3, r3, #1
 800f5ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	3308      	adds	r3, #8
 800f5c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f5c4:	637a      	str	r2, [r7, #52]	@ 0x34
 800f5c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f5ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f5cc:	e841 2300 	strex	r3, r2, [r1]
 800f5d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d1e5      	bne.n	800f5a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	3308      	adds	r3, #8
 800f5de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	e853 3f00 	ldrex	r3, [r3]
 800f5e6:	613b      	str	r3, [r7, #16]
   return(result);
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	3308      	adds	r3, #8
 800f5f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f5f8:	623a      	str	r2, [r7, #32]
 800f5fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fc:	69f9      	ldr	r1, [r7, #28]
 800f5fe:	6a3a      	ldr	r2, [r7, #32]
 800f600:	e841 2300 	strex	r3, r2, [r1]
 800f604:	61bb      	str	r3, [r7, #24]
   return(result);
 800f606:	69bb      	ldr	r3, [r7, #24]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d1e5      	bne.n	800f5d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800f60c:	2300      	movs	r3, #0
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3758      	adds	r7, #88	@ 0x58
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}
 800f616:	bf00      	nop
 800f618:	0800f773 	.word	0x0800f773
 800f61c:	0800f8a7 	.word	0x0800f8a7
 800f620:	0800f8ed 	.word	0x0800f8ed

0800f624 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f624:	b480      	push	{r7}
 800f626:	b08f      	sub	sp, #60	@ 0x3c
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f632:	6a3b      	ldr	r3, [r7, #32]
 800f634:	e853 3f00 	ldrex	r3, [r3]
 800f638:	61fb      	str	r3, [r7, #28]
   return(result);
 800f63a:	69fb      	ldr	r3, [r7, #28]
 800f63c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f640:	637b      	str	r3, [r7, #52]	@ 0x34
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	461a      	mov	r2, r3
 800f648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f64a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f64c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f64e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f652:	e841 2300 	strex	r3, r2, [r1]
 800f656:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d1e6      	bne.n	800f62c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	3308      	adds	r3, #8
 800f664:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	e853 3f00 	ldrex	r3, [r3]
 800f66c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f674:	633b      	str	r3, [r7, #48]	@ 0x30
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	3308      	adds	r3, #8
 800f67c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f67e:	61ba      	str	r2, [r7, #24]
 800f680:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f682:	6979      	ldr	r1, [r7, #20]
 800f684:	69ba      	ldr	r2, [r7, #24]
 800f686:	e841 2300 	strex	r3, r2, [r1]
 800f68a:	613b      	str	r3, [r7, #16]
   return(result);
 800f68c:	693b      	ldr	r3, [r7, #16]
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d1e5      	bne.n	800f65e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	2220      	movs	r2, #32
 800f696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800f69a:	bf00      	nop
 800f69c:	373c      	adds	r7, #60	@ 0x3c
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a4:	4770      	bx	lr

0800f6a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f6a6:	b480      	push	{r7}
 800f6a8:	b095      	sub	sp, #84	@ 0x54
 800f6aa:	af00      	add	r7, sp, #0
 800f6ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6b6:	e853 3f00 	ldrex	r3, [r3]
 800f6ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f6bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f6c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	461a      	mov	r2, r3
 800f6ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f6d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6d4:	e841 2300 	strex	r3, r2, [r1]
 800f6d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d1e6      	bne.n	800f6ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	3308      	adds	r3, #8
 800f6e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6e8:	6a3b      	ldr	r3, [r7, #32]
 800f6ea:	e853 3f00 	ldrex	r3, [r3]
 800f6ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6f0:	69fb      	ldr	r3, [r7, #28]
 800f6f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f6f6:	f023 0301 	bic.w	r3, r3, #1
 800f6fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	3308      	adds	r3, #8
 800f702:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f704:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f706:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f708:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f70a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f70c:	e841 2300 	strex	r3, r2, [r1]
 800f710:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f714:	2b00      	cmp	r3, #0
 800f716:	d1e3      	bne.n	800f6e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f71c:	2b01      	cmp	r3, #1
 800f71e:	d118      	bne.n	800f752 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	e853 3f00 	ldrex	r3, [r3]
 800f72c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f72e:	68bb      	ldr	r3, [r7, #8]
 800f730:	f023 0310 	bic.w	r3, r3, #16
 800f734:	647b      	str	r3, [r7, #68]	@ 0x44
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	461a      	mov	r2, r3
 800f73c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f73e:	61bb      	str	r3, [r7, #24]
 800f740:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f742:	6979      	ldr	r1, [r7, #20]
 800f744:	69ba      	ldr	r2, [r7, #24]
 800f746:	e841 2300 	strex	r3, r2, [r1]
 800f74a:	613b      	str	r3, [r7, #16]
   return(result);
 800f74c:	693b      	ldr	r3, [r7, #16]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d1e6      	bne.n	800f720 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	2220      	movs	r2, #32
 800f756:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	2200      	movs	r2, #0
 800f75e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2200      	movs	r2, #0
 800f764:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f766:	bf00      	nop
 800f768:	3754      	adds	r7, #84	@ 0x54
 800f76a:	46bd      	mov	sp, r7
 800f76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f770:	4770      	bx	lr

0800f772 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f772:	b580      	push	{r7, lr}
 800f774:	b09c      	sub	sp, #112	@ 0x70
 800f776:	af00      	add	r7, sp, #0
 800f778:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f77e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	f003 0320 	and.w	r3, r3, #32
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d171      	bne.n	800f872 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800f78e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f790:	2200      	movs	r2, #0
 800f792:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f79c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f79e:	e853 3f00 	ldrex	r3, [r3]
 800f7a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f7a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f7aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f7ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	461a      	mov	r2, r3
 800f7b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f7b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f7ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f7bc:	e841 2300 	strex	r3, r2, [r1]
 800f7c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f7c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d1e6      	bne.n	800f796 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	3308      	adds	r3, #8
 800f7ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d2:	e853 3f00 	ldrex	r3, [r3]
 800f7d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7da:	f023 0301 	bic.w	r3, r3, #1
 800f7de:	667b      	str	r3, [r7, #100]	@ 0x64
 800f7e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	3308      	adds	r3, #8
 800f7e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f7e8:	647a      	str	r2, [r7, #68]	@ 0x44
 800f7ea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f7ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f7f0:	e841 2300 	strex	r3, r2, [r1]
 800f7f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f7f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d1e5      	bne.n	800f7c8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	3308      	adds	r3, #8
 800f802:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f806:	e853 3f00 	ldrex	r3, [r3]
 800f80a:	623b      	str	r3, [r7, #32]
   return(result);
 800f80c:	6a3b      	ldr	r3, [r7, #32]
 800f80e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f812:	663b      	str	r3, [r7, #96]	@ 0x60
 800f814:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	3308      	adds	r3, #8
 800f81a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f81c:	633a      	str	r2, [r7, #48]	@ 0x30
 800f81e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f820:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f824:	e841 2300 	strex	r3, r2, [r1]
 800f828:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f82a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1e5      	bne.n	800f7fc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f832:	2220      	movs	r2, #32
 800f834:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f838:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f83a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f83c:	2b01      	cmp	r3, #1
 800f83e:	d118      	bne.n	800f872 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f840:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f846:	693b      	ldr	r3, [r7, #16]
 800f848:	e853 3f00 	ldrex	r3, [r3]
 800f84c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	f023 0310 	bic.w	r3, r3, #16
 800f854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	461a      	mov	r2, r3
 800f85c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f85e:	61fb      	str	r3, [r7, #28]
 800f860:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f862:	69b9      	ldr	r1, [r7, #24]
 800f864:	69fa      	ldr	r2, [r7, #28]
 800f866:	e841 2300 	strex	r3, r2, [r1]
 800f86a:	617b      	str	r3, [r7, #20]
   return(result);
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d1e6      	bne.n	800f840 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f874:	2200      	movs	r2, #0
 800f876:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f878:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f87a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f87c:	2b01      	cmp	r3, #1
 800f87e:	d109      	bne.n	800f894 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800f880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f882:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f886:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f888:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800f88c:	4611      	mov	r1, r2
 800f88e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f890:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f892:	e004      	b.n	800f89e <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800f894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f896:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f89a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f89c:	4798      	blx	r3
}
 800f89e:	bf00      	nop
 800f8a0:	3770      	adds	r7, #112	@ 0x70
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd80      	pop	{r7, pc}

0800f8a6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f8a6:	b580      	push	{r7, lr}
 800f8a8:	b084      	sub	sp, #16
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8b2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	2201      	movs	r2, #1
 800f8b8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f8be:	2b01      	cmp	r3, #1
 800f8c0:	d10b      	bne.n	800f8da <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f8c8:	68fa      	ldr	r2, [r7, #12]
 800f8ca:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800f8ce:	0852      	lsrs	r2, r2, #1
 800f8d0:	b292      	uxth	r2, r2
 800f8d2:	4611      	mov	r1, r2
 800f8d4:	68f8      	ldr	r0, [r7, #12]
 800f8d6:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f8d8:	e004      	b.n	800f8e4 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f8e0:	68f8      	ldr	r0, [r7, #12]
 800f8e2:	4798      	blx	r3
}
 800f8e4:	bf00      	nop
 800f8e6:	3710      	adds	r7, #16
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	bd80      	pop	{r7, pc}

0800f8ec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b086      	sub	sp, #24
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8f8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f8fa:	697b      	ldr	r3, [r7, #20]
 800f8fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f900:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f908:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f90a:	697b      	ldr	r3, [r7, #20]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	689b      	ldr	r3, [r3, #8]
 800f910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f914:	2b80      	cmp	r3, #128	@ 0x80
 800f916:	d109      	bne.n	800f92c <UART_DMAError+0x40>
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	2b21      	cmp	r3, #33	@ 0x21
 800f91c:	d106      	bne.n	800f92c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	2200      	movs	r2, #0
 800f922:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800f926:	6978      	ldr	r0, [r7, #20]
 800f928:	f7ff fe7c 	bl	800f624 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	689b      	ldr	r3, [r3, #8]
 800f932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f936:	2b40      	cmp	r3, #64	@ 0x40
 800f938:	d109      	bne.n	800f94e <UART_DMAError+0x62>
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	2b22      	cmp	r3, #34	@ 0x22
 800f93e:	d106      	bne.n	800f94e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f940:	697b      	ldr	r3, [r7, #20]
 800f942:	2200      	movs	r2, #0
 800f944:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800f948:	6978      	ldr	r0, [r7, #20]
 800f94a:	f7ff feac 	bl	800f6a6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f94e:	697b      	ldr	r3, [r7, #20]
 800f950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f954:	f043 0210 	orr.w	r2, r3, #16
 800f958:	697b      	ldr	r3, [r7, #20]
 800f95a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800f95e:	697b      	ldr	r3, [r7, #20]
 800f960:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f964:	6978      	ldr	r0, [r7, #20]
 800f966:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f968:	bf00      	nop
 800f96a:	3718      	adds	r7, #24
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bd80      	pop	{r7, pc}

0800f970 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f97c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2200      	movs	r2, #0
 800f982:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f98c:	68f8      	ldr	r0, [r7, #12]
 800f98e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f990:	bf00      	nop
 800f992:	3710      	adds	r7, #16
 800f994:	46bd      	mov	sp, r7
 800f996:	bd80      	pop	{r7, pc}

0800f998 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f998:	b580      	push	{r7, lr}
 800f99a:	b088      	sub	sp, #32
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	e853 3f00 	ldrex	r3, [r3]
 800f9ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800f9ae:	68bb      	ldr	r3, [r7, #8]
 800f9b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9b4:	61fb      	str	r3, [r7, #28]
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	69fb      	ldr	r3, [r7, #28]
 800f9be:	61bb      	str	r3, [r7, #24]
 800f9c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9c2:	6979      	ldr	r1, [r7, #20]
 800f9c4:	69ba      	ldr	r2, [r7, #24]
 800f9c6:	e841 2300 	strex	r3, r2, [r1]
 800f9ca:	613b      	str	r3, [r7, #16]
   return(result);
 800f9cc:	693b      	ldr	r3, [r7, #16]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d1e6      	bne.n	800f9a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2220      	movs	r2, #32
 800f9d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f9ea:	bf00      	nop
 800f9ec:	3720      	adds	r7, #32
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}

0800f9f2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f9f2:	b480      	push	{r7}
 800f9f4:	b083      	sub	sp, #12
 800f9f6:	af00      	add	r7, sp, #0
 800f9f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f9fa:	bf00      	nop
 800f9fc:	370c      	adds	r7, #12
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa04:	4770      	bx	lr

0800fa06 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fa06:	b480      	push	{r7}
 800fa08:	b083      	sub	sp, #12
 800fa0a:	af00      	add	r7, sp, #0
 800fa0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fa0e:	bf00      	nop
 800fa10:	370c      	adds	r7, #12
 800fa12:	46bd      	mov	sp, r7
 800fa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa18:	4770      	bx	lr

0800fa1a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fa1a:	b480      	push	{r7}
 800fa1c:	b083      	sub	sp, #12
 800fa1e:	af00      	add	r7, sp, #0
 800fa20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fa22:	bf00      	nop
 800fa24:	370c      	adds	r7, #12
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr

0800fa2e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fa2e:	b480      	push	{r7}
 800fa30:	b085      	sub	sp, #20
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fa3c:	2b01      	cmp	r3, #1
 800fa3e:	d101      	bne.n	800fa44 <HAL_UARTEx_DisableFifoMode+0x16>
 800fa40:	2302      	movs	r3, #2
 800fa42:	e027      	b.n	800fa94 <HAL_UARTEx_DisableFifoMode+0x66>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2201      	movs	r2, #1
 800fa48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2224      	movs	r2, #36	@ 0x24
 800fa50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	681a      	ldr	r2, [r3, #0]
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	f022 0201 	bic.w	r2, r2, #1
 800fa6a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fa72:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2200      	movs	r2, #0
 800fa78:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	68fa      	ldr	r2, [r7, #12]
 800fa80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	2220      	movs	r2, #32
 800fa86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa92:	2300      	movs	r3, #0
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3714      	adds	r7, #20
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9e:	4770      	bx	lr

0800faa0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
 800faa8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fab0:	2b01      	cmp	r3, #1
 800fab2:	d101      	bne.n	800fab8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fab4:	2302      	movs	r3, #2
 800fab6:	e02d      	b.n	800fb14 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2201      	movs	r2, #1
 800fabc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	2224      	movs	r2, #36	@ 0x24
 800fac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	681a      	ldr	r2, [r3, #0]
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	f022 0201 	bic.w	r2, r2, #1
 800fade:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	683a      	ldr	r2, [r7, #0]
 800faf0:	430a      	orrs	r2, r1
 800faf2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800faf4:	6878      	ldr	r0, [r7, #4]
 800faf6:	f000 f84f 	bl	800fb98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	68fa      	ldr	r2, [r7, #12]
 800fb00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2220      	movs	r2, #32
 800fb06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fb12:	2300      	movs	r3, #0
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3710      	adds	r7, #16
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}

0800fb1c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b084      	sub	sp, #16
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
 800fb24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	d101      	bne.n	800fb34 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fb30:	2302      	movs	r3, #2
 800fb32:	e02d      	b.n	800fb90 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	2201      	movs	r2, #1
 800fb38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	2224      	movs	r2, #36	@ 0x24
 800fb40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	681a      	ldr	r2, [r3, #0]
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	f022 0201 	bic.w	r2, r2, #1
 800fb5a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	689b      	ldr	r3, [r3, #8]
 800fb62:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	683a      	ldr	r2, [r7, #0]
 800fb6c:	430a      	orrs	r2, r1
 800fb6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f000 f811 	bl	800fb98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	68fa      	ldr	r2, [r7, #12]
 800fb7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2220      	movs	r2, #32
 800fb82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fb8e:	2300      	movs	r3, #0
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	3710      	adds	r7, #16
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fb98:	b480      	push	{r7}
 800fb9a:	b085      	sub	sp, #20
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d108      	bne.n	800fbba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2201      	movs	r2, #1
 800fbac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	2201      	movs	r2, #1
 800fbb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fbb8:	e031      	b.n	800fc1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fbba:	2308      	movs	r3, #8
 800fbbc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fbbe:	2308      	movs	r3, #8
 800fbc0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	689b      	ldr	r3, [r3, #8]
 800fbc8:	0e5b      	lsrs	r3, r3, #25
 800fbca:	b2db      	uxtb	r3, r3
 800fbcc:	f003 0307 	and.w	r3, r3, #7
 800fbd0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	689b      	ldr	r3, [r3, #8]
 800fbd8:	0f5b      	lsrs	r3, r3, #29
 800fbda:	b2db      	uxtb	r3, r3
 800fbdc:	f003 0307 	and.w	r3, r3, #7
 800fbe0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fbe2:	7bbb      	ldrb	r3, [r7, #14]
 800fbe4:	7b3a      	ldrb	r2, [r7, #12]
 800fbe6:	4911      	ldr	r1, [pc, #68]	@ (800fc2c <UARTEx_SetNbDataToProcess+0x94>)
 800fbe8:	5c8a      	ldrb	r2, [r1, r2]
 800fbea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fbee:	7b3a      	ldrb	r2, [r7, #12]
 800fbf0:	490f      	ldr	r1, [pc, #60]	@ (800fc30 <UARTEx_SetNbDataToProcess+0x98>)
 800fbf2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fbf4:	fb93 f3f2 	sdiv	r3, r3, r2
 800fbf8:	b29a      	uxth	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fc00:	7bfb      	ldrb	r3, [r7, #15]
 800fc02:	7b7a      	ldrb	r2, [r7, #13]
 800fc04:	4909      	ldr	r1, [pc, #36]	@ (800fc2c <UARTEx_SetNbDataToProcess+0x94>)
 800fc06:	5c8a      	ldrb	r2, [r1, r2]
 800fc08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fc0c:	7b7a      	ldrb	r2, [r7, #13]
 800fc0e:	4908      	ldr	r1, [pc, #32]	@ (800fc30 <UARTEx_SetNbDataToProcess+0x98>)
 800fc10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fc12:	fb93 f3f2 	sdiv	r3, r3, r2
 800fc16:	b29a      	uxth	r2, r3
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fc1e:	bf00      	nop
 800fc20:	3714      	adds	r7, #20
 800fc22:	46bd      	mov	sp, r7
 800fc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	080126f8 	.word	0x080126f8
 800fc30:	08012700 	.word	0x08012700

0800fc34 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800fc34:	b480      	push	{r7}
 800fc36:	b08b      	sub	sp, #44	@ 0x2c
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	60f8      	str	r0, [r7, #12]
 800fc3c:	60b9      	str	r1, [r7, #8]
 800fc3e:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	685b      	ldr	r3, [r3, #4]
 800fc44:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	685b      	ldr	r3, [r3, #4]
 800fc4a:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	685b      	ldr	r3, [r3, #4]
 800fc50:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	881b      	ldrh	r3, [r3, #0]
 800fc56:	461a      	mov	r2, r3
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	885b      	ldrh	r3, [r3, #2]
 800fc5c:	fb02 f303 	mul.w	r3, r2, r3
 800fc60:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800fc62:	697b      	ldr	r3, [r7, #20]
 800fc64:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800fc66:	e013      	b.n	800fc90 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800fc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc6a:	1d1a      	adds	r2, r3, #4
 800fc6c:	627a      	str	r2, [r7, #36]	@ 0x24
 800fc6e:	ed93 7a00 	vldr	s14, [r3]
 800fc72:	6a3b      	ldr	r3, [r7, #32]
 800fc74:	1d1a      	adds	r2, r3, #4
 800fc76:	623a      	str	r2, [r7, #32]
 800fc78:	edd3 7a00 	vldr	s15, [r3]
 800fc7c:	69fb      	ldr	r3, [r7, #28]
 800fc7e:	1d1a      	adds	r2, r3, #4
 800fc80:	61fa      	str	r2, [r7, #28]
 800fc82:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc86:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800fc8a:	69bb      	ldr	r3, [r7, #24]
 800fc8c:	3b01      	subs	r3, #1
 800fc8e:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800fc90:	69bb      	ldr	r3, [r7, #24]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d1e8      	bne.n	800fc68 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800fc96:	2300      	movs	r3, #0
 800fc98:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800fc9a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800fc9e:	4618      	mov	r0, r3
 800fca0:	372c      	adds	r7, #44	@ 0x2c
 800fca2:	46bd      	mov	sp, r7
 800fca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca8:	4770      	bx	lr

0800fcaa <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800fcaa:	b480      	push	{r7}
 800fcac:	b085      	sub	sp, #20
 800fcae:	af00      	add	r7, sp, #0
 800fcb0:	60f8      	str	r0, [r7, #12]
 800fcb2:	607b      	str	r3, [r7, #4]
 800fcb4:	460b      	mov	r3, r1
 800fcb6:	817b      	strh	r3, [r7, #10]
 800fcb8:	4613      	mov	r3, r2
 800fcba:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	897a      	ldrh	r2, [r7, #10]
 800fcc0:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	893a      	ldrh	r2, [r7, #8]
 800fcc6:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	605a      	str	r2, [r3, #4]
}
 800fcce:	bf00      	nop
 800fcd0:	3714      	adds	r7, #20
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd8:	4770      	bx	lr

0800fcda <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800fcda:	b480      	push	{r7}
 800fcdc:	b0bb      	sub	sp, #236	@ 0xec
 800fcde:	af00      	add	r7, sp, #0
 800fce0:	6078      	str	r0, [r7, #4]
 800fce2:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	685b      	ldr	r3, [r3, #4]
 800fce8:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	685b      	ldr	r3, [r3, #4]
 800fcee:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	881b      	ldrh	r3, [r3, #0]
 800fcf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	885b      	ldrh	r3, [r3, #2]
 800fcfa:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800fcfc:	f04f 0300 	mov.w	r3, #0
 800fd00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fd04:	f04f 0300 	mov.w	r3, #0
 800fd08:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800fd10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fd12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800fd16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800fd1c:	e03b      	b.n	800fd96 <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800fd1e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fd20:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800fd24:	1ad3      	subs	r3, r2, r3
 800fd26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800fd2a:	e00c      	b.n	800fd46 <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800fd2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd30:	1d1a      	adds	r2, r3, #4
 800fd32:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800fd36:	f04f 0200 	mov.w	r2, #0
 800fd3a:	601a      	str	r2, [r3, #0]
        j--;
 800fd3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fd40:	3b01      	subs	r3, #1
 800fd42:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800fd46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d1ee      	bne.n	800fd2c <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800fd4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd52:	1d1a      	adds	r2, r3, #4
 800fd54:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800fd58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800fd5c:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800fd5e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800fd62:	3b01      	subs	r3, #1
 800fd64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800fd68:	e00c      	b.n	800fd84 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800fd6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd6e:	1d1a      	adds	r2, r3, #4
 800fd70:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800fd74:	f04f 0200 	mov.w	r2, #0
 800fd78:	601a      	str	r2, [r3, #0]
        j--;
 800fd7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fd7e:	3b01      	subs	r3, #1
 800fd80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800fd84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d1ee      	bne.n	800fd6a <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800fd8c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800fd90:	3b01      	subs	r3, #1
 800fd92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800fd96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d1bf      	bne.n	800fd1e <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800fd9e:	2300      	movs	r3, #0
 800fda0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fda4:	e2c7      	b.n	8010336 <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800fda6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fdaa:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	685a      	ldr	r2, [r3, #4]
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	885b      	ldrh	r3, [r3, #2]
 800fdb4:	3301      	adds	r3, #1
 800fdb6:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800fdba:	fb01 f303 	mul.w	r3, r1, r3
 800fdbe:	009b      	lsls	r3, r3, #2
 800fdc0:	4413      	add	r3, r2
 800fdc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800fdc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800fdd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fdd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800fdd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fddc:	3301      	adds	r3, #1
 800fdde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fde2:	e02c      	b.n	800fe3e <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	685a      	ldr	r2, [r3, #4]
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	885b      	ldrh	r3, [r3, #2]
 800fdec:	4619      	mov	r1, r3
 800fdee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fdf2:	fb03 f101 	mul.w	r1, r3, r1
 800fdf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fdfa:	440b      	add	r3, r1
 800fdfc:	009b      	lsls	r3, r3, #2
 800fdfe:	4413      	add	r3, r2
 800fe00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800fe04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800fe0c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800fe10:	eeb0 7ae7 	vabs.f32	s14, s15
 800fe14:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800fe18:	eef0 7ae7 	vabs.f32	s15, s15
 800fe1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fe20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe24:	dd06      	ble.n	800fe34 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800fe26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fe2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800fe2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800fe34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fe38:	3301      	adds	r3, #1
 800fe3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fe3e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800fe42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d3cd      	bcc.n	800fde4 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800fe48:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800fe4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800fe50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe54:	f000 809b 	beq.w	800ff8e <arm_mat_inverse_f32+0x2b4>
 800fe58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fe5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fe60:	429a      	cmp	r2, r3
 800fe62:	f000 8094 	beq.w	800ff8e <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	685b      	ldr	r3, [r3, #4]
 800fe6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	685b      	ldr	r3, [r3, #4]
 800fe72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	885b      	ldrh	r3, [r3, #2]
 800fe7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fe7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fe7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fe82:	1ad3      	subs	r3, r2, r3
 800fe84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fe86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe88:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fe8a:	fb03 f202 	mul.w	r2, r3, r2
 800fe8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800fe92:	4413      	add	r3, r2
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800fe9a:	4413      	add	r3, r2
 800fe9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fea2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fea6:	fb03 f202 	mul.w	r2, r3, r2
 800feaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800feae:	4413      	add	r3, r2
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800feb6:	4413      	add	r3, r2
 800feb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800febc:	2300      	movs	r3, #0
 800febe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fec2:	e018      	b.n	800fef6 <arm_mat_inverse_f32+0x21c>
 800fec4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fecc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fed0:	1d1a      	adds	r2, r3, #4
 800fed2:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800fed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800feda:	6812      	ldr	r2, [r2, #0]
 800fedc:	601a      	str	r2, [r3, #0]
 800fede:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fee2:	1d1a      	adds	r2, r3, #4
 800fee4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800fee8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800feea:	601a      	str	r2, [r3, #0]
 800feec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800fef0:	3301      	adds	r3, #1
 800fef2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fef6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800fefa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fefc:	429a      	cmp	r2, r3
 800fefe:	dbe1      	blt.n	800fec4 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	685b      	ldr	r3, [r3, #4]
 800ff04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff08:	683b      	ldr	r3, [r7, #0]
 800ff0a:	685b      	ldr	r3, [r3, #4]
 800ff0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	885b      	ldrh	r3, [r3, #2]
 800ff14:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff18:	643b      	str	r3, [r7, #64]	@ 0x40
 800ff1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ff1e:	fb02 f303 	mul.w	r3, r2, r3
 800ff22:	009b      	lsls	r3, r3, #2
 800ff24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ff28:	4413      	add	r3, r2
 800ff2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ff34:	fb02 f303 	mul.w	r3, r2, r3
 800ff38:	009b      	lsls	r3, r3, #2
 800ff3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ff3e:	4413      	add	r3, r2
 800ff40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ff44:	2300      	movs	r3, #0
 800ff46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ff4a:	e018      	b.n	800ff7e <arm_mat_inverse_f32+0x2a4>
 800ff4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ff54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff58:	1d1a      	adds	r2, r3, #4
 800ff5a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ff5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ff62:	6812      	ldr	r2, [r2, #0]
 800ff64:	601a      	str	r2, [r3, #0]
 800ff66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ff6a:	1d1a      	adds	r2, r3, #4
 800ff6c:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ff70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ff72:	601a      	str	r2, [r3, #0]
 800ff74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ff78:	3301      	adds	r3, #1
 800ff7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ff7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ff82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff84:	429a      	cmp	r2, r3
 800ff86:	dbe1      	blt.n	800ff4c <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800ff88:	2301      	movs	r3, #1
 800ff8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800ff8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ff92:	2b01      	cmp	r3, #1
 800ff94:	d009      	beq.n	800ffaa <arm_mat_inverse_f32+0x2d0>
 800ff96:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ff9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ff9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffa2:	d102      	bne.n	800ffaa <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800ffa4:	f06f 0304 	mvn.w	r3, #4
 800ffa8:	e208      	b.n	80103bc <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800ffaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ffae:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800ffb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ffb6:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	885b      	ldrh	r3, [r3, #2]
 800ffc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ffc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ffca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ffce:	1ad3      	subs	r3, r2, r3
 800ffd0:	633b      	str	r3, [r7, #48]	@ 0x30
 800ffd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ffd6:	fb03 f202 	mul.w	r2, r3, r2
 800ffda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ffde:	4413      	add	r3, r2
 800ffe0:	009b      	lsls	r3, r3, #2
 800ffe2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800ffe6:	4413      	add	r3, r2
 800ffe8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ffec:	2300      	movs	r3, #0
 800ffee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fff2:	e011      	b.n	8010018 <arm_mat_inverse_f32+0x33e>
 800fff4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fff8:	1d1a      	adds	r2, r3, #4
 800fffa:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800fffe:	ed93 7a00 	vldr	s14, [r3]
 8010002:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8010006:	ee67 7a27 	vmul.f32	s15, s14, s15
 801000a:	edc3 7a00 	vstr	s15, [r3]
 801000e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010012:	3301      	adds	r3, #1
 8010014:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010018:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801001c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801001e:	429a      	cmp	r2, r3
 8010020:	dbe8      	blt.n	800fff4 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	685b      	ldr	r3, [r3, #4]
 8010026:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801002a:	683b      	ldr	r3, [r7, #0]
 801002c:	885b      	ldrh	r3, [r3, #2]
 801002e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010032:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010036:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010038:	fb02 f303 	mul.w	r3, r2, r3
 801003c:	009b      	lsls	r3, r3, #2
 801003e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8010042:	4413      	add	r3, r2
 8010044:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010048:	2300      	movs	r3, #0
 801004a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801004e:	e011      	b.n	8010074 <arm_mat_inverse_f32+0x39a>
 8010050:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010054:	1d1a      	adds	r2, r3, #4
 8010056:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 801005a:	ed93 7a00 	vldr	s14, [r3]
 801005e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8010062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010066:	edc3 7a00 	vstr	s15, [r3]
 801006a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801006e:	3301      	adds	r3, #1
 8010070:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010074:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8010078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801007a:	429a      	cmp	r2, r3
 801007c:	dbe8      	blt.n	8010050 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 801007e:	2300      	movs	r3, #0
 8010080:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 8010084:	e0ae      	b.n	80101e4 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	685a      	ldr	r2, [r3, #4]
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	885b      	ldrh	r3, [r3, #2]
 801008e:	4619      	mov	r1, r3
 8010090:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010094:	fb03 f101 	mul.w	r1, r3, r1
 8010098:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801009c:	440b      	add	r3, r1
 801009e:	009b      	lsls	r3, r3, #2
 80100a0:	4413      	add	r3, r2
 80100a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 80100a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	685b      	ldr	r3, [r3, #4]
 80100b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	885b      	ldrh	r3, [r3, #2]
 80100c4:	617b      	str	r3, [r7, #20]
 80100c6:	697a      	ldr	r2, [r7, #20]
 80100c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80100cc:	1ad3      	subs	r3, r2, r3
 80100ce:	613b      	str	r3, [r7, #16]
 80100d0:	697b      	ldr	r3, [r7, #20]
 80100d2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80100d6:	fb03 f202 	mul.w	r2, r3, r2
 80100da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80100de:	4413      	add	r3, r2
 80100e0:	009b      	lsls	r3, r3, #2
 80100e2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80100e6:	4413      	add	r3, r2
 80100e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80100ec:	697b      	ldr	r3, [r7, #20]
 80100ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80100f0:	fb03 f202 	mul.w	r2, r3, r2
 80100f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80100f8:	4413      	add	r3, r2
 80100fa:	009b      	lsls	r3, r3, #2
 80100fc:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8010100:	4413      	add	r3, r2
 8010102:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010106:	2300      	movs	r3, #0
 8010108:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801010c:	e01a      	b.n	8010144 <arm_mat_inverse_f32+0x46a>
 801010e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010112:	1d1a      	adds	r2, r3, #4
 8010114:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010118:	ed93 7a00 	vldr	s14, [r3]
 801011c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8010120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010124:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010128:	1d1a      	adds	r2, r3, #4
 801012a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 801012e:	ed93 7a00 	vldr	s14, [r3]
 8010132:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010136:	edc3 7a00 	vstr	s15, [r3]
 801013a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801013e:	3301      	adds	r3, #1
 8010140:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010144:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010148:	693b      	ldr	r3, [r7, #16]
 801014a:	429a      	cmp	r2, r3
 801014c:	dbdf      	blt.n	801010e <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	685b      	ldr	r3, [r3, #4]
 8010152:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	685b      	ldr	r3, [r3, #4]
 801015a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	885b      	ldrh	r3, [r3, #2]
 8010162:	60fb      	str	r3, [r7, #12]
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	60bb      	str	r3, [r7, #8]
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 801016e:	fb02 f303 	mul.w	r3, r2, r3
 8010172:	009b      	lsls	r3, r3, #2
 8010174:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8010178:	4413      	add	r3, r2
 801017a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010182:	fb02 f303 	mul.w	r3, r2, r3
 8010186:	009b      	lsls	r3, r3, #2
 8010188:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801018c:	4413      	add	r3, r2
 801018e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010192:	2300      	movs	r3, #0
 8010194:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010198:	e01a      	b.n	80101d0 <arm_mat_inverse_f32+0x4f6>
 801019a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801019e:	1d1a      	adds	r2, r3, #4
 80101a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80101a4:	ed93 7a00 	vldr	s14, [r3]
 80101a8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80101ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80101b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80101b4:	1d1a      	adds	r2, r3, #4
 80101b6:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80101ba:	ed93 7a00 	vldr	s14, [r3]
 80101be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80101c2:	edc3 7a00 	vstr	s15, [r3]
 80101c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80101ca:	3301      	adds	r3, #1
 80101cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80101d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80101d4:	68bb      	ldr	r3, [r7, #8]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	dbdf      	blt.n	801019a <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 80101da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80101de:	3301      	adds	r3, #1
 80101e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80101e4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80101e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101ea:	429a      	cmp	r2, r3
 80101ec:	f4ff af4b 	bcc.w	8010086 <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 80101f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101f2:	3301      	adds	r3, #1
 80101f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80101f8:	e092      	b.n	8010320 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	685a      	ldr	r2, [r3, #4]
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	885b      	ldrh	r3, [r3, #2]
 8010202:	4619      	mov	r1, r3
 8010204:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010208:	fb03 f101 	mul.w	r1, r3, r1
 801020c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010210:	440b      	add	r3, r1
 8010212:	009b      	lsls	r3, r3, #2
 8010214:	4413      	add	r3, r2
 8010216:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 801021a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	685b      	ldr	r3, [r3, #4]
 8010228:	67bb      	str	r3, [r7, #120]	@ 0x78
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	685b      	ldr	r3, [r3, #4]
 801022e:	677b      	str	r3, [r7, #116]	@ 0x74
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	885b      	ldrh	r3, [r3, #2]
 8010234:	627b      	str	r3, [r7, #36]	@ 0x24
 8010236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801023c:	1ad3      	subs	r3, r2, r3
 801023e:	623b      	str	r3, [r7, #32]
 8010240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010242:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8010246:	fb03 f202 	mul.w	r2, r3, r2
 801024a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801024e:	4413      	add	r3, r2
 8010250:	009b      	lsls	r3, r3, #2
 8010252:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010254:	4413      	add	r3, r2
 8010256:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801025a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801025c:	fb03 f202 	mul.w	r2, r3, r2
 8010260:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010264:	4413      	add	r3, r2
 8010266:	009b      	lsls	r3, r3, #2
 8010268:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801026a:	4413      	add	r3, r2
 801026c:	677b      	str	r3, [r7, #116]	@ 0x74
 801026e:	2300      	movs	r3, #0
 8010270:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010272:	e014      	b.n	801029e <arm_mat_inverse_f32+0x5c4>
 8010274:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010276:	1d1a      	adds	r2, r3, #4
 8010278:	677a      	str	r2, [r7, #116]	@ 0x74
 801027a:	ed93 7a00 	vldr	s14, [r3]
 801027e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8010282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010286:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010288:	1d1a      	adds	r2, r3, #4
 801028a:	67ba      	str	r2, [r7, #120]	@ 0x78
 801028c:	ed93 7a00 	vldr	s14, [r3]
 8010290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010294:	edc3 7a00 	vstr	s15, [r3]
 8010298:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801029a:	3301      	adds	r3, #1
 801029c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801029e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80102a0:	6a3b      	ldr	r3, [r7, #32]
 80102a2:	429a      	cmp	r2, r3
 80102a4:	dbe6      	blt.n	8010274 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 80102a6:	683b      	ldr	r3, [r7, #0]
 80102a8:	685b      	ldr	r3, [r3, #4]
 80102aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	885b      	ldrh	r3, [r3, #2]
 80102b6:	61fb      	str	r3, [r7, #28]
 80102b8:	69fb      	ldr	r3, [r7, #28]
 80102ba:	61bb      	str	r3, [r7, #24]
 80102bc:	69fb      	ldr	r3, [r7, #28]
 80102be:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80102c2:	fb02 f303 	mul.w	r3, r2, r3
 80102c6:	009b      	lsls	r3, r3, #2
 80102c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80102ca:	4413      	add	r3, r2
 80102cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80102ce:	69fb      	ldr	r3, [r7, #28]
 80102d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80102d2:	fb02 f303 	mul.w	r3, r2, r3
 80102d6:	009b      	lsls	r3, r3, #2
 80102d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80102da:	4413      	add	r3, r2
 80102dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80102de:	2300      	movs	r3, #0
 80102e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80102e2:	e014      	b.n	801030e <arm_mat_inverse_f32+0x634>
 80102e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102e6:	1d1a      	adds	r2, r3, #4
 80102e8:	66ba      	str	r2, [r7, #104]	@ 0x68
 80102ea:	ed93 7a00 	vldr	s14, [r3]
 80102ee:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80102f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102f8:	1d1a      	adds	r2, r3, #4
 80102fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80102fc:	ed93 7a00 	vldr	s14, [r3]
 8010300:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010304:	edc3 7a00 	vstr	s15, [r3]
 8010308:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801030a:	3301      	adds	r3, #1
 801030c:	673b      	str	r3, [r7, #112]	@ 0x70
 801030e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010310:	69bb      	ldr	r3, [r7, #24]
 8010312:	429a      	cmp	r2, r3
 8010314:	dbe6      	blt.n	80102e4 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8010316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801031a:	3301      	adds	r3, #1
 801031c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8010320:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8010324:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010326:	429a      	cmp	r2, r3
 8010328:	f4ff af67 	bcc.w	80101fa <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 801032c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010330:	3301      	adds	r3, #1
 8010332:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010336:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801033a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801033c:	429a      	cmp	r2, r3
 801033e:	f4ff ad32 	bcc.w	800fda6 <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8010342:	2300      	movs	r3, #0
 8010344:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 8010348:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801034c:	2b01      	cmp	r3, #1
 801034e:	d033      	beq.n	80103b8 <arm_mat_inverse_f32+0x6de>
 8010350:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8010354:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801035c:	d12c      	bne.n	80103b8 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	685b      	ldr	r3, [r3, #4]
 8010362:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 8010364:	2300      	movs	r3, #0
 8010366:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801036a:	e010      	b.n	801038e <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 801036c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010370:	009b      	lsls	r3, r3, #2
 8010372:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010374:	4413      	add	r3, r2
 8010376:	edd3 7a00 	vldr	s15, [r3]
 801037a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801037e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010382:	d10d      	bne.n	80103a0 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 8010384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010388:	3301      	adds	r3, #1
 801038a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801038e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010390:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010392:	fb02 f303 	mul.w	r3, r2, r3
 8010396:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 801039a:	429a      	cmp	r2, r3
 801039c:	d3e6      	bcc.n	801036c <arm_mat_inverse_f32+0x692>
 801039e:	e000      	b.n	80103a2 <arm_mat_inverse_f32+0x6c8>
            break;
 80103a0:	bf00      	nop
      }

      if (i == numRows * numCols)
 80103a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80103a6:	fb02 f303 	mul.w	r3, r2, r3
 80103aa:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80103ae:	429a      	cmp	r2, r3
 80103b0:	d102      	bne.n	80103b8 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 80103b2:	23fb      	movs	r3, #251	@ 0xfb
 80103b4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 80103b8:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 80103bc:	4618      	mov	r0, r3
 80103be:	37ec      	adds	r7, #236	@ 0xec
 80103c0:	46bd      	mov	sp, r7
 80103c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c6:	4770      	bx	lr

080103c8 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80103c8:	b480      	push	{r7}
 80103ca:	b093      	sub	sp, #76	@ 0x4c
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	60f8      	str	r0, [r7, #12]
 80103d0:	60b9      	str	r1, [r7, #8]
 80103d2:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	685b      	ldr	r3, [r3, #4]
 80103d8:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	685b      	ldr	r3, [r3, #4]
 80103ea:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	685b      	ldr	r3, [r3, #4]
 80103f0:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	881b      	ldrh	r3, [r3, #0]
 80103f6:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	885b      	ldrh	r3, [r3, #2]
 80103fc:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	885b      	ldrh	r3, [r3, #2]
 8010402:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 8010404:	2300      	movs	r3, #0
 8010406:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010408:	8b7b      	ldrh	r3, [r7, #26]
 801040a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 801040c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801040e:	009b      	lsls	r3, r3, #2
 8010410:	69fa      	ldr	r2, [r7, #28]
 8010412:	4413      	add	r3, r2
 8010414:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 8010416:	8b3b      	ldrh	r3, [r7, #24]
 8010418:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 801041a:	68bb      	ldr	r3, [r7, #8]
 801041c:	685b      	ldr	r3, [r3, #4]
 801041e:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8010420:	f04f 0300 	mov.w	r3, #0
 8010424:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8010426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010428:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 801042a:	8afb      	ldrh	r3, [r7, #22]
 801042c:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 801042e:	e017      	b.n	8010460 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 8010430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010432:	1d1a      	adds	r2, r3, #4
 8010434:	647a      	str	r2, [r7, #68]	@ 0x44
 8010436:	ed93 7a00 	vldr	s14, [r3]
 801043a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801043c:	edd3 7a00 	vldr	s15, [r3]
 8010440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010444:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8010448:	ee77 7a27 	vadd.f32	s15, s14, s15
 801044c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 8010450:	8b3b      	ldrh	r3, [r7, #24]
 8010452:	009b      	lsls	r3, r3, #2
 8010454:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010456:	4413      	add	r3, r2
 8010458:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 801045a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801045c:	3b01      	subs	r3, #1
 801045e:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 8010460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010462:	2b00      	cmp	r3, #0
 8010464:	d1e4      	bne.n	8010430 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8010466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010468:	1d1a      	adds	r2, r3, #4
 801046a:	63ba      	str	r2, [r7, #56]	@ 0x38
 801046c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801046e:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 8010470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010472:	3b01      	subs	r3, #1
 8010474:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8010476:	8b3a      	ldrh	r2, [r7, #24]
 8010478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801047a:	1ad3      	subs	r3, r2, r3
 801047c:	009b      	lsls	r3, r3, #2
 801047e:	6a3a      	ldr	r2, [r7, #32]
 8010480:	4413      	add	r3, r2
 8010482:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 8010484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010486:	2b00      	cmp	r3, #0
 8010488:	d1ca      	bne.n	8010420 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 801048a:	8b3b      	ldrh	r3, [r7, #24]
 801048c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801048e:	4413      	add	r3, r2
 8010490:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 8010492:	8afb      	ldrh	r3, [r7, #22]
 8010494:	009b      	lsls	r3, r3, #2
 8010496:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010498:	4413      	add	r3, r2
 801049a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 801049c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801049e:	3b01      	subs	r3, #1
 80104a0:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 80104a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1b1      	bne.n	801040c <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80104a8:	2300      	movs	r3, #0
 80104aa:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 80104ac:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	374c      	adds	r7, #76	@ 0x4c
 80104b4:	46bd      	mov	sp, r7
 80104b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ba:	4770      	bx	lr

080104bc <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 80104bc:	b480      	push	{r7}
 80104be:	b08b      	sub	sp, #44	@ 0x2c
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	60f8      	str	r0, [r7, #12]
 80104c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80104c8:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	881b      	ldrh	r3, [r3, #0]
 80104da:	461a      	mov	r2, r3
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	885b      	ldrh	r3, [r3, #2]
 80104e0:	fb02 f303 	mul.w	r3, r2, r3
 80104e4:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 80104e6:	69bb      	ldr	r3, [r7, #24]
 80104e8:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 80104ea:	e010      	b.n	801050e <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 80104ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ee:	1d1a      	adds	r2, r3, #4
 80104f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80104f2:	ed93 7a00 	vldr	s14, [r3]
 80104f6:	6a3b      	ldr	r3, [r7, #32]
 80104f8:	1d1a      	adds	r2, r3, #4
 80104fa:	623a      	str	r2, [r7, #32]
 80104fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8010500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010504:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8010508:	69fb      	ldr	r3, [r7, #28]
 801050a:	3b01      	subs	r3, #1
 801050c:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 801050e:	69fb      	ldr	r3, [r7, #28]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d1eb      	bne.n	80104ec <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8010514:	2300      	movs	r3, #0
 8010516:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8010518:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801051c:	4618      	mov	r0, r3
 801051e:	372c      	adds	r7, #44	@ 0x2c
 8010520:	46bd      	mov	sp, r7
 8010522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010526:	4770      	bx	lr

08010528 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8010528:	b480      	push	{r7}
 801052a:	b08b      	sub	sp, #44	@ 0x2c
 801052c:	af00      	add	r7, sp, #0
 801052e:	60f8      	str	r0, [r7, #12]
 8010530:	60b9      	str	r1, [r7, #8]
 8010532:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	685b      	ldr	r3, [r3, #4]
 8010538:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 801053a:	68bb      	ldr	r3, [r7, #8]
 801053c:	685b      	ldr	r3, [r3, #4]
 801053e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	685b      	ldr	r3, [r3, #4]
 8010544:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	881b      	ldrh	r3, [r3, #0]
 801054a:	461a      	mov	r2, r3
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	885b      	ldrh	r3, [r3, #2]
 8010550:	fb02 f303 	mul.w	r3, r2, r3
 8010554:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8010556:	697b      	ldr	r3, [r7, #20]
 8010558:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 801055a:	e013      	b.n	8010584 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 801055c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801055e:	1d1a      	adds	r2, r3, #4
 8010560:	627a      	str	r2, [r7, #36]	@ 0x24
 8010562:	ed93 7a00 	vldr	s14, [r3]
 8010566:	6a3b      	ldr	r3, [r7, #32]
 8010568:	1d1a      	adds	r2, r3, #4
 801056a:	623a      	str	r2, [r7, #32]
 801056c:	edd3 7a00 	vldr	s15, [r3]
 8010570:	69fb      	ldr	r3, [r7, #28]
 8010572:	1d1a      	adds	r2, r3, #4
 8010574:	61fa      	str	r2, [r7, #28]
 8010576:	ee77 7a67 	vsub.f32	s15, s14, s15
 801057a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 801057e:	69bb      	ldr	r3, [r7, #24]
 8010580:	3b01      	subs	r3, #1
 8010582:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8010584:	69bb      	ldr	r3, [r7, #24]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d1e8      	bne.n	801055c <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 801058a:	2300      	movs	r3, #0
 801058c:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 801058e:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8010592:	4618      	mov	r0, r3
 8010594:	372c      	adds	r7, #44	@ 0x2c
 8010596:	46bd      	mov	sp, r7
 8010598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059c:	4770      	bx	lr

0801059e <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 801059e:	b480      	push	{r7}
 80105a0:	b08b      	sub	sp, #44	@ 0x2c
 80105a2:	af00      	add	r7, sp, #0
 80105a4:	6078      	str	r0, [r7, #4]
 80105a6:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	685b      	ldr	r3, [r3, #4]
 80105ac:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	685b      	ldr	r3, [r3, #4]
 80105b2:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	881b      	ldrh	r3, [r3, #0]
 80105b8:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	885b      	ldrh	r3, [r3, #2]
 80105be:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 80105c0:	89fb      	ldrh	r3, [r7, #14]
 80105c2:	61bb      	str	r3, [r7, #24]
 80105c4:	2300      	movs	r3, #0
 80105c6:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 80105c8:	697b      	ldr	r3, [r7, #20]
 80105ca:	009b      	lsls	r3, r3, #2
 80105cc:	693a      	ldr	r2, [r7, #16]
 80105ce:	4413      	add	r3, r2
 80105d0:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 80105d2:	89bb      	ldrh	r3, [r7, #12]
 80105d4:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 80105d6:	e00d      	b.n	80105f4 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 80105d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105da:	1d1a      	adds	r2, r3, #4
 80105dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	6a3b      	ldr	r3, [r7, #32]
 80105e2:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 80105e4:	89fb      	ldrh	r3, [r7, #14]
 80105e6:	009b      	lsls	r3, r3, #2
 80105e8:	6a3a      	ldr	r2, [r7, #32]
 80105ea:	4413      	add	r3, r2
 80105ec:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 80105ee:	69fb      	ldr	r3, [r7, #28]
 80105f0:	3b01      	subs	r3, #1
 80105f2:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 80105f4:	69fb      	ldr	r3, [r7, #28]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1ee      	bne.n	80105d8 <arm_mat_trans_f32+0x3a>
      }

      i++;
 80105fa:	697b      	ldr	r3, [r7, #20]
 80105fc:	3301      	adds	r3, #1
 80105fe:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 8010600:	69bb      	ldr	r3, [r7, #24]
 8010602:	3b01      	subs	r3, #1
 8010604:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 8010606:	69bb      	ldr	r3, [r7, #24]
 8010608:	2b00      	cmp	r3, #0
 801060a:	d1dd      	bne.n	80105c8 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 801060c:	2300      	movs	r3, #0
 801060e:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 8010610:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8010614:	4618      	mov	r0, r3
 8010616:	372c      	adds	r7, #44	@ 0x2c
 8010618:	46bd      	mov	sp, r7
 801061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061e:	4770      	bx	lr

08010620 <malloc>:
 8010620:	4b02      	ldr	r3, [pc, #8]	@ (801062c <malloc+0xc>)
 8010622:	4601      	mov	r1, r0
 8010624:	6818      	ldr	r0, [r3, #0]
 8010626:	f000 b825 	b.w	8010674 <_malloc_r>
 801062a:	bf00      	nop
 801062c:	2000013c 	.word	0x2000013c

08010630 <sbrk_aligned>:
 8010630:	b570      	push	{r4, r5, r6, lr}
 8010632:	4e0f      	ldr	r6, [pc, #60]	@ (8010670 <sbrk_aligned+0x40>)
 8010634:	460c      	mov	r4, r1
 8010636:	6831      	ldr	r1, [r6, #0]
 8010638:	4605      	mov	r5, r0
 801063a:	b911      	cbnz	r1, 8010642 <sbrk_aligned+0x12>
 801063c:	f000 f8ae 	bl	801079c <_sbrk_r>
 8010640:	6030      	str	r0, [r6, #0]
 8010642:	4621      	mov	r1, r4
 8010644:	4628      	mov	r0, r5
 8010646:	f000 f8a9 	bl	801079c <_sbrk_r>
 801064a:	1c43      	adds	r3, r0, #1
 801064c:	d103      	bne.n	8010656 <sbrk_aligned+0x26>
 801064e:	f04f 34ff 	mov.w	r4, #4294967295
 8010652:	4620      	mov	r0, r4
 8010654:	bd70      	pop	{r4, r5, r6, pc}
 8010656:	1cc4      	adds	r4, r0, #3
 8010658:	f024 0403 	bic.w	r4, r4, #3
 801065c:	42a0      	cmp	r0, r4
 801065e:	d0f8      	beq.n	8010652 <sbrk_aligned+0x22>
 8010660:	1a21      	subs	r1, r4, r0
 8010662:	4628      	mov	r0, r5
 8010664:	f000 f89a 	bl	801079c <_sbrk_r>
 8010668:	3001      	adds	r0, #1
 801066a:	d1f2      	bne.n	8010652 <sbrk_aligned+0x22>
 801066c:	e7ef      	b.n	801064e <sbrk_aligned+0x1e>
 801066e:	bf00      	nop
 8010670:	200021c8 	.word	0x200021c8

08010674 <_malloc_r>:
 8010674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010678:	1ccd      	adds	r5, r1, #3
 801067a:	f025 0503 	bic.w	r5, r5, #3
 801067e:	3508      	adds	r5, #8
 8010680:	2d0c      	cmp	r5, #12
 8010682:	bf38      	it	cc
 8010684:	250c      	movcc	r5, #12
 8010686:	2d00      	cmp	r5, #0
 8010688:	4606      	mov	r6, r0
 801068a:	db01      	blt.n	8010690 <_malloc_r+0x1c>
 801068c:	42a9      	cmp	r1, r5
 801068e:	d904      	bls.n	801069a <_malloc_r+0x26>
 8010690:	230c      	movs	r3, #12
 8010692:	6033      	str	r3, [r6, #0]
 8010694:	2000      	movs	r0, #0
 8010696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801069a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010770 <_malloc_r+0xfc>
 801069e:	f000 f869 	bl	8010774 <__malloc_lock>
 80106a2:	f8d8 3000 	ldr.w	r3, [r8]
 80106a6:	461c      	mov	r4, r3
 80106a8:	bb44      	cbnz	r4, 80106fc <_malloc_r+0x88>
 80106aa:	4629      	mov	r1, r5
 80106ac:	4630      	mov	r0, r6
 80106ae:	f7ff ffbf 	bl	8010630 <sbrk_aligned>
 80106b2:	1c43      	adds	r3, r0, #1
 80106b4:	4604      	mov	r4, r0
 80106b6:	d158      	bne.n	801076a <_malloc_r+0xf6>
 80106b8:	f8d8 4000 	ldr.w	r4, [r8]
 80106bc:	4627      	mov	r7, r4
 80106be:	2f00      	cmp	r7, #0
 80106c0:	d143      	bne.n	801074a <_malloc_r+0xd6>
 80106c2:	2c00      	cmp	r4, #0
 80106c4:	d04b      	beq.n	801075e <_malloc_r+0xea>
 80106c6:	6823      	ldr	r3, [r4, #0]
 80106c8:	4639      	mov	r1, r7
 80106ca:	4630      	mov	r0, r6
 80106cc:	eb04 0903 	add.w	r9, r4, r3
 80106d0:	f000 f864 	bl	801079c <_sbrk_r>
 80106d4:	4581      	cmp	r9, r0
 80106d6:	d142      	bne.n	801075e <_malloc_r+0xea>
 80106d8:	6821      	ldr	r1, [r4, #0]
 80106da:	1a6d      	subs	r5, r5, r1
 80106dc:	4629      	mov	r1, r5
 80106de:	4630      	mov	r0, r6
 80106e0:	f7ff ffa6 	bl	8010630 <sbrk_aligned>
 80106e4:	3001      	adds	r0, #1
 80106e6:	d03a      	beq.n	801075e <_malloc_r+0xea>
 80106e8:	6823      	ldr	r3, [r4, #0]
 80106ea:	442b      	add	r3, r5
 80106ec:	6023      	str	r3, [r4, #0]
 80106ee:	f8d8 3000 	ldr.w	r3, [r8]
 80106f2:	685a      	ldr	r2, [r3, #4]
 80106f4:	bb62      	cbnz	r2, 8010750 <_malloc_r+0xdc>
 80106f6:	f8c8 7000 	str.w	r7, [r8]
 80106fa:	e00f      	b.n	801071c <_malloc_r+0xa8>
 80106fc:	6822      	ldr	r2, [r4, #0]
 80106fe:	1b52      	subs	r2, r2, r5
 8010700:	d420      	bmi.n	8010744 <_malloc_r+0xd0>
 8010702:	2a0b      	cmp	r2, #11
 8010704:	d917      	bls.n	8010736 <_malloc_r+0xc2>
 8010706:	1961      	adds	r1, r4, r5
 8010708:	42a3      	cmp	r3, r4
 801070a:	6025      	str	r5, [r4, #0]
 801070c:	bf18      	it	ne
 801070e:	6059      	strne	r1, [r3, #4]
 8010710:	6863      	ldr	r3, [r4, #4]
 8010712:	bf08      	it	eq
 8010714:	f8c8 1000 	streq.w	r1, [r8]
 8010718:	5162      	str	r2, [r4, r5]
 801071a:	604b      	str	r3, [r1, #4]
 801071c:	4630      	mov	r0, r6
 801071e:	f000 f82f 	bl	8010780 <__malloc_unlock>
 8010722:	f104 000b 	add.w	r0, r4, #11
 8010726:	1d23      	adds	r3, r4, #4
 8010728:	f020 0007 	bic.w	r0, r0, #7
 801072c:	1ac2      	subs	r2, r0, r3
 801072e:	bf1c      	itt	ne
 8010730:	1a1b      	subne	r3, r3, r0
 8010732:	50a3      	strne	r3, [r4, r2]
 8010734:	e7af      	b.n	8010696 <_malloc_r+0x22>
 8010736:	6862      	ldr	r2, [r4, #4]
 8010738:	42a3      	cmp	r3, r4
 801073a:	bf0c      	ite	eq
 801073c:	f8c8 2000 	streq.w	r2, [r8]
 8010740:	605a      	strne	r2, [r3, #4]
 8010742:	e7eb      	b.n	801071c <_malloc_r+0xa8>
 8010744:	4623      	mov	r3, r4
 8010746:	6864      	ldr	r4, [r4, #4]
 8010748:	e7ae      	b.n	80106a8 <_malloc_r+0x34>
 801074a:	463c      	mov	r4, r7
 801074c:	687f      	ldr	r7, [r7, #4]
 801074e:	e7b6      	b.n	80106be <_malloc_r+0x4a>
 8010750:	461a      	mov	r2, r3
 8010752:	685b      	ldr	r3, [r3, #4]
 8010754:	42a3      	cmp	r3, r4
 8010756:	d1fb      	bne.n	8010750 <_malloc_r+0xdc>
 8010758:	2300      	movs	r3, #0
 801075a:	6053      	str	r3, [r2, #4]
 801075c:	e7de      	b.n	801071c <_malloc_r+0xa8>
 801075e:	230c      	movs	r3, #12
 8010760:	6033      	str	r3, [r6, #0]
 8010762:	4630      	mov	r0, r6
 8010764:	f000 f80c 	bl	8010780 <__malloc_unlock>
 8010768:	e794      	b.n	8010694 <_malloc_r+0x20>
 801076a:	6005      	str	r5, [r0, #0]
 801076c:	e7d6      	b.n	801071c <_malloc_r+0xa8>
 801076e:	bf00      	nop
 8010770:	200021cc 	.word	0x200021cc

08010774 <__malloc_lock>:
 8010774:	4801      	ldr	r0, [pc, #4]	@ (801077c <__malloc_lock+0x8>)
 8010776:	f000 b84b 	b.w	8010810 <__retarget_lock_acquire_recursive>
 801077a:	bf00      	nop
 801077c:	2000230c 	.word	0x2000230c

08010780 <__malloc_unlock>:
 8010780:	4801      	ldr	r0, [pc, #4]	@ (8010788 <__malloc_unlock+0x8>)
 8010782:	f000 b846 	b.w	8010812 <__retarget_lock_release_recursive>
 8010786:	bf00      	nop
 8010788:	2000230c 	.word	0x2000230c

0801078c <memset>:
 801078c:	4402      	add	r2, r0
 801078e:	4603      	mov	r3, r0
 8010790:	4293      	cmp	r3, r2
 8010792:	d100      	bne.n	8010796 <memset+0xa>
 8010794:	4770      	bx	lr
 8010796:	f803 1b01 	strb.w	r1, [r3], #1
 801079a:	e7f9      	b.n	8010790 <memset+0x4>

0801079c <_sbrk_r>:
 801079c:	b538      	push	{r3, r4, r5, lr}
 801079e:	4d06      	ldr	r5, [pc, #24]	@ (80107b8 <_sbrk_r+0x1c>)
 80107a0:	2300      	movs	r3, #0
 80107a2:	4604      	mov	r4, r0
 80107a4:	4608      	mov	r0, r1
 80107a6:	602b      	str	r3, [r5, #0]
 80107a8:	f7f7 f94a 	bl	8007a40 <_sbrk>
 80107ac:	1c43      	adds	r3, r0, #1
 80107ae:	d102      	bne.n	80107b6 <_sbrk_r+0x1a>
 80107b0:	682b      	ldr	r3, [r5, #0]
 80107b2:	b103      	cbz	r3, 80107b6 <_sbrk_r+0x1a>
 80107b4:	6023      	str	r3, [r4, #0]
 80107b6:	bd38      	pop	{r3, r4, r5, pc}
 80107b8:	20002308 	.word	0x20002308

080107bc <__errno>:
 80107bc:	4b01      	ldr	r3, [pc, #4]	@ (80107c4 <__errno+0x8>)
 80107be:	6818      	ldr	r0, [r3, #0]
 80107c0:	4770      	bx	lr
 80107c2:	bf00      	nop
 80107c4:	2000013c 	.word	0x2000013c

080107c8 <__libc_init_array>:
 80107c8:	b570      	push	{r4, r5, r6, lr}
 80107ca:	4d0d      	ldr	r5, [pc, #52]	@ (8010800 <__libc_init_array+0x38>)
 80107cc:	4c0d      	ldr	r4, [pc, #52]	@ (8010804 <__libc_init_array+0x3c>)
 80107ce:	1b64      	subs	r4, r4, r5
 80107d0:	10a4      	asrs	r4, r4, #2
 80107d2:	2600      	movs	r6, #0
 80107d4:	42a6      	cmp	r6, r4
 80107d6:	d109      	bne.n	80107ec <__libc_init_array+0x24>
 80107d8:	4d0b      	ldr	r5, [pc, #44]	@ (8010808 <__libc_init_array+0x40>)
 80107da:	4c0c      	ldr	r4, [pc, #48]	@ (801080c <__libc_init_array+0x44>)
 80107dc:	f001 ff30 	bl	8012640 <_init>
 80107e0:	1b64      	subs	r4, r4, r5
 80107e2:	10a4      	asrs	r4, r4, #2
 80107e4:	2600      	movs	r6, #0
 80107e6:	42a6      	cmp	r6, r4
 80107e8:	d105      	bne.n	80107f6 <__libc_init_array+0x2e>
 80107ea:	bd70      	pop	{r4, r5, r6, pc}
 80107ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80107f0:	4798      	blx	r3
 80107f2:	3601      	adds	r6, #1
 80107f4:	e7ee      	b.n	80107d4 <__libc_init_array+0xc>
 80107f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80107fa:	4798      	blx	r3
 80107fc:	3601      	adds	r6, #1
 80107fe:	e7f2      	b.n	80107e6 <__libc_init_array+0x1e>
 8010800:	08012cc0 	.word	0x08012cc0
 8010804:	08012cc0 	.word	0x08012cc0
 8010808:	08012cc0 	.word	0x08012cc0
 801080c:	08012cc4 	.word	0x08012cc4

08010810 <__retarget_lock_acquire_recursive>:
 8010810:	4770      	bx	lr

08010812 <__retarget_lock_release_recursive>:
 8010812:	4770      	bx	lr

08010814 <memcpy>:
 8010814:	440a      	add	r2, r1
 8010816:	4291      	cmp	r1, r2
 8010818:	f100 33ff 	add.w	r3, r0, #4294967295
 801081c:	d100      	bne.n	8010820 <memcpy+0xc>
 801081e:	4770      	bx	lr
 8010820:	b510      	push	{r4, lr}
 8010822:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010826:	f803 4f01 	strb.w	r4, [r3, #1]!
 801082a:	4291      	cmp	r1, r2
 801082c:	d1f9      	bne.n	8010822 <memcpy+0xe>
 801082e:	bd10      	pop	{r4, pc}

08010830 <cos>:
 8010830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010832:	ec53 2b10 	vmov	r2, r3, d0
 8010836:	4826      	ldr	r0, [pc, #152]	@ (80108d0 <cos+0xa0>)
 8010838:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801083c:	4281      	cmp	r1, r0
 801083e:	d806      	bhi.n	801084e <cos+0x1e>
 8010840:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80108c8 <cos+0x98>
 8010844:	b005      	add	sp, #20
 8010846:	f85d eb04 	ldr.w	lr, [sp], #4
 801084a:	f000 b9bd 	b.w	8010bc8 <__kernel_cos>
 801084e:	4821      	ldr	r0, [pc, #132]	@ (80108d4 <cos+0xa4>)
 8010850:	4281      	cmp	r1, r0
 8010852:	d908      	bls.n	8010866 <cos+0x36>
 8010854:	4610      	mov	r0, r2
 8010856:	4619      	mov	r1, r3
 8010858:	f7ef fce2 	bl	8000220 <__aeabi_dsub>
 801085c:	ec41 0b10 	vmov	d0, r0, r1
 8010860:	b005      	add	sp, #20
 8010862:	f85d fb04 	ldr.w	pc, [sp], #4
 8010866:	4668      	mov	r0, sp
 8010868:	f000 fb32 	bl	8010ed0 <__ieee754_rem_pio2>
 801086c:	f000 0003 	and.w	r0, r0, #3
 8010870:	2801      	cmp	r0, #1
 8010872:	d00b      	beq.n	801088c <cos+0x5c>
 8010874:	2802      	cmp	r0, #2
 8010876:	d015      	beq.n	80108a4 <cos+0x74>
 8010878:	b9d8      	cbnz	r0, 80108b2 <cos+0x82>
 801087a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801087e:	ed9d 0b00 	vldr	d0, [sp]
 8010882:	f000 f9a1 	bl	8010bc8 <__kernel_cos>
 8010886:	ec51 0b10 	vmov	r0, r1, d0
 801088a:	e7e7      	b.n	801085c <cos+0x2c>
 801088c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010890:	ed9d 0b00 	vldr	d0, [sp]
 8010894:	f000 fa60 	bl	8010d58 <__kernel_sin>
 8010898:	ec53 2b10 	vmov	r2, r3, d0
 801089c:	4610      	mov	r0, r2
 801089e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80108a2:	e7db      	b.n	801085c <cos+0x2c>
 80108a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80108a8:	ed9d 0b00 	vldr	d0, [sp]
 80108ac:	f000 f98c 	bl	8010bc8 <__kernel_cos>
 80108b0:	e7f2      	b.n	8010898 <cos+0x68>
 80108b2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80108b6:	ed9d 0b00 	vldr	d0, [sp]
 80108ba:	2001      	movs	r0, #1
 80108bc:	f000 fa4c 	bl	8010d58 <__kernel_sin>
 80108c0:	e7e1      	b.n	8010886 <cos+0x56>
 80108c2:	bf00      	nop
 80108c4:	f3af 8000 	nop.w
	...
 80108d0:	3fe921fb 	.word	0x3fe921fb
 80108d4:	7fefffff 	.word	0x7fefffff

080108d8 <sin>:
 80108d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80108da:	ec53 2b10 	vmov	r2, r3, d0
 80108de:	4826      	ldr	r0, [pc, #152]	@ (8010978 <sin+0xa0>)
 80108e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80108e4:	4281      	cmp	r1, r0
 80108e6:	d807      	bhi.n	80108f8 <sin+0x20>
 80108e8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8010970 <sin+0x98>
 80108ec:	2000      	movs	r0, #0
 80108ee:	b005      	add	sp, #20
 80108f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80108f4:	f000 ba30 	b.w	8010d58 <__kernel_sin>
 80108f8:	4820      	ldr	r0, [pc, #128]	@ (801097c <sin+0xa4>)
 80108fa:	4281      	cmp	r1, r0
 80108fc:	d908      	bls.n	8010910 <sin+0x38>
 80108fe:	4610      	mov	r0, r2
 8010900:	4619      	mov	r1, r3
 8010902:	f7ef fc8d 	bl	8000220 <__aeabi_dsub>
 8010906:	ec41 0b10 	vmov	d0, r0, r1
 801090a:	b005      	add	sp, #20
 801090c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010910:	4668      	mov	r0, sp
 8010912:	f000 fadd 	bl	8010ed0 <__ieee754_rem_pio2>
 8010916:	f000 0003 	and.w	r0, r0, #3
 801091a:	2801      	cmp	r0, #1
 801091c:	d00c      	beq.n	8010938 <sin+0x60>
 801091e:	2802      	cmp	r0, #2
 8010920:	d011      	beq.n	8010946 <sin+0x6e>
 8010922:	b9e8      	cbnz	r0, 8010960 <sin+0x88>
 8010924:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010928:	ed9d 0b00 	vldr	d0, [sp]
 801092c:	2001      	movs	r0, #1
 801092e:	f000 fa13 	bl	8010d58 <__kernel_sin>
 8010932:	ec51 0b10 	vmov	r0, r1, d0
 8010936:	e7e6      	b.n	8010906 <sin+0x2e>
 8010938:	ed9d 1b02 	vldr	d1, [sp, #8]
 801093c:	ed9d 0b00 	vldr	d0, [sp]
 8010940:	f000 f942 	bl	8010bc8 <__kernel_cos>
 8010944:	e7f5      	b.n	8010932 <sin+0x5a>
 8010946:	ed9d 1b02 	vldr	d1, [sp, #8]
 801094a:	ed9d 0b00 	vldr	d0, [sp]
 801094e:	2001      	movs	r0, #1
 8010950:	f000 fa02 	bl	8010d58 <__kernel_sin>
 8010954:	ec53 2b10 	vmov	r2, r3, d0
 8010958:	4610      	mov	r0, r2
 801095a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801095e:	e7d2      	b.n	8010906 <sin+0x2e>
 8010960:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010964:	ed9d 0b00 	vldr	d0, [sp]
 8010968:	f000 f92e 	bl	8010bc8 <__kernel_cos>
 801096c:	e7f2      	b.n	8010954 <sin+0x7c>
 801096e:	bf00      	nop
	...
 8010978:	3fe921fb 	.word	0x3fe921fb
 801097c:	7fefffff 	.word	0x7fefffff

08010980 <fmodf>:
 8010980:	b508      	push	{r3, lr}
 8010982:	ed2d 8b02 	vpush	{d8}
 8010986:	eef0 8a40 	vmov.f32	s17, s0
 801098a:	eeb0 8a60 	vmov.f32	s16, s1
 801098e:	f000 fd43 	bl	8011418 <__ieee754_fmodf>
 8010992:	eef4 8a48 	vcmp.f32	s17, s16
 8010996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801099a:	d60c      	bvs.n	80109b6 <fmodf+0x36>
 801099c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80109bc <fmodf+0x3c>
 80109a0:	eeb4 8a68 	vcmp.f32	s16, s17
 80109a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a8:	d105      	bne.n	80109b6 <fmodf+0x36>
 80109aa:	f7ff ff07 	bl	80107bc <__errno>
 80109ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80109b2:	2321      	movs	r3, #33	@ 0x21
 80109b4:	6003      	str	r3, [r0, #0]
 80109b6:	ecbd 8b02 	vpop	{d8}
 80109ba:	bd08      	pop	{r3, pc}
 80109bc:	00000000 	.word	0x00000000

080109c0 <sqrtf>:
 80109c0:	b508      	push	{r3, lr}
 80109c2:	ed2d 8b02 	vpush	{d8}
 80109c6:	eeb0 8a40 	vmov.f32	s16, s0
 80109ca:	f000 f8f7 	bl	8010bbc <__ieee754_sqrtf>
 80109ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80109d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109d6:	d60c      	bvs.n	80109f2 <sqrtf+0x32>
 80109d8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80109f8 <sqrtf+0x38>
 80109dc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80109e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e4:	d505      	bpl.n	80109f2 <sqrtf+0x32>
 80109e6:	f7ff fee9 	bl	80107bc <__errno>
 80109ea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80109ee:	2321      	movs	r3, #33	@ 0x21
 80109f0:	6003      	str	r3, [r0, #0]
 80109f2:	ecbd 8b02 	vpop	{d8}
 80109f6:	bd08      	pop	{r3, pc}
 80109f8:	00000000 	.word	0x00000000

080109fc <cosf>:
 80109fc:	ee10 3a10 	vmov	r3, s0
 8010a00:	b507      	push	{r0, r1, r2, lr}
 8010a02:	4a1e      	ldr	r2, [pc, #120]	@ (8010a7c <cosf+0x80>)
 8010a04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	d806      	bhi.n	8010a1a <cosf+0x1e>
 8010a0c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8010a80 <cosf+0x84>
 8010a10:	b003      	add	sp, #12
 8010a12:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a16:	f000 bc5f 	b.w	80112d8 <__kernel_cosf>
 8010a1a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010a1e:	d304      	bcc.n	8010a2a <cosf+0x2e>
 8010a20:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010a24:	b003      	add	sp, #12
 8010a26:	f85d fb04 	ldr.w	pc, [sp], #4
 8010a2a:	4668      	mov	r0, sp
 8010a2c:	f000 fd76 	bl	801151c <__ieee754_rem_pio2f>
 8010a30:	f000 0003 	and.w	r0, r0, #3
 8010a34:	2801      	cmp	r0, #1
 8010a36:	d009      	beq.n	8010a4c <cosf+0x50>
 8010a38:	2802      	cmp	r0, #2
 8010a3a:	d010      	beq.n	8010a5e <cosf+0x62>
 8010a3c:	b9b0      	cbnz	r0, 8010a6c <cosf+0x70>
 8010a3e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010a42:	ed9d 0a00 	vldr	s0, [sp]
 8010a46:	f000 fc47 	bl	80112d8 <__kernel_cosf>
 8010a4a:	e7eb      	b.n	8010a24 <cosf+0x28>
 8010a4c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010a50:	ed9d 0a00 	vldr	s0, [sp]
 8010a54:	f000 fc98 	bl	8011388 <__kernel_sinf>
 8010a58:	eeb1 0a40 	vneg.f32	s0, s0
 8010a5c:	e7e2      	b.n	8010a24 <cosf+0x28>
 8010a5e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010a62:	ed9d 0a00 	vldr	s0, [sp]
 8010a66:	f000 fc37 	bl	80112d8 <__kernel_cosf>
 8010a6a:	e7f5      	b.n	8010a58 <cosf+0x5c>
 8010a6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010a70:	ed9d 0a00 	vldr	s0, [sp]
 8010a74:	2001      	movs	r0, #1
 8010a76:	f000 fc87 	bl	8011388 <__kernel_sinf>
 8010a7a:	e7d3      	b.n	8010a24 <cosf+0x28>
 8010a7c:	3f490fd8 	.word	0x3f490fd8
 8010a80:	00000000 	.word	0x00000000

08010a84 <sinf>:
 8010a84:	ee10 3a10 	vmov	r3, s0
 8010a88:	b507      	push	{r0, r1, r2, lr}
 8010a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8010b08 <sinf+0x84>)
 8010a8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010a90:	4293      	cmp	r3, r2
 8010a92:	d807      	bhi.n	8010aa4 <sinf+0x20>
 8010a94:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8010b0c <sinf+0x88>
 8010a98:	2000      	movs	r0, #0
 8010a9a:	b003      	add	sp, #12
 8010a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010aa0:	f000 bc72 	b.w	8011388 <__kernel_sinf>
 8010aa4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010aa8:	d304      	bcc.n	8010ab4 <sinf+0x30>
 8010aaa:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010aae:	b003      	add	sp, #12
 8010ab0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010ab4:	4668      	mov	r0, sp
 8010ab6:	f000 fd31 	bl	801151c <__ieee754_rem_pio2f>
 8010aba:	f000 0003 	and.w	r0, r0, #3
 8010abe:	2801      	cmp	r0, #1
 8010ac0:	d00a      	beq.n	8010ad8 <sinf+0x54>
 8010ac2:	2802      	cmp	r0, #2
 8010ac4:	d00f      	beq.n	8010ae6 <sinf+0x62>
 8010ac6:	b9c0      	cbnz	r0, 8010afa <sinf+0x76>
 8010ac8:	eddd 0a01 	vldr	s1, [sp, #4]
 8010acc:	ed9d 0a00 	vldr	s0, [sp]
 8010ad0:	2001      	movs	r0, #1
 8010ad2:	f000 fc59 	bl	8011388 <__kernel_sinf>
 8010ad6:	e7ea      	b.n	8010aae <sinf+0x2a>
 8010ad8:	eddd 0a01 	vldr	s1, [sp, #4]
 8010adc:	ed9d 0a00 	vldr	s0, [sp]
 8010ae0:	f000 fbfa 	bl	80112d8 <__kernel_cosf>
 8010ae4:	e7e3      	b.n	8010aae <sinf+0x2a>
 8010ae6:	eddd 0a01 	vldr	s1, [sp, #4]
 8010aea:	ed9d 0a00 	vldr	s0, [sp]
 8010aee:	2001      	movs	r0, #1
 8010af0:	f000 fc4a 	bl	8011388 <__kernel_sinf>
 8010af4:	eeb1 0a40 	vneg.f32	s0, s0
 8010af8:	e7d9      	b.n	8010aae <sinf+0x2a>
 8010afa:	eddd 0a01 	vldr	s1, [sp, #4]
 8010afe:	ed9d 0a00 	vldr	s0, [sp]
 8010b02:	f000 fbe9 	bl	80112d8 <__kernel_cosf>
 8010b06:	e7f5      	b.n	8010af4 <sinf+0x70>
 8010b08:	3f490fd8 	.word	0x3f490fd8
 8010b0c:	00000000 	.word	0x00000000

08010b10 <fmaxf>:
 8010b10:	b508      	push	{r3, lr}
 8010b12:	ed2d 8b02 	vpush	{d8}
 8010b16:	eeb0 8a40 	vmov.f32	s16, s0
 8010b1a:	eef0 8a60 	vmov.f32	s17, s1
 8010b1e:	f000 f831 	bl	8010b84 <__fpclassifyf>
 8010b22:	b930      	cbnz	r0, 8010b32 <fmaxf+0x22>
 8010b24:	eeb0 8a68 	vmov.f32	s16, s17
 8010b28:	eeb0 0a48 	vmov.f32	s0, s16
 8010b2c:	ecbd 8b02 	vpop	{d8}
 8010b30:	bd08      	pop	{r3, pc}
 8010b32:	eeb0 0a68 	vmov.f32	s0, s17
 8010b36:	f000 f825 	bl	8010b84 <__fpclassifyf>
 8010b3a:	2800      	cmp	r0, #0
 8010b3c:	d0f4      	beq.n	8010b28 <fmaxf+0x18>
 8010b3e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b46:	dded      	ble.n	8010b24 <fmaxf+0x14>
 8010b48:	e7ee      	b.n	8010b28 <fmaxf+0x18>

08010b4a <fminf>:
 8010b4a:	b508      	push	{r3, lr}
 8010b4c:	ed2d 8b02 	vpush	{d8}
 8010b50:	eeb0 8a40 	vmov.f32	s16, s0
 8010b54:	eef0 8a60 	vmov.f32	s17, s1
 8010b58:	f000 f814 	bl	8010b84 <__fpclassifyf>
 8010b5c:	b930      	cbnz	r0, 8010b6c <fminf+0x22>
 8010b5e:	eeb0 8a68 	vmov.f32	s16, s17
 8010b62:	eeb0 0a48 	vmov.f32	s0, s16
 8010b66:	ecbd 8b02 	vpop	{d8}
 8010b6a:	bd08      	pop	{r3, pc}
 8010b6c:	eeb0 0a68 	vmov.f32	s0, s17
 8010b70:	f000 f808 	bl	8010b84 <__fpclassifyf>
 8010b74:	2800      	cmp	r0, #0
 8010b76:	d0f4      	beq.n	8010b62 <fminf+0x18>
 8010b78:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b80:	d5ed      	bpl.n	8010b5e <fminf+0x14>
 8010b82:	e7ee      	b.n	8010b62 <fminf+0x18>

08010b84 <__fpclassifyf>:
 8010b84:	ee10 3a10 	vmov	r3, s0
 8010b88:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8010b8c:	d00d      	beq.n	8010baa <__fpclassifyf+0x26>
 8010b8e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8010b92:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8010b96:	d30a      	bcc.n	8010bae <__fpclassifyf+0x2a>
 8010b98:	4b07      	ldr	r3, [pc, #28]	@ (8010bb8 <__fpclassifyf+0x34>)
 8010b9a:	1e42      	subs	r2, r0, #1
 8010b9c:	429a      	cmp	r2, r3
 8010b9e:	d908      	bls.n	8010bb2 <__fpclassifyf+0x2e>
 8010ba0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8010ba4:	4258      	negs	r0, r3
 8010ba6:	4158      	adcs	r0, r3
 8010ba8:	4770      	bx	lr
 8010baa:	2002      	movs	r0, #2
 8010bac:	4770      	bx	lr
 8010bae:	2004      	movs	r0, #4
 8010bb0:	4770      	bx	lr
 8010bb2:	2003      	movs	r0, #3
 8010bb4:	4770      	bx	lr
 8010bb6:	bf00      	nop
 8010bb8:	007ffffe 	.word	0x007ffffe

08010bbc <__ieee754_sqrtf>:
 8010bbc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010bc0:	4770      	bx	lr
 8010bc2:	0000      	movs	r0, r0
 8010bc4:	0000      	movs	r0, r0
	...

08010bc8 <__kernel_cos>:
 8010bc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bcc:	ec57 6b10 	vmov	r6, r7, d0
 8010bd0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8010bd4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8010bd8:	ed8d 1b00 	vstr	d1, [sp]
 8010bdc:	d206      	bcs.n	8010bec <__kernel_cos+0x24>
 8010bde:	4630      	mov	r0, r6
 8010be0:	4639      	mov	r1, r7
 8010be2:	f7ef ff6f 	bl	8000ac4 <__aeabi_d2iz>
 8010be6:	2800      	cmp	r0, #0
 8010be8:	f000 8088 	beq.w	8010cfc <__kernel_cos+0x134>
 8010bec:	4632      	mov	r2, r6
 8010bee:	463b      	mov	r3, r7
 8010bf0:	4630      	mov	r0, r6
 8010bf2:	4639      	mov	r1, r7
 8010bf4:	f7ef fccc 	bl	8000590 <__aeabi_dmul>
 8010bf8:	4b51      	ldr	r3, [pc, #324]	@ (8010d40 <__kernel_cos+0x178>)
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	4604      	mov	r4, r0
 8010bfe:	460d      	mov	r5, r1
 8010c00:	f7ef fcc6 	bl	8000590 <__aeabi_dmul>
 8010c04:	a340      	add	r3, pc, #256	@ (adr r3, 8010d08 <__kernel_cos+0x140>)
 8010c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c0a:	4682      	mov	sl, r0
 8010c0c:	468b      	mov	fp, r1
 8010c0e:	4620      	mov	r0, r4
 8010c10:	4629      	mov	r1, r5
 8010c12:	f7ef fcbd 	bl	8000590 <__aeabi_dmul>
 8010c16:	a33e      	add	r3, pc, #248	@ (adr r3, 8010d10 <__kernel_cos+0x148>)
 8010c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c1c:	f7ef fb02 	bl	8000224 <__adddf3>
 8010c20:	4622      	mov	r2, r4
 8010c22:	462b      	mov	r3, r5
 8010c24:	f7ef fcb4 	bl	8000590 <__aeabi_dmul>
 8010c28:	a33b      	add	r3, pc, #236	@ (adr r3, 8010d18 <__kernel_cos+0x150>)
 8010c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2e:	f7ef faf7 	bl	8000220 <__aeabi_dsub>
 8010c32:	4622      	mov	r2, r4
 8010c34:	462b      	mov	r3, r5
 8010c36:	f7ef fcab 	bl	8000590 <__aeabi_dmul>
 8010c3a:	a339      	add	r3, pc, #228	@ (adr r3, 8010d20 <__kernel_cos+0x158>)
 8010c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c40:	f7ef faf0 	bl	8000224 <__adddf3>
 8010c44:	4622      	mov	r2, r4
 8010c46:	462b      	mov	r3, r5
 8010c48:	f7ef fca2 	bl	8000590 <__aeabi_dmul>
 8010c4c:	a336      	add	r3, pc, #216	@ (adr r3, 8010d28 <__kernel_cos+0x160>)
 8010c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c52:	f7ef fae5 	bl	8000220 <__aeabi_dsub>
 8010c56:	4622      	mov	r2, r4
 8010c58:	462b      	mov	r3, r5
 8010c5a:	f7ef fc99 	bl	8000590 <__aeabi_dmul>
 8010c5e:	a334      	add	r3, pc, #208	@ (adr r3, 8010d30 <__kernel_cos+0x168>)
 8010c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c64:	f7ef fade 	bl	8000224 <__adddf3>
 8010c68:	4622      	mov	r2, r4
 8010c6a:	462b      	mov	r3, r5
 8010c6c:	f7ef fc90 	bl	8000590 <__aeabi_dmul>
 8010c70:	4622      	mov	r2, r4
 8010c72:	462b      	mov	r3, r5
 8010c74:	f7ef fc8c 	bl	8000590 <__aeabi_dmul>
 8010c78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	460d      	mov	r5, r1
 8010c80:	4630      	mov	r0, r6
 8010c82:	4639      	mov	r1, r7
 8010c84:	f7ef fc84 	bl	8000590 <__aeabi_dmul>
 8010c88:	460b      	mov	r3, r1
 8010c8a:	4602      	mov	r2, r0
 8010c8c:	4629      	mov	r1, r5
 8010c8e:	4620      	mov	r0, r4
 8010c90:	f7ef fac6 	bl	8000220 <__aeabi_dsub>
 8010c94:	4b2b      	ldr	r3, [pc, #172]	@ (8010d44 <__kernel_cos+0x17c>)
 8010c96:	4598      	cmp	r8, r3
 8010c98:	4606      	mov	r6, r0
 8010c9a:	460f      	mov	r7, r1
 8010c9c:	d810      	bhi.n	8010cc0 <__kernel_cos+0xf8>
 8010c9e:	4602      	mov	r2, r0
 8010ca0:	460b      	mov	r3, r1
 8010ca2:	4650      	mov	r0, sl
 8010ca4:	4659      	mov	r1, fp
 8010ca6:	f7ef fabb 	bl	8000220 <__aeabi_dsub>
 8010caa:	460b      	mov	r3, r1
 8010cac:	4926      	ldr	r1, [pc, #152]	@ (8010d48 <__kernel_cos+0x180>)
 8010cae:	4602      	mov	r2, r0
 8010cb0:	2000      	movs	r0, #0
 8010cb2:	f7ef fab5 	bl	8000220 <__aeabi_dsub>
 8010cb6:	ec41 0b10 	vmov	d0, r0, r1
 8010cba:	b003      	add	sp, #12
 8010cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cc0:	4b22      	ldr	r3, [pc, #136]	@ (8010d4c <__kernel_cos+0x184>)
 8010cc2:	4921      	ldr	r1, [pc, #132]	@ (8010d48 <__kernel_cos+0x180>)
 8010cc4:	4598      	cmp	r8, r3
 8010cc6:	bf8c      	ite	hi
 8010cc8:	4d21      	ldrhi	r5, [pc, #132]	@ (8010d50 <__kernel_cos+0x188>)
 8010cca:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8010cce:	2400      	movs	r4, #0
 8010cd0:	4622      	mov	r2, r4
 8010cd2:	462b      	mov	r3, r5
 8010cd4:	2000      	movs	r0, #0
 8010cd6:	f7ef faa3 	bl	8000220 <__aeabi_dsub>
 8010cda:	4622      	mov	r2, r4
 8010cdc:	4680      	mov	r8, r0
 8010cde:	4689      	mov	r9, r1
 8010ce0:	462b      	mov	r3, r5
 8010ce2:	4650      	mov	r0, sl
 8010ce4:	4659      	mov	r1, fp
 8010ce6:	f7ef fa9b 	bl	8000220 <__aeabi_dsub>
 8010cea:	4632      	mov	r2, r6
 8010cec:	463b      	mov	r3, r7
 8010cee:	f7ef fa97 	bl	8000220 <__aeabi_dsub>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	4640      	mov	r0, r8
 8010cf8:	4649      	mov	r1, r9
 8010cfa:	e7da      	b.n	8010cb2 <__kernel_cos+0xea>
 8010cfc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8010d38 <__kernel_cos+0x170>
 8010d00:	e7db      	b.n	8010cba <__kernel_cos+0xf2>
 8010d02:	bf00      	nop
 8010d04:	f3af 8000 	nop.w
 8010d08:	be8838d4 	.word	0xbe8838d4
 8010d0c:	bda8fae9 	.word	0xbda8fae9
 8010d10:	bdb4b1c4 	.word	0xbdb4b1c4
 8010d14:	3e21ee9e 	.word	0x3e21ee9e
 8010d18:	809c52ad 	.word	0x809c52ad
 8010d1c:	3e927e4f 	.word	0x3e927e4f
 8010d20:	19cb1590 	.word	0x19cb1590
 8010d24:	3efa01a0 	.word	0x3efa01a0
 8010d28:	16c15177 	.word	0x16c15177
 8010d2c:	3f56c16c 	.word	0x3f56c16c
 8010d30:	5555554c 	.word	0x5555554c
 8010d34:	3fa55555 	.word	0x3fa55555
 8010d38:	00000000 	.word	0x00000000
 8010d3c:	3ff00000 	.word	0x3ff00000
 8010d40:	3fe00000 	.word	0x3fe00000
 8010d44:	3fd33332 	.word	0x3fd33332
 8010d48:	3ff00000 	.word	0x3ff00000
 8010d4c:	3fe90000 	.word	0x3fe90000
 8010d50:	3fd20000 	.word	0x3fd20000
 8010d54:	00000000 	.word	0x00000000

08010d58 <__kernel_sin>:
 8010d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d5c:	ec55 4b10 	vmov	r4, r5, d0
 8010d60:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8010d64:	b085      	sub	sp, #20
 8010d66:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8010d6a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8010d6e:	4680      	mov	r8, r0
 8010d70:	d205      	bcs.n	8010d7e <__kernel_sin+0x26>
 8010d72:	4620      	mov	r0, r4
 8010d74:	4629      	mov	r1, r5
 8010d76:	f7ef fea5 	bl	8000ac4 <__aeabi_d2iz>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	d052      	beq.n	8010e24 <__kernel_sin+0xcc>
 8010d7e:	4622      	mov	r2, r4
 8010d80:	462b      	mov	r3, r5
 8010d82:	4620      	mov	r0, r4
 8010d84:	4629      	mov	r1, r5
 8010d86:	f7ef fc03 	bl	8000590 <__aeabi_dmul>
 8010d8a:	4682      	mov	sl, r0
 8010d8c:	468b      	mov	fp, r1
 8010d8e:	4602      	mov	r2, r0
 8010d90:	460b      	mov	r3, r1
 8010d92:	4620      	mov	r0, r4
 8010d94:	4629      	mov	r1, r5
 8010d96:	f7ef fbfb 	bl	8000590 <__aeabi_dmul>
 8010d9a:	a342      	add	r3, pc, #264	@ (adr r3, 8010ea4 <__kernel_sin+0x14c>)
 8010d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da0:	e9cd 0100 	strd	r0, r1, [sp]
 8010da4:	4650      	mov	r0, sl
 8010da6:	4659      	mov	r1, fp
 8010da8:	f7ef fbf2 	bl	8000590 <__aeabi_dmul>
 8010dac:	a33f      	add	r3, pc, #252	@ (adr r3, 8010eac <__kernel_sin+0x154>)
 8010dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db2:	f7ef fa35 	bl	8000220 <__aeabi_dsub>
 8010db6:	4652      	mov	r2, sl
 8010db8:	465b      	mov	r3, fp
 8010dba:	f7ef fbe9 	bl	8000590 <__aeabi_dmul>
 8010dbe:	a33d      	add	r3, pc, #244	@ (adr r3, 8010eb4 <__kernel_sin+0x15c>)
 8010dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dc4:	f7ef fa2e 	bl	8000224 <__adddf3>
 8010dc8:	4652      	mov	r2, sl
 8010dca:	465b      	mov	r3, fp
 8010dcc:	f7ef fbe0 	bl	8000590 <__aeabi_dmul>
 8010dd0:	a33a      	add	r3, pc, #232	@ (adr r3, 8010ebc <__kernel_sin+0x164>)
 8010dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd6:	f7ef fa23 	bl	8000220 <__aeabi_dsub>
 8010dda:	4652      	mov	r2, sl
 8010ddc:	465b      	mov	r3, fp
 8010dde:	f7ef fbd7 	bl	8000590 <__aeabi_dmul>
 8010de2:	a338      	add	r3, pc, #224	@ (adr r3, 8010ec4 <__kernel_sin+0x16c>)
 8010de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010de8:	f7ef fa1c 	bl	8000224 <__adddf3>
 8010dec:	4606      	mov	r6, r0
 8010dee:	460f      	mov	r7, r1
 8010df0:	f1b8 0f00 	cmp.w	r8, #0
 8010df4:	d11b      	bne.n	8010e2e <__kernel_sin+0xd6>
 8010df6:	4602      	mov	r2, r0
 8010df8:	460b      	mov	r3, r1
 8010dfa:	4650      	mov	r0, sl
 8010dfc:	4659      	mov	r1, fp
 8010dfe:	f7ef fbc7 	bl	8000590 <__aeabi_dmul>
 8010e02:	a325      	add	r3, pc, #148	@ (adr r3, 8010e98 <__kernel_sin+0x140>)
 8010e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e08:	f7ef fa0a 	bl	8000220 <__aeabi_dsub>
 8010e0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e10:	f7ef fbbe 	bl	8000590 <__aeabi_dmul>
 8010e14:	4602      	mov	r2, r0
 8010e16:	460b      	mov	r3, r1
 8010e18:	4620      	mov	r0, r4
 8010e1a:	4629      	mov	r1, r5
 8010e1c:	f7ef fa02 	bl	8000224 <__adddf3>
 8010e20:	4604      	mov	r4, r0
 8010e22:	460d      	mov	r5, r1
 8010e24:	ec45 4b10 	vmov	d0, r4, r5
 8010e28:	b005      	add	sp, #20
 8010e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e32:	4b1b      	ldr	r3, [pc, #108]	@ (8010ea0 <__kernel_sin+0x148>)
 8010e34:	2200      	movs	r2, #0
 8010e36:	f7ef fbab 	bl	8000590 <__aeabi_dmul>
 8010e3a:	4632      	mov	r2, r6
 8010e3c:	4680      	mov	r8, r0
 8010e3e:	4689      	mov	r9, r1
 8010e40:	463b      	mov	r3, r7
 8010e42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e46:	f7ef fba3 	bl	8000590 <__aeabi_dmul>
 8010e4a:	4602      	mov	r2, r0
 8010e4c:	460b      	mov	r3, r1
 8010e4e:	4640      	mov	r0, r8
 8010e50:	4649      	mov	r1, r9
 8010e52:	f7ef f9e5 	bl	8000220 <__aeabi_dsub>
 8010e56:	4652      	mov	r2, sl
 8010e58:	465b      	mov	r3, fp
 8010e5a:	f7ef fb99 	bl	8000590 <__aeabi_dmul>
 8010e5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010e62:	f7ef f9dd 	bl	8000220 <__aeabi_dsub>
 8010e66:	a30c      	add	r3, pc, #48	@ (adr r3, 8010e98 <__kernel_sin+0x140>)
 8010e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e6c:	4606      	mov	r6, r0
 8010e6e:	460f      	mov	r7, r1
 8010e70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e74:	f7ef fb8c 	bl	8000590 <__aeabi_dmul>
 8010e78:	4602      	mov	r2, r0
 8010e7a:	460b      	mov	r3, r1
 8010e7c:	4630      	mov	r0, r6
 8010e7e:	4639      	mov	r1, r7
 8010e80:	f7ef f9d0 	bl	8000224 <__adddf3>
 8010e84:	4602      	mov	r2, r0
 8010e86:	460b      	mov	r3, r1
 8010e88:	4620      	mov	r0, r4
 8010e8a:	4629      	mov	r1, r5
 8010e8c:	f7ef f9c8 	bl	8000220 <__aeabi_dsub>
 8010e90:	e7c6      	b.n	8010e20 <__kernel_sin+0xc8>
 8010e92:	bf00      	nop
 8010e94:	f3af 8000 	nop.w
 8010e98:	55555549 	.word	0x55555549
 8010e9c:	3fc55555 	.word	0x3fc55555
 8010ea0:	3fe00000 	.word	0x3fe00000
 8010ea4:	5acfd57c 	.word	0x5acfd57c
 8010ea8:	3de5d93a 	.word	0x3de5d93a
 8010eac:	8a2b9ceb 	.word	0x8a2b9ceb
 8010eb0:	3e5ae5e6 	.word	0x3e5ae5e6
 8010eb4:	57b1fe7d 	.word	0x57b1fe7d
 8010eb8:	3ec71de3 	.word	0x3ec71de3
 8010ebc:	19c161d5 	.word	0x19c161d5
 8010ec0:	3f2a01a0 	.word	0x3f2a01a0
 8010ec4:	1110f8a6 	.word	0x1110f8a6
 8010ec8:	3f811111 	.word	0x3f811111
 8010ecc:	00000000 	.word	0x00000000

08010ed0 <__ieee754_rem_pio2>:
 8010ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ed4:	ec57 6b10 	vmov	r6, r7, d0
 8010ed8:	4bc5      	ldr	r3, [pc, #788]	@ (80111f0 <__ieee754_rem_pio2+0x320>)
 8010eda:	b08d      	sub	sp, #52	@ 0x34
 8010edc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8010ee0:	4598      	cmp	r8, r3
 8010ee2:	4604      	mov	r4, r0
 8010ee4:	9704      	str	r7, [sp, #16]
 8010ee6:	d807      	bhi.n	8010ef8 <__ieee754_rem_pio2+0x28>
 8010ee8:	2200      	movs	r2, #0
 8010eea:	2300      	movs	r3, #0
 8010eec:	ed80 0b00 	vstr	d0, [r0]
 8010ef0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010ef4:	2500      	movs	r5, #0
 8010ef6:	e028      	b.n	8010f4a <__ieee754_rem_pio2+0x7a>
 8010ef8:	4bbe      	ldr	r3, [pc, #760]	@ (80111f4 <__ieee754_rem_pio2+0x324>)
 8010efa:	4598      	cmp	r8, r3
 8010efc:	d878      	bhi.n	8010ff0 <__ieee754_rem_pio2+0x120>
 8010efe:	9b04      	ldr	r3, [sp, #16]
 8010f00:	4dbd      	ldr	r5, [pc, #756]	@ (80111f8 <__ieee754_rem_pio2+0x328>)
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	4630      	mov	r0, r6
 8010f06:	a3ac      	add	r3, pc, #688	@ (adr r3, 80111b8 <__ieee754_rem_pio2+0x2e8>)
 8010f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f0c:	4639      	mov	r1, r7
 8010f0e:	dd38      	ble.n	8010f82 <__ieee754_rem_pio2+0xb2>
 8010f10:	f7ef f986 	bl	8000220 <__aeabi_dsub>
 8010f14:	45a8      	cmp	r8, r5
 8010f16:	4606      	mov	r6, r0
 8010f18:	460f      	mov	r7, r1
 8010f1a:	d01a      	beq.n	8010f52 <__ieee754_rem_pio2+0x82>
 8010f1c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80111c0 <__ieee754_rem_pio2+0x2f0>)
 8010f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f22:	f7ef f97d 	bl	8000220 <__aeabi_dsub>
 8010f26:	4602      	mov	r2, r0
 8010f28:	460b      	mov	r3, r1
 8010f2a:	4680      	mov	r8, r0
 8010f2c:	4689      	mov	r9, r1
 8010f2e:	4630      	mov	r0, r6
 8010f30:	4639      	mov	r1, r7
 8010f32:	f7ef f975 	bl	8000220 <__aeabi_dsub>
 8010f36:	a3a2      	add	r3, pc, #648	@ (adr r3, 80111c0 <__ieee754_rem_pio2+0x2f0>)
 8010f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f3c:	f7ef f970 	bl	8000220 <__aeabi_dsub>
 8010f40:	e9c4 8900 	strd	r8, r9, [r4]
 8010f44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010f48:	2501      	movs	r5, #1
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	b00d      	add	sp, #52	@ 0x34
 8010f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f52:	a39d      	add	r3, pc, #628	@ (adr r3, 80111c8 <__ieee754_rem_pio2+0x2f8>)
 8010f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f58:	f7ef f962 	bl	8000220 <__aeabi_dsub>
 8010f5c:	a39c      	add	r3, pc, #624	@ (adr r3, 80111d0 <__ieee754_rem_pio2+0x300>)
 8010f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f62:	4606      	mov	r6, r0
 8010f64:	460f      	mov	r7, r1
 8010f66:	f7ef f95b 	bl	8000220 <__aeabi_dsub>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	4680      	mov	r8, r0
 8010f70:	4689      	mov	r9, r1
 8010f72:	4630      	mov	r0, r6
 8010f74:	4639      	mov	r1, r7
 8010f76:	f7ef f953 	bl	8000220 <__aeabi_dsub>
 8010f7a:	a395      	add	r3, pc, #596	@ (adr r3, 80111d0 <__ieee754_rem_pio2+0x300>)
 8010f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f80:	e7dc      	b.n	8010f3c <__ieee754_rem_pio2+0x6c>
 8010f82:	f7ef f94f 	bl	8000224 <__adddf3>
 8010f86:	45a8      	cmp	r8, r5
 8010f88:	4606      	mov	r6, r0
 8010f8a:	460f      	mov	r7, r1
 8010f8c:	d018      	beq.n	8010fc0 <__ieee754_rem_pio2+0xf0>
 8010f8e:	a38c      	add	r3, pc, #560	@ (adr r3, 80111c0 <__ieee754_rem_pio2+0x2f0>)
 8010f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f94:	f7ef f946 	bl	8000224 <__adddf3>
 8010f98:	4602      	mov	r2, r0
 8010f9a:	460b      	mov	r3, r1
 8010f9c:	4680      	mov	r8, r0
 8010f9e:	4689      	mov	r9, r1
 8010fa0:	4630      	mov	r0, r6
 8010fa2:	4639      	mov	r1, r7
 8010fa4:	f7ef f93c 	bl	8000220 <__aeabi_dsub>
 8010fa8:	a385      	add	r3, pc, #532	@ (adr r3, 80111c0 <__ieee754_rem_pio2+0x2f0>)
 8010faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fae:	f7ef f939 	bl	8000224 <__adddf3>
 8010fb2:	f04f 35ff 	mov.w	r5, #4294967295
 8010fb6:	e9c4 8900 	strd	r8, r9, [r4]
 8010fba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010fbe:	e7c4      	b.n	8010f4a <__ieee754_rem_pio2+0x7a>
 8010fc0:	a381      	add	r3, pc, #516	@ (adr r3, 80111c8 <__ieee754_rem_pio2+0x2f8>)
 8010fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc6:	f7ef f92d 	bl	8000224 <__adddf3>
 8010fca:	a381      	add	r3, pc, #516	@ (adr r3, 80111d0 <__ieee754_rem_pio2+0x300>)
 8010fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fd0:	4606      	mov	r6, r0
 8010fd2:	460f      	mov	r7, r1
 8010fd4:	f7ef f926 	bl	8000224 <__adddf3>
 8010fd8:	4602      	mov	r2, r0
 8010fda:	460b      	mov	r3, r1
 8010fdc:	4680      	mov	r8, r0
 8010fde:	4689      	mov	r9, r1
 8010fe0:	4630      	mov	r0, r6
 8010fe2:	4639      	mov	r1, r7
 8010fe4:	f7ef f91c 	bl	8000220 <__aeabi_dsub>
 8010fe8:	a379      	add	r3, pc, #484	@ (adr r3, 80111d0 <__ieee754_rem_pio2+0x300>)
 8010fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fee:	e7de      	b.n	8010fae <__ieee754_rem_pio2+0xde>
 8010ff0:	4b82      	ldr	r3, [pc, #520]	@ (80111fc <__ieee754_rem_pio2+0x32c>)
 8010ff2:	4598      	cmp	r8, r3
 8010ff4:	f200 80d1 	bhi.w	801119a <__ieee754_rem_pio2+0x2ca>
 8010ff8:	f000 f966 	bl	80112c8 <fabs>
 8010ffc:	ec57 6b10 	vmov	r6, r7, d0
 8011000:	a375      	add	r3, pc, #468	@ (adr r3, 80111d8 <__ieee754_rem_pio2+0x308>)
 8011002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011006:	4630      	mov	r0, r6
 8011008:	4639      	mov	r1, r7
 801100a:	f7ef fac1 	bl	8000590 <__aeabi_dmul>
 801100e:	4b7c      	ldr	r3, [pc, #496]	@ (8011200 <__ieee754_rem_pio2+0x330>)
 8011010:	2200      	movs	r2, #0
 8011012:	f7ef f907 	bl	8000224 <__adddf3>
 8011016:	f7ef fd55 	bl	8000ac4 <__aeabi_d2iz>
 801101a:	4605      	mov	r5, r0
 801101c:	f7ef fa4e 	bl	80004bc <__aeabi_i2d>
 8011020:	4602      	mov	r2, r0
 8011022:	460b      	mov	r3, r1
 8011024:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011028:	a363      	add	r3, pc, #396	@ (adr r3, 80111b8 <__ieee754_rem_pio2+0x2e8>)
 801102a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801102e:	f7ef faaf 	bl	8000590 <__aeabi_dmul>
 8011032:	4602      	mov	r2, r0
 8011034:	460b      	mov	r3, r1
 8011036:	4630      	mov	r0, r6
 8011038:	4639      	mov	r1, r7
 801103a:	f7ef f8f1 	bl	8000220 <__aeabi_dsub>
 801103e:	a360      	add	r3, pc, #384	@ (adr r3, 80111c0 <__ieee754_rem_pio2+0x2f0>)
 8011040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011044:	4682      	mov	sl, r0
 8011046:	468b      	mov	fp, r1
 8011048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801104c:	f7ef faa0 	bl	8000590 <__aeabi_dmul>
 8011050:	2d1f      	cmp	r5, #31
 8011052:	4606      	mov	r6, r0
 8011054:	460f      	mov	r7, r1
 8011056:	dc0c      	bgt.n	8011072 <__ieee754_rem_pio2+0x1a2>
 8011058:	4b6a      	ldr	r3, [pc, #424]	@ (8011204 <__ieee754_rem_pio2+0x334>)
 801105a:	1e6a      	subs	r2, r5, #1
 801105c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011060:	4543      	cmp	r3, r8
 8011062:	d006      	beq.n	8011072 <__ieee754_rem_pio2+0x1a2>
 8011064:	4632      	mov	r2, r6
 8011066:	463b      	mov	r3, r7
 8011068:	4650      	mov	r0, sl
 801106a:	4659      	mov	r1, fp
 801106c:	f7ef f8d8 	bl	8000220 <__aeabi_dsub>
 8011070:	e00e      	b.n	8011090 <__ieee754_rem_pio2+0x1c0>
 8011072:	463b      	mov	r3, r7
 8011074:	4632      	mov	r2, r6
 8011076:	4650      	mov	r0, sl
 8011078:	4659      	mov	r1, fp
 801107a:	f7ef f8d1 	bl	8000220 <__aeabi_dsub>
 801107e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011082:	9305      	str	r3, [sp, #20]
 8011084:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011088:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801108c:	2b10      	cmp	r3, #16
 801108e:	dc02      	bgt.n	8011096 <__ieee754_rem_pio2+0x1c6>
 8011090:	e9c4 0100 	strd	r0, r1, [r4]
 8011094:	e039      	b.n	801110a <__ieee754_rem_pio2+0x23a>
 8011096:	a34c      	add	r3, pc, #304	@ (adr r3, 80111c8 <__ieee754_rem_pio2+0x2f8>)
 8011098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801109c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110a0:	f7ef fa76 	bl	8000590 <__aeabi_dmul>
 80110a4:	4606      	mov	r6, r0
 80110a6:	460f      	mov	r7, r1
 80110a8:	4602      	mov	r2, r0
 80110aa:	460b      	mov	r3, r1
 80110ac:	4650      	mov	r0, sl
 80110ae:	4659      	mov	r1, fp
 80110b0:	f7ef f8b6 	bl	8000220 <__aeabi_dsub>
 80110b4:	4602      	mov	r2, r0
 80110b6:	460b      	mov	r3, r1
 80110b8:	4680      	mov	r8, r0
 80110ba:	4689      	mov	r9, r1
 80110bc:	4650      	mov	r0, sl
 80110be:	4659      	mov	r1, fp
 80110c0:	f7ef f8ae 	bl	8000220 <__aeabi_dsub>
 80110c4:	4632      	mov	r2, r6
 80110c6:	463b      	mov	r3, r7
 80110c8:	f7ef f8aa 	bl	8000220 <__aeabi_dsub>
 80110cc:	a340      	add	r3, pc, #256	@ (adr r3, 80111d0 <__ieee754_rem_pio2+0x300>)
 80110ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d2:	4606      	mov	r6, r0
 80110d4:	460f      	mov	r7, r1
 80110d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110da:	f7ef fa59 	bl	8000590 <__aeabi_dmul>
 80110de:	4632      	mov	r2, r6
 80110e0:	463b      	mov	r3, r7
 80110e2:	f7ef f89d 	bl	8000220 <__aeabi_dsub>
 80110e6:	4602      	mov	r2, r0
 80110e8:	460b      	mov	r3, r1
 80110ea:	4606      	mov	r6, r0
 80110ec:	460f      	mov	r7, r1
 80110ee:	4640      	mov	r0, r8
 80110f0:	4649      	mov	r1, r9
 80110f2:	f7ef f895 	bl	8000220 <__aeabi_dsub>
 80110f6:	9a05      	ldr	r2, [sp, #20]
 80110f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80110fc:	1ad3      	subs	r3, r2, r3
 80110fe:	2b31      	cmp	r3, #49	@ 0x31
 8011100:	dc20      	bgt.n	8011144 <__ieee754_rem_pio2+0x274>
 8011102:	e9c4 0100 	strd	r0, r1, [r4]
 8011106:	46c2      	mov	sl, r8
 8011108:	46cb      	mov	fp, r9
 801110a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801110e:	4650      	mov	r0, sl
 8011110:	4642      	mov	r2, r8
 8011112:	464b      	mov	r3, r9
 8011114:	4659      	mov	r1, fp
 8011116:	f7ef f883 	bl	8000220 <__aeabi_dsub>
 801111a:	463b      	mov	r3, r7
 801111c:	4632      	mov	r2, r6
 801111e:	f7ef f87f 	bl	8000220 <__aeabi_dsub>
 8011122:	9b04      	ldr	r3, [sp, #16]
 8011124:	2b00      	cmp	r3, #0
 8011126:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801112a:	f6bf af0e 	bge.w	8010f4a <__ieee754_rem_pio2+0x7a>
 801112e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8011132:	6063      	str	r3, [r4, #4]
 8011134:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011138:	f8c4 8000 	str.w	r8, [r4]
 801113c:	60a0      	str	r0, [r4, #8]
 801113e:	60e3      	str	r3, [r4, #12]
 8011140:	426d      	negs	r5, r5
 8011142:	e702      	b.n	8010f4a <__ieee754_rem_pio2+0x7a>
 8011144:	a326      	add	r3, pc, #152	@ (adr r3, 80111e0 <__ieee754_rem_pio2+0x310>)
 8011146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801114a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801114e:	f7ef fa1f 	bl	8000590 <__aeabi_dmul>
 8011152:	4606      	mov	r6, r0
 8011154:	460f      	mov	r7, r1
 8011156:	4602      	mov	r2, r0
 8011158:	460b      	mov	r3, r1
 801115a:	4640      	mov	r0, r8
 801115c:	4649      	mov	r1, r9
 801115e:	f7ef f85f 	bl	8000220 <__aeabi_dsub>
 8011162:	4602      	mov	r2, r0
 8011164:	460b      	mov	r3, r1
 8011166:	4682      	mov	sl, r0
 8011168:	468b      	mov	fp, r1
 801116a:	4640      	mov	r0, r8
 801116c:	4649      	mov	r1, r9
 801116e:	f7ef f857 	bl	8000220 <__aeabi_dsub>
 8011172:	4632      	mov	r2, r6
 8011174:	463b      	mov	r3, r7
 8011176:	f7ef f853 	bl	8000220 <__aeabi_dsub>
 801117a:	a31b      	add	r3, pc, #108	@ (adr r3, 80111e8 <__ieee754_rem_pio2+0x318>)
 801117c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011180:	4606      	mov	r6, r0
 8011182:	460f      	mov	r7, r1
 8011184:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011188:	f7ef fa02 	bl	8000590 <__aeabi_dmul>
 801118c:	4632      	mov	r2, r6
 801118e:	463b      	mov	r3, r7
 8011190:	f7ef f846 	bl	8000220 <__aeabi_dsub>
 8011194:	4606      	mov	r6, r0
 8011196:	460f      	mov	r7, r1
 8011198:	e764      	b.n	8011064 <__ieee754_rem_pio2+0x194>
 801119a:	4b1b      	ldr	r3, [pc, #108]	@ (8011208 <__ieee754_rem_pio2+0x338>)
 801119c:	4598      	cmp	r8, r3
 801119e:	d935      	bls.n	801120c <__ieee754_rem_pio2+0x33c>
 80111a0:	4632      	mov	r2, r6
 80111a2:	463b      	mov	r3, r7
 80111a4:	4630      	mov	r0, r6
 80111a6:	4639      	mov	r1, r7
 80111a8:	f7ef f83a 	bl	8000220 <__aeabi_dsub>
 80111ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80111b0:	e9c4 0100 	strd	r0, r1, [r4]
 80111b4:	e69e      	b.n	8010ef4 <__ieee754_rem_pio2+0x24>
 80111b6:	bf00      	nop
 80111b8:	54400000 	.word	0x54400000
 80111bc:	3ff921fb 	.word	0x3ff921fb
 80111c0:	1a626331 	.word	0x1a626331
 80111c4:	3dd0b461 	.word	0x3dd0b461
 80111c8:	1a600000 	.word	0x1a600000
 80111cc:	3dd0b461 	.word	0x3dd0b461
 80111d0:	2e037073 	.word	0x2e037073
 80111d4:	3ba3198a 	.word	0x3ba3198a
 80111d8:	6dc9c883 	.word	0x6dc9c883
 80111dc:	3fe45f30 	.word	0x3fe45f30
 80111e0:	2e000000 	.word	0x2e000000
 80111e4:	3ba3198a 	.word	0x3ba3198a
 80111e8:	252049c1 	.word	0x252049c1
 80111ec:	397b839a 	.word	0x397b839a
 80111f0:	3fe921fb 	.word	0x3fe921fb
 80111f4:	4002d97b 	.word	0x4002d97b
 80111f8:	3ff921fb 	.word	0x3ff921fb
 80111fc:	413921fb 	.word	0x413921fb
 8011200:	3fe00000 	.word	0x3fe00000
 8011204:	08012708 	.word	0x08012708
 8011208:	7fefffff 	.word	0x7fefffff
 801120c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011210:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8011214:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011218:	4630      	mov	r0, r6
 801121a:	460f      	mov	r7, r1
 801121c:	f7ef fc52 	bl	8000ac4 <__aeabi_d2iz>
 8011220:	f7ef f94c 	bl	80004bc <__aeabi_i2d>
 8011224:	4602      	mov	r2, r0
 8011226:	460b      	mov	r3, r1
 8011228:	4630      	mov	r0, r6
 801122a:	4639      	mov	r1, r7
 801122c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011230:	f7ee fff6 	bl	8000220 <__aeabi_dsub>
 8011234:	4b22      	ldr	r3, [pc, #136]	@ (80112c0 <__ieee754_rem_pio2+0x3f0>)
 8011236:	2200      	movs	r2, #0
 8011238:	f7ef f9aa 	bl	8000590 <__aeabi_dmul>
 801123c:	460f      	mov	r7, r1
 801123e:	4606      	mov	r6, r0
 8011240:	f7ef fc40 	bl	8000ac4 <__aeabi_d2iz>
 8011244:	f7ef f93a 	bl	80004bc <__aeabi_i2d>
 8011248:	4602      	mov	r2, r0
 801124a:	460b      	mov	r3, r1
 801124c:	4630      	mov	r0, r6
 801124e:	4639      	mov	r1, r7
 8011250:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011254:	f7ee ffe4 	bl	8000220 <__aeabi_dsub>
 8011258:	4b19      	ldr	r3, [pc, #100]	@ (80112c0 <__ieee754_rem_pio2+0x3f0>)
 801125a:	2200      	movs	r2, #0
 801125c:	f7ef f998 	bl	8000590 <__aeabi_dmul>
 8011260:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011264:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8011268:	f04f 0803 	mov.w	r8, #3
 801126c:	2600      	movs	r6, #0
 801126e:	2700      	movs	r7, #0
 8011270:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011274:	4632      	mov	r2, r6
 8011276:	463b      	mov	r3, r7
 8011278:	46c2      	mov	sl, r8
 801127a:	f108 38ff 	add.w	r8, r8, #4294967295
 801127e:	f7ef fbef 	bl	8000a60 <__aeabi_dcmpeq>
 8011282:	2800      	cmp	r0, #0
 8011284:	d1f4      	bne.n	8011270 <__ieee754_rem_pio2+0x3a0>
 8011286:	4b0f      	ldr	r3, [pc, #60]	@ (80112c4 <__ieee754_rem_pio2+0x3f4>)
 8011288:	9301      	str	r3, [sp, #4]
 801128a:	2302      	movs	r3, #2
 801128c:	9300      	str	r3, [sp, #0]
 801128e:	462a      	mov	r2, r5
 8011290:	4653      	mov	r3, sl
 8011292:	4621      	mov	r1, r4
 8011294:	a806      	add	r0, sp, #24
 8011296:	f000 fb5b 	bl	8011950 <__kernel_rem_pio2>
 801129a:	9b04      	ldr	r3, [sp, #16]
 801129c:	2b00      	cmp	r3, #0
 801129e:	4605      	mov	r5, r0
 80112a0:	f6bf ae53 	bge.w	8010f4a <__ieee754_rem_pio2+0x7a>
 80112a4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80112a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80112ac:	e9c4 2300 	strd	r2, r3, [r4]
 80112b0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80112b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80112b8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80112bc:	e740      	b.n	8011140 <__ieee754_rem_pio2+0x270>
 80112be:	bf00      	nop
 80112c0:	41700000 	.word	0x41700000
 80112c4:	08012788 	.word	0x08012788

080112c8 <fabs>:
 80112c8:	ec51 0b10 	vmov	r0, r1, d0
 80112cc:	4602      	mov	r2, r0
 80112ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80112d2:	ec43 2b10 	vmov	d0, r2, r3
 80112d6:	4770      	bx	lr

080112d8 <__kernel_cosf>:
 80112d8:	ee10 3a10 	vmov	r3, s0
 80112dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80112e0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80112e4:	eef0 6a40 	vmov.f32	s13, s0
 80112e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80112ec:	d204      	bcs.n	80112f8 <__kernel_cosf+0x20>
 80112ee:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80112f2:	ee17 2a90 	vmov	r2, s15
 80112f6:	b342      	cbz	r2, 801134a <__kernel_cosf+0x72>
 80112f8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80112fc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8011368 <__kernel_cosf+0x90>
 8011300:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801136c <__kernel_cosf+0x94>
 8011304:	4a1a      	ldr	r2, [pc, #104]	@ (8011370 <__kernel_cosf+0x98>)
 8011306:	eea7 6a27 	vfma.f32	s12, s14, s15
 801130a:	4293      	cmp	r3, r2
 801130c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011374 <__kernel_cosf+0x9c>
 8011310:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011314:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8011378 <__kernel_cosf+0xa0>
 8011318:	eea7 6a87 	vfma.f32	s12, s15, s14
 801131c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801137c <__kernel_cosf+0xa4>
 8011320:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011324:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8011380 <__kernel_cosf+0xa8>
 8011328:	eea7 6a87 	vfma.f32	s12, s15, s14
 801132c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8011330:	ee26 6a07 	vmul.f32	s12, s12, s14
 8011334:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011338:	eee7 0a06 	vfma.f32	s1, s14, s12
 801133c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011340:	d804      	bhi.n	801134c <__kernel_cosf+0x74>
 8011342:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011346:	ee30 0a67 	vsub.f32	s0, s0, s15
 801134a:	4770      	bx	lr
 801134c:	4a0d      	ldr	r2, [pc, #52]	@ (8011384 <__kernel_cosf+0xac>)
 801134e:	4293      	cmp	r3, r2
 8011350:	bf9a      	itte	ls
 8011352:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8011356:	ee07 3a10 	vmovls	s14, r3
 801135a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801135e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011362:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011366:	e7ec      	b.n	8011342 <__kernel_cosf+0x6a>
 8011368:	ad47d74e 	.word	0xad47d74e
 801136c:	310f74f6 	.word	0x310f74f6
 8011370:	3e999999 	.word	0x3e999999
 8011374:	b493f27c 	.word	0xb493f27c
 8011378:	37d00d01 	.word	0x37d00d01
 801137c:	bab60b61 	.word	0xbab60b61
 8011380:	3d2aaaab 	.word	0x3d2aaaab
 8011384:	3f480000 	.word	0x3f480000

08011388 <__kernel_sinf>:
 8011388:	ee10 3a10 	vmov	r3, s0
 801138c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011390:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8011394:	d204      	bcs.n	80113a0 <__kernel_sinf+0x18>
 8011396:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801139a:	ee17 3a90 	vmov	r3, s15
 801139e:	b35b      	cbz	r3, 80113f8 <__kernel_sinf+0x70>
 80113a0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80113a4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80113fc <__kernel_sinf+0x74>
 80113a8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8011400 <__kernel_sinf+0x78>
 80113ac:	eea7 6a27 	vfma.f32	s12, s14, s15
 80113b0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8011404 <__kernel_sinf+0x7c>
 80113b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80113b8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8011408 <__kernel_sinf+0x80>
 80113bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80113c0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801140c <__kernel_sinf+0x84>
 80113c4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80113c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80113cc:	b930      	cbnz	r0, 80113dc <__kernel_sinf+0x54>
 80113ce:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8011410 <__kernel_sinf+0x88>
 80113d2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80113d6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80113da:	4770      	bx	lr
 80113dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80113e0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80113e4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80113e8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80113ec:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8011414 <__kernel_sinf+0x8c>
 80113f0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80113f4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80113f8:	4770      	bx	lr
 80113fa:	bf00      	nop
 80113fc:	2f2ec9d3 	.word	0x2f2ec9d3
 8011400:	b2d72f34 	.word	0xb2d72f34
 8011404:	3638ef1b 	.word	0x3638ef1b
 8011408:	b9500d01 	.word	0xb9500d01
 801140c:	3c088889 	.word	0x3c088889
 8011410:	be2aaaab 	.word	0xbe2aaaab
 8011414:	3e2aaaab 	.word	0x3e2aaaab

08011418 <__ieee754_fmodf>:
 8011418:	b570      	push	{r4, r5, r6, lr}
 801141a:	ee10 6a90 	vmov	r6, s1
 801141e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011422:	1e5a      	subs	r2, r3, #1
 8011424:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8011428:	d206      	bcs.n	8011438 <__ieee754_fmodf+0x20>
 801142a:	ee10 4a10 	vmov	r4, s0
 801142e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8011432:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011436:	d304      	bcc.n	8011442 <__ieee754_fmodf+0x2a>
 8011438:	ee60 0a20 	vmul.f32	s1, s0, s1
 801143c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8011440:	bd70      	pop	{r4, r5, r6, pc}
 8011442:	4299      	cmp	r1, r3
 8011444:	dbfc      	blt.n	8011440 <__ieee754_fmodf+0x28>
 8011446:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 801144a:	d105      	bne.n	8011458 <__ieee754_fmodf+0x40>
 801144c:	4b32      	ldr	r3, [pc, #200]	@ (8011518 <__ieee754_fmodf+0x100>)
 801144e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8011452:	ed93 0a00 	vldr	s0, [r3]
 8011456:	e7f3      	b.n	8011440 <__ieee754_fmodf+0x28>
 8011458:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 801145c:	d146      	bne.n	80114ec <__ieee754_fmodf+0xd4>
 801145e:	020a      	lsls	r2, r1, #8
 8011460:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8011464:	2a00      	cmp	r2, #0
 8011466:	dc3e      	bgt.n	80114e6 <__ieee754_fmodf+0xce>
 8011468:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 801146c:	bf01      	itttt	eq
 801146e:	021a      	lsleq	r2, r3, #8
 8011470:	fab2 f282 	clzeq	r2, r2
 8011474:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8011478:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 801147c:	bf16      	itet	ne
 801147e:	15da      	asrne	r2, r3, #23
 8011480:	3282      	addeq	r2, #130	@ 0x82
 8011482:	3a7f      	subne	r2, #127	@ 0x7f
 8011484:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8011488:	bfbb      	ittet	lt
 801148a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 801148e:	1a24      	sublt	r4, r4, r0
 8011490:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8011494:	40a1      	lsllt	r1, r4
 8011496:	bfa8      	it	ge
 8011498:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 801149c:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80114a0:	bfb5      	itete	lt
 80114a2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80114a6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 80114aa:	1aa4      	sublt	r4, r4, r2
 80114ac:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 80114b0:	bfb8      	it	lt
 80114b2:	fa03 f404 	lsllt.w	r4, r3, r4
 80114b6:	1a80      	subs	r0, r0, r2
 80114b8:	1b0b      	subs	r3, r1, r4
 80114ba:	b9d0      	cbnz	r0, 80114f2 <__ieee754_fmodf+0xda>
 80114bc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80114c0:	bf28      	it	cs
 80114c2:	460b      	movcs	r3, r1
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d0c1      	beq.n	801144c <__ieee754_fmodf+0x34>
 80114c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80114cc:	db19      	blt.n	8011502 <__ieee754_fmodf+0xea>
 80114ce:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80114d2:	db19      	blt.n	8011508 <__ieee754_fmodf+0xf0>
 80114d4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80114d8:	327f      	adds	r2, #127	@ 0x7f
 80114da:	432b      	orrs	r3, r5
 80114dc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80114e0:	ee00 3a10 	vmov	s0, r3
 80114e4:	e7ac      	b.n	8011440 <__ieee754_fmodf+0x28>
 80114e6:	3801      	subs	r0, #1
 80114e8:	0052      	lsls	r2, r2, #1
 80114ea:	e7bb      	b.n	8011464 <__ieee754_fmodf+0x4c>
 80114ec:	15c8      	asrs	r0, r1, #23
 80114ee:	387f      	subs	r0, #127	@ 0x7f
 80114f0:	e7ba      	b.n	8011468 <__ieee754_fmodf+0x50>
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	da02      	bge.n	80114fc <__ieee754_fmodf+0xe4>
 80114f6:	0049      	lsls	r1, r1, #1
 80114f8:	3801      	subs	r0, #1
 80114fa:	e7dd      	b.n	80114b8 <__ieee754_fmodf+0xa0>
 80114fc:	d0a6      	beq.n	801144c <__ieee754_fmodf+0x34>
 80114fe:	0059      	lsls	r1, r3, #1
 8011500:	e7fa      	b.n	80114f8 <__ieee754_fmodf+0xe0>
 8011502:	005b      	lsls	r3, r3, #1
 8011504:	3a01      	subs	r2, #1
 8011506:	e7df      	b.n	80114c8 <__ieee754_fmodf+0xb0>
 8011508:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 801150c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8011510:	3282      	adds	r2, #130	@ 0x82
 8011512:	4113      	asrs	r3, r2
 8011514:	432b      	orrs	r3, r5
 8011516:	e7e3      	b.n	80114e0 <__ieee754_fmodf+0xc8>
 8011518:	08012890 	.word	0x08012890

0801151c <__ieee754_rem_pio2f>:
 801151c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801151e:	ee10 6a10 	vmov	r6, s0
 8011522:	4b88      	ldr	r3, [pc, #544]	@ (8011744 <__ieee754_rem_pio2f+0x228>)
 8011524:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8011528:	429d      	cmp	r5, r3
 801152a:	b087      	sub	sp, #28
 801152c:	4604      	mov	r4, r0
 801152e:	d805      	bhi.n	801153c <__ieee754_rem_pio2f+0x20>
 8011530:	2300      	movs	r3, #0
 8011532:	ed80 0a00 	vstr	s0, [r0]
 8011536:	6043      	str	r3, [r0, #4]
 8011538:	2000      	movs	r0, #0
 801153a:	e022      	b.n	8011582 <__ieee754_rem_pio2f+0x66>
 801153c:	4b82      	ldr	r3, [pc, #520]	@ (8011748 <__ieee754_rem_pio2f+0x22c>)
 801153e:	429d      	cmp	r5, r3
 8011540:	d83a      	bhi.n	80115b8 <__ieee754_rem_pio2f+0x9c>
 8011542:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011546:	2e00      	cmp	r6, #0
 8011548:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 801174c <__ieee754_rem_pio2f+0x230>
 801154c:	4a80      	ldr	r2, [pc, #512]	@ (8011750 <__ieee754_rem_pio2f+0x234>)
 801154e:	f023 030f 	bic.w	r3, r3, #15
 8011552:	dd18      	ble.n	8011586 <__ieee754_rem_pio2f+0x6a>
 8011554:	4293      	cmp	r3, r2
 8011556:	ee70 7a47 	vsub.f32	s15, s0, s14
 801155a:	bf09      	itett	eq
 801155c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8011754 <__ieee754_rem_pio2f+0x238>
 8011560:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8011758 <__ieee754_rem_pio2f+0x23c>
 8011564:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 801175c <__ieee754_rem_pio2f+0x240>
 8011568:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 801156c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8011570:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011574:	ed80 7a00 	vstr	s14, [r0]
 8011578:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801157c:	edc0 7a01 	vstr	s15, [r0, #4]
 8011580:	2001      	movs	r0, #1
 8011582:	b007      	add	sp, #28
 8011584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011586:	4293      	cmp	r3, r2
 8011588:	ee70 7a07 	vadd.f32	s15, s0, s14
 801158c:	bf09      	itett	eq
 801158e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8011754 <__ieee754_rem_pio2f+0x238>
 8011592:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8011758 <__ieee754_rem_pio2f+0x23c>
 8011596:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 801175c <__ieee754_rem_pio2f+0x240>
 801159a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801159e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80115a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80115a6:	ed80 7a00 	vstr	s14, [r0]
 80115aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115ae:	edc0 7a01 	vstr	s15, [r0, #4]
 80115b2:	f04f 30ff 	mov.w	r0, #4294967295
 80115b6:	e7e4      	b.n	8011582 <__ieee754_rem_pio2f+0x66>
 80115b8:	4b69      	ldr	r3, [pc, #420]	@ (8011760 <__ieee754_rem_pio2f+0x244>)
 80115ba:	429d      	cmp	r5, r3
 80115bc:	d873      	bhi.n	80116a6 <__ieee754_rem_pio2f+0x18a>
 80115be:	f000 f8dd 	bl	801177c <fabsf>
 80115c2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8011764 <__ieee754_rem_pio2f+0x248>
 80115c6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80115ca:	eee0 7a07 	vfma.f32	s15, s0, s14
 80115ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80115d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80115d6:	ee17 0a90 	vmov	r0, s15
 80115da:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801174c <__ieee754_rem_pio2f+0x230>
 80115de:	eea7 0a67 	vfms.f32	s0, s14, s15
 80115e2:	281f      	cmp	r0, #31
 80115e4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011758 <__ieee754_rem_pio2f+0x23c>
 80115e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115ec:	eeb1 6a47 	vneg.f32	s12, s14
 80115f0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80115f4:	ee16 1a90 	vmov	r1, s13
 80115f8:	dc09      	bgt.n	801160e <__ieee754_rem_pio2f+0xf2>
 80115fa:	4a5b      	ldr	r2, [pc, #364]	@ (8011768 <__ieee754_rem_pio2f+0x24c>)
 80115fc:	1e47      	subs	r7, r0, #1
 80115fe:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8011602:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8011606:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801160a:	4293      	cmp	r3, r2
 801160c:	d107      	bne.n	801161e <__ieee754_rem_pio2f+0x102>
 801160e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8011612:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8011616:	2a08      	cmp	r2, #8
 8011618:	ea4f 53e5 	mov.w	r3, r5, asr #23
 801161c:	dc14      	bgt.n	8011648 <__ieee754_rem_pio2f+0x12c>
 801161e:	6021      	str	r1, [r4, #0]
 8011620:	ed94 7a00 	vldr	s14, [r4]
 8011624:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011628:	2e00      	cmp	r6, #0
 801162a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801162e:	ed84 0a01 	vstr	s0, [r4, #4]
 8011632:	daa6      	bge.n	8011582 <__ieee754_rem_pio2f+0x66>
 8011634:	eeb1 7a47 	vneg.f32	s14, s14
 8011638:	eeb1 0a40 	vneg.f32	s0, s0
 801163c:	ed84 7a00 	vstr	s14, [r4]
 8011640:	ed84 0a01 	vstr	s0, [r4, #4]
 8011644:	4240      	negs	r0, r0
 8011646:	e79c      	b.n	8011582 <__ieee754_rem_pio2f+0x66>
 8011648:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8011754 <__ieee754_rem_pio2f+0x238>
 801164c:	eef0 6a40 	vmov.f32	s13, s0
 8011650:	eee6 6a25 	vfma.f32	s13, s12, s11
 8011654:	ee70 7a66 	vsub.f32	s15, s0, s13
 8011658:	eee6 7a25 	vfma.f32	s15, s12, s11
 801165c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801175c <__ieee754_rem_pio2f+0x240>
 8011660:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011664:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8011668:	ee15 2a90 	vmov	r2, s11
 801166c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8011670:	1a5b      	subs	r3, r3, r1
 8011672:	2b19      	cmp	r3, #25
 8011674:	dc04      	bgt.n	8011680 <__ieee754_rem_pio2f+0x164>
 8011676:	edc4 5a00 	vstr	s11, [r4]
 801167a:	eeb0 0a66 	vmov.f32	s0, s13
 801167e:	e7cf      	b.n	8011620 <__ieee754_rem_pio2f+0x104>
 8011680:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 801176c <__ieee754_rem_pio2f+0x250>
 8011684:	eeb0 0a66 	vmov.f32	s0, s13
 8011688:	eea6 0a25 	vfma.f32	s0, s12, s11
 801168c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8011690:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8011770 <__ieee754_rem_pio2f+0x254>
 8011694:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011698:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801169c:	ee30 7a67 	vsub.f32	s14, s0, s15
 80116a0:	ed84 7a00 	vstr	s14, [r4]
 80116a4:	e7bc      	b.n	8011620 <__ieee754_rem_pio2f+0x104>
 80116a6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80116aa:	d306      	bcc.n	80116ba <__ieee754_rem_pio2f+0x19e>
 80116ac:	ee70 7a40 	vsub.f32	s15, s0, s0
 80116b0:	edc0 7a01 	vstr	s15, [r0, #4]
 80116b4:	edc0 7a00 	vstr	s15, [r0]
 80116b8:	e73e      	b.n	8011538 <__ieee754_rem_pio2f+0x1c>
 80116ba:	15ea      	asrs	r2, r5, #23
 80116bc:	3a86      	subs	r2, #134	@ 0x86
 80116be:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80116c2:	ee07 3a90 	vmov	s15, r3
 80116c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80116ca:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8011774 <__ieee754_rem_pio2f+0x258>
 80116ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80116d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80116d6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80116da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80116de:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80116e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80116e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80116ea:	ed8d 7a04 	vstr	s14, [sp, #16]
 80116ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80116f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80116f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116fa:	edcd 7a05 	vstr	s15, [sp, #20]
 80116fe:	d11e      	bne.n	801173e <__ieee754_rem_pio2f+0x222>
 8011700:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011708:	bf0c      	ite	eq
 801170a:	2301      	moveq	r3, #1
 801170c:	2302      	movne	r3, #2
 801170e:	491a      	ldr	r1, [pc, #104]	@ (8011778 <__ieee754_rem_pio2f+0x25c>)
 8011710:	9101      	str	r1, [sp, #4]
 8011712:	2102      	movs	r1, #2
 8011714:	9100      	str	r1, [sp, #0]
 8011716:	a803      	add	r0, sp, #12
 8011718:	4621      	mov	r1, r4
 801171a:	f000 fc69 	bl	8011ff0 <__kernel_rem_pio2f>
 801171e:	2e00      	cmp	r6, #0
 8011720:	f6bf af2f 	bge.w	8011582 <__ieee754_rem_pio2f+0x66>
 8011724:	edd4 7a00 	vldr	s15, [r4]
 8011728:	eef1 7a67 	vneg.f32	s15, s15
 801172c:	edc4 7a00 	vstr	s15, [r4]
 8011730:	edd4 7a01 	vldr	s15, [r4, #4]
 8011734:	eef1 7a67 	vneg.f32	s15, s15
 8011738:	edc4 7a01 	vstr	s15, [r4, #4]
 801173c:	e782      	b.n	8011644 <__ieee754_rem_pio2f+0x128>
 801173e:	2303      	movs	r3, #3
 8011740:	e7e5      	b.n	801170e <__ieee754_rem_pio2f+0x1f2>
 8011742:	bf00      	nop
 8011744:	3f490fd8 	.word	0x3f490fd8
 8011748:	4016cbe3 	.word	0x4016cbe3
 801174c:	3fc90f80 	.word	0x3fc90f80
 8011750:	3fc90fd0 	.word	0x3fc90fd0
 8011754:	37354400 	.word	0x37354400
 8011758:	37354443 	.word	0x37354443
 801175c:	2e85a308 	.word	0x2e85a308
 8011760:	43490f80 	.word	0x43490f80
 8011764:	3f22f984 	.word	0x3f22f984
 8011768:	08012898 	.word	0x08012898
 801176c:	2e85a300 	.word	0x2e85a300
 8011770:	248d3132 	.word	0x248d3132
 8011774:	43800000 	.word	0x43800000
 8011778:	08012918 	.word	0x08012918

0801177c <fabsf>:
 801177c:	ee10 3a10 	vmov	r3, s0
 8011780:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011784:	ee00 3a10 	vmov	s0, r3
 8011788:	4770      	bx	lr
 801178a:	0000      	movs	r0, r0
 801178c:	0000      	movs	r0, r0
	...

08011790 <scalbn>:
 8011790:	b570      	push	{r4, r5, r6, lr}
 8011792:	ec55 4b10 	vmov	r4, r5, d0
 8011796:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801179a:	4606      	mov	r6, r0
 801179c:	462b      	mov	r3, r5
 801179e:	b991      	cbnz	r1, 80117c6 <scalbn+0x36>
 80117a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80117a4:	4323      	orrs	r3, r4
 80117a6:	d03b      	beq.n	8011820 <scalbn+0x90>
 80117a8:	4b33      	ldr	r3, [pc, #204]	@ (8011878 <scalbn+0xe8>)
 80117aa:	4620      	mov	r0, r4
 80117ac:	4629      	mov	r1, r5
 80117ae:	2200      	movs	r2, #0
 80117b0:	f7ee feee 	bl	8000590 <__aeabi_dmul>
 80117b4:	4b31      	ldr	r3, [pc, #196]	@ (801187c <scalbn+0xec>)
 80117b6:	429e      	cmp	r6, r3
 80117b8:	4604      	mov	r4, r0
 80117ba:	460d      	mov	r5, r1
 80117bc:	da0f      	bge.n	80117de <scalbn+0x4e>
 80117be:	a326      	add	r3, pc, #152	@ (adr r3, 8011858 <scalbn+0xc8>)
 80117c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117c4:	e01e      	b.n	8011804 <scalbn+0x74>
 80117c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80117ca:	4291      	cmp	r1, r2
 80117cc:	d10b      	bne.n	80117e6 <scalbn+0x56>
 80117ce:	4622      	mov	r2, r4
 80117d0:	4620      	mov	r0, r4
 80117d2:	4629      	mov	r1, r5
 80117d4:	f7ee fd26 	bl	8000224 <__adddf3>
 80117d8:	4604      	mov	r4, r0
 80117da:	460d      	mov	r5, r1
 80117dc:	e020      	b.n	8011820 <scalbn+0x90>
 80117de:	460b      	mov	r3, r1
 80117e0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80117e4:	3936      	subs	r1, #54	@ 0x36
 80117e6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80117ea:	4296      	cmp	r6, r2
 80117ec:	dd0d      	ble.n	801180a <scalbn+0x7a>
 80117ee:	2d00      	cmp	r5, #0
 80117f0:	a11b      	add	r1, pc, #108	@ (adr r1, 8011860 <scalbn+0xd0>)
 80117f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80117f6:	da02      	bge.n	80117fe <scalbn+0x6e>
 80117f8:	a11b      	add	r1, pc, #108	@ (adr r1, 8011868 <scalbn+0xd8>)
 80117fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80117fe:	a318      	add	r3, pc, #96	@ (adr r3, 8011860 <scalbn+0xd0>)
 8011800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011804:	f7ee fec4 	bl	8000590 <__aeabi_dmul>
 8011808:	e7e6      	b.n	80117d8 <scalbn+0x48>
 801180a:	1872      	adds	r2, r6, r1
 801180c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8011810:	428a      	cmp	r2, r1
 8011812:	dcec      	bgt.n	80117ee <scalbn+0x5e>
 8011814:	2a00      	cmp	r2, #0
 8011816:	dd06      	ble.n	8011826 <scalbn+0x96>
 8011818:	f36f 531e 	bfc	r3, #20, #11
 801181c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011820:	ec45 4b10 	vmov	d0, r4, r5
 8011824:	bd70      	pop	{r4, r5, r6, pc}
 8011826:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801182a:	da08      	bge.n	801183e <scalbn+0xae>
 801182c:	2d00      	cmp	r5, #0
 801182e:	a10a      	add	r1, pc, #40	@ (adr r1, 8011858 <scalbn+0xc8>)
 8011830:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011834:	dac3      	bge.n	80117be <scalbn+0x2e>
 8011836:	a10e      	add	r1, pc, #56	@ (adr r1, 8011870 <scalbn+0xe0>)
 8011838:	e9d1 0100 	ldrd	r0, r1, [r1]
 801183c:	e7bf      	b.n	80117be <scalbn+0x2e>
 801183e:	3236      	adds	r2, #54	@ 0x36
 8011840:	f36f 531e 	bfc	r3, #20, #11
 8011844:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011848:	4620      	mov	r0, r4
 801184a:	4b0d      	ldr	r3, [pc, #52]	@ (8011880 <scalbn+0xf0>)
 801184c:	4629      	mov	r1, r5
 801184e:	2200      	movs	r2, #0
 8011850:	e7d8      	b.n	8011804 <scalbn+0x74>
 8011852:	bf00      	nop
 8011854:	f3af 8000 	nop.w
 8011858:	c2f8f359 	.word	0xc2f8f359
 801185c:	01a56e1f 	.word	0x01a56e1f
 8011860:	8800759c 	.word	0x8800759c
 8011864:	7e37e43c 	.word	0x7e37e43c
 8011868:	8800759c 	.word	0x8800759c
 801186c:	fe37e43c 	.word	0xfe37e43c
 8011870:	c2f8f359 	.word	0xc2f8f359
 8011874:	81a56e1f 	.word	0x81a56e1f
 8011878:	43500000 	.word	0x43500000
 801187c:	ffff3cb0 	.word	0xffff3cb0
 8011880:	3c900000 	.word	0x3c900000

08011884 <scalbnf>:
 8011884:	ee10 3a10 	vmov	r3, s0
 8011888:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 801188c:	d02b      	beq.n	80118e6 <scalbnf+0x62>
 801188e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8011892:	d302      	bcc.n	801189a <scalbnf+0x16>
 8011894:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011898:	4770      	bx	lr
 801189a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801189e:	d123      	bne.n	80118e8 <scalbnf+0x64>
 80118a0:	4b24      	ldr	r3, [pc, #144]	@ (8011934 <scalbnf+0xb0>)
 80118a2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011938 <scalbnf+0xb4>
 80118a6:	4298      	cmp	r0, r3
 80118a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80118ac:	db17      	blt.n	80118de <scalbnf+0x5a>
 80118ae:	ee10 3a10 	vmov	r3, s0
 80118b2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80118b6:	3a19      	subs	r2, #25
 80118b8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80118bc:	4288      	cmp	r0, r1
 80118be:	dd15      	ble.n	80118ec <scalbnf+0x68>
 80118c0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 801193c <scalbnf+0xb8>
 80118c4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011940 <scalbnf+0xbc>
 80118c8:	ee10 3a10 	vmov	r3, s0
 80118cc:	eeb0 7a67 	vmov.f32	s14, s15
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	bfb8      	it	lt
 80118d4:	eef0 7a66 	vmovlt.f32	s15, s13
 80118d8:	ee27 0a87 	vmul.f32	s0, s15, s14
 80118dc:	4770      	bx	lr
 80118de:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011944 <scalbnf+0xc0>
 80118e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80118e6:	4770      	bx	lr
 80118e8:	0dd2      	lsrs	r2, r2, #23
 80118ea:	e7e5      	b.n	80118b8 <scalbnf+0x34>
 80118ec:	4410      	add	r0, r2
 80118ee:	28fe      	cmp	r0, #254	@ 0xfe
 80118f0:	dce6      	bgt.n	80118c0 <scalbnf+0x3c>
 80118f2:	2800      	cmp	r0, #0
 80118f4:	dd06      	ble.n	8011904 <scalbnf+0x80>
 80118f6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80118fa:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80118fe:	ee00 3a10 	vmov	s0, r3
 8011902:	4770      	bx	lr
 8011904:	f110 0f16 	cmn.w	r0, #22
 8011908:	da09      	bge.n	801191e <scalbnf+0x9a>
 801190a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011944 <scalbnf+0xc0>
 801190e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8011948 <scalbnf+0xc4>
 8011912:	ee10 3a10 	vmov	r3, s0
 8011916:	eeb0 7a67 	vmov.f32	s14, s15
 801191a:	2b00      	cmp	r3, #0
 801191c:	e7d9      	b.n	80118d2 <scalbnf+0x4e>
 801191e:	3019      	adds	r0, #25
 8011920:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011924:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011928:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801194c <scalbnf+0xc8>
 801192c:	ee07 3a90 	vmov	s15, r3
 8011930:	e7d7      	b.n	80118e2 <scalbnf+0x5e>
 8011932:	bf00      	nop
 8011934:	ffff3cb0 	.word	0xffff3cb0
 8011938:	4c000000 	.word	0x4c000000
 801193c:	7149f2ca 	.word	0x7149f2ca
 8011940:	f149f2ca 	.word	0xf149f2ca
 8011944:	0da24260 	.word	0x0da24260
 8011948:	8da24260 	.word	0x8da24260
 801194c:	33000000 	.word	0x33000000

08011950 <__kernel_rem_pio2>:
 8011950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011954:	ed2d 8b02 	vpush	{d8}
 8011958:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801195c:	f112 0f14 	cmn.w	r2, #20
 8011960:	9306      	str	r3, [sp, #24]
 8011962:	9104      	str	r1, [sp, #16]
 8011964:	4bc2      	ldr	r3, [pc, #776]	@ (8011c70 <__kernel_rem_pio2+0x320>)
 8011966:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8011968:	9008      	str	r0, [sp, #32]
 801196a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801196e:	9300      	str	r3, [sp, #0]
 8011970:	9b06      	ldr	r3, [sp, #24]
 8011972:	f103 33ff 	add.w	r3, r3, #4294967295
 8011976:	bfa8      	it	ge
 8011978:	1ed4      	subge	r4, r2, #3
 801197a:	9305      	str	r3, [sp, #20]
 801197c:	bfb2      	itee	lt
 801197e:	2400      	movlt	r4, #0
 8011980:	2318      	movge	r3, #24
 8011982:	fb94 f4f3 	sdivge	r4, r4, r3
 8011986:	f06f 0317 	mvn.w	r3, #23
 801198a:	fb04 3303 	mla	r3, r4, r3, r3
 801198e:	eb03 0b02 	add.w	fp, r3, r2
 8011992:	9b00      	ldr	r3, [sp, #0]
 8011994:	9a05      	ldr	r2, [sp, #20]
 8011996:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8011c60 <__kernel_rem_pio2+0x310>
 801199a:	eb03 0802 	add.w	r8, r3, r2
 801199e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80119a0:	1aa7      	subs	r7, r4, r2
 80119a2:	ae20      	add	r6, sp, #128	@ 0x80
 80119a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80119a8:	2500      	movs	r5, #0
 80119aa:	4545      	cmp	r5, r8
 80119ac:	dd12      	ble.n	80119d4 <__kernel_rem_pio2+0x84>
 80119ae:	9b06      	ldr	r3, [sp, #24]
 80119b0:	aa20      	add	r2, sp, #128	@ 0x80
 80119b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80119b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80119ba:	2700      	movs	r7, #0
 80119bc:	9b00      	ldr	r3, [sp, #0]
 80119be:	429f      	cmp	r7, r3
 80119c0:	dc2e      	bgt.n	8011a20 <__kernel_rem_pio2+0xd0>
 80119c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8011c60 <__kernel_rem_pio2+0x310>
 80119c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80119ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 80119ce:	46a8      	mov	r8, r5
 80119d0:	2600      	movs	r6, #0
 80119d2:	e01b      	b.n	8011a0c <__kernel_rem_pio2+0xbc>
 80119d4:	42ef      	cmn	r7, r5
 80119d6:	d407      	bmi.n	80119e8 <__kernel_rem_pio2+0x98>
 80119d8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80119dc:	f7ee fd6e 	bl	80004bc <__aeabi_i2d>
 80119e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80119e4:	3501      	adds	r5, #1
 80119e6:	e7e0      	b.n	80119aa <__kernel_rem_pio2+0x5a>
 80119e8:	ec51 0b18 	vmov	r0, r1, d8
 80119ec:	e7f8      	b.n	80119e0 <__kernel_rem_pio2+0x90>
 80119ee:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80119f2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80119f6:	f7ee fdcb 	bl	8000590 <__aeabi_dmul>
 80119fa:	4602      	mov	r2, r0
 80119fc:	460b      	mov	r3, r1
 80119fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011a02:	f7ee fc0f 	bl	8000224 <__adddf3>
 8011a06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011a0a:	3601      	adds	r6, #1
 8011a0c:	9b05      	ldr	r3, [sp, #20]
 8011a0e:	429e      	cmp	r6, r3
 8011a10:	dded      	ble.n	80119ee <__kernel_rem_pio2+0x9e>
 8011a12:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011a16:	3701      	adds	r7, #1
 8011a18:	ecaa 7b02 	vstmia	sl!, {d7}
 8011a1c:	3508      	adds	r5, #8
 8011a1e:	e7cd      	b.n	80119bc <__kernel_rem_pio2+0x6c>
 8011a20:	9b00      	ldr	r3, [sp, #0]
 8011a22:	f8dd 8000 	ldr.w	r8, [sp]
 8011a26:	aa0c      	add	r2, sp, #48	@ 0x30
 8011a28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011a2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a2e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8011a30:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a36:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8011a3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011a3c:	ab98      	add	r3, sp, #608	@ 0x260
 8011a3e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011a42:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8011a46:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011a4a:	ac0c      	add	r4, sp, #48	@ 0x30
 8011a4c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8011a4e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8011a52:	46a1      	mov	r9, r4
 8011a54:	46c2      	mov	sl, r8
 8011a56:	f1ba 0f00 	cmp.w	sl, #0
 8011a5a:	dc77      	bgt.n	8011b4c <__kernel_rem_pio2+0x1fc>
 8011a5c:	4658      	mov	r0, fp
 8011a5e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8011a62:	f7ff fe95 	bl	8011790 <scalbn>
 8011a66:	ec57 6b10 	vmov	r6, r7, d0
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011a70:	4630      	mov	r0, r6
 8011a72:	4639      	mov	r1, r7
 8011a74:	f7ee fd8c 	bl	8000590 <__aeabi_dmul>
 8011a78:	ec41 0b10 	vmov	d0, r0, r1
 8011a7c:	f000 fd20 	bl	80124c0 <floor>
 8011a80:	4b7c      	ldr	r3, [pc, #496]	@ (8011c74 <__kernel_rem_pio2+0x324>)
 8011a82:	ec51 0b10 	vmov	r0, r1, d0
 8011a86:	2200      	movs	r2, #0
 8011a88:	f7ee fd82 	bl	8000590 <__aeabi_dmul>
 8011a8c:	4602      	mov	r2, r0
 8011a8e:	460b      	mov	r3, r1
 8011a90:	4630      	mov	r0, r6
 8011a92:	4639      	mov	r1, r7
 8011a94:	f7ee fbc4 	bl	8000220 <__aeabi_dsub>
 8011a98:	460f      	mov	r7, r1
 8011a9a:	4606      	mov	r6, r0
 8011a9c:	f7ef f812 	bl	8000ac4 <__aeabi_d2iz>
 8011aa0:	9002      	str	r0, [sp, #8]
 8011aa2:	f7ee fd0b 	bl	80004bc <__aeabi_i2d>
 8011aa6:	4602      	mov	r2, r0
 8011aa8:	460b      	mov	r3, r1
 8011aaa:	4630      	mov	r0, r6
 8011aac:	4639      	mov	r1, r7
 8011aae:	f7ee fbb7 	bl	8000220 <__aeabi_dsub>
 8011ab2:	f1bb 0f00 	cmp.w	fp, #0
 8011ab6:	4606      	mov	r6, r0
 8011ab8:	460f      	mov	r7, r1
 8011aba:	dd6c      	ble.n	8011b96 <__kernel_rem_pio2+0x246>
 8011abc:	f108 31ff 	add.w	r1, r8, #4294967295
 8011ac0:	ab0c      	add	r3, sp, #48	@ 0x30
 8011ac2:	9d02      	ldr	r5, [sp, #8]
 8011ac4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011ac8:	f1cb 0018 	rsb	r0, fp, #24
 8011acc:	fa43 f200 	asr.w	r2, r3, r0
 8011ad0:	4415      	add	r5, r2
 8011ad2:	4082      	lsls	r2, r0
 8011ad4:	1a9b      	subs	r3, r3, r2
 8011ad6:	aa0c      	add	r2, sp, #48	@ 0x30
 8011ad8:	9502      	str	r5, [sp, #8]
 8011ada:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8011ade:	f1cb 0217 	rsb	r2, fp, #23
 8011ae2:	fa43 f902 	asr.w	r9, r3, r2
 8011ae6:	f1b9 0f00 	cmp.w	r9, #0
 8011aea:	dd64      	ble.n	8011bb6 <__kernel_rem_pio2+0x266>
 8011aec:	9b02      	ldr	r3, [sp, #8]
 8011aee:	2200      	movs	r2, #0
 8011af0:	3301      	adds	r3, #1
 8011af2:	9302      	str	r3, [sp, #8]
 8011af4:	4615      	mov	r5, r2
 8011af6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8011afa:	4590      	cmp	r8, r2
 8011afc:	f300 80a1 	bgt.w	8011c42 <__kernel_rem_pio2+0x2f2>
 8011b00:	f1bb 0f00 	cmp.w	fp, #0
 8011b04:	dd07      	ble.n	8011b16 <__kernel_rem_pio2+0x1c6>
 8011b06:	f1bb 0f01 	cmp.w	fp, #1
 8011b0a:	f000 80c1 	beq.w	8011c90 <__kernel_rem_pio2+0x340>
 8011b0e:	f1bb 0f02 	cmp.w	fp, #2
 8011b12:	f000 80c8 	beq.w	8011ca6 <__kernel_rem_pio2+0x356>
 8011b16:	f1b9 0f02 	cmp.w	r9, #2
 8011b1a:	d14c      	bne.n	8011bb6 <__kernel_rem_pio2+0x266>
 8011b1c:	4632      	mov	r2, r6
 8011b1e:	463b      	mov	r3, r7
 8011b20:	4955      	ldr	r1, [pc, #340]	@ (8011c78 <__kernel_rem_pio2+0x328>)
 8011b22:	2000      	movs	r0, #0
 8011b24:	f7ee fb7c 	bl	8000220 <__aeabi_dsub>
 8011b28:	4606      	mov	r6, r0
 8011b2a:	460f      	mov	r7, r1
 8011b2c:	2d00      	cmp	r5, #0
 8011b2e:	d042      	beq.n	8011bb6 <__kernel_rem_pio2+0x266>
 8011b30:	4658      	mov	r0, fp
 8011b32:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8011c68 <__kernel_rem_pio2+0x318>
 8011b36:	f7ff fe2b 	bl	8011790 <scalbn>
 8011b3a:	4630      	mov	r0, r6
 8011b3c:	4639      	mov	r1, r7
 8011b3e:	ec53 2b10 	vmov	r2, r3, d0
 8011b42:	f7ee fb6d 	bl	8000220 <__aeabi_dsub>
 8011b46:	4606      	mov	r6, r0
 8011b48:	460f      	mov	r7, r1
 8011b4a:	e034      	b.n	8011bb6 <__kernel_rem_pio2+0x266>
 8011b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8011c7c <__kernel_rem_pio2+0x32c>)
 8011b4e:	2200      	movs	r2, #0
 8011b50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b54:	f7ee fd1c 	bl	8000590 <__aeabi_dmul>
 8011b58:	f7ee ffb4 	bl	8000ac4 <__aeabi_d2iz>
 8011b5c:	f7ee fcae 	bl	80004bc <__aeabi_i2d>
 8011b60:	4b47      	ldr	r3, [pc, #284]	@ (8011c80 <__kernel_rem_pio2+0x330>)
 8011b62:	2200      	movs	r2, #0
 8011b64:	4606      	mov	r6, r0
 8011b66:	460f      	mov	r7, r1
 8011b68:	f7ee fd12 	bl	8000590 <__aeabi_dmul>
 8011b6c:	4602      	mov	r2, r0
 8011b6e:	460b      	mov	r3, r1
 8011b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b74:	f7ee fb54 	bl	8000220 <__aeabi_dsub>
 8011b78:	f7ee ffa4 	bl	8000ac4 <__aeabi_d2iz>
 8011b7c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011b80:	f849 0b04 	str.w	r0, [r9], #4
 8011b84:	4639      	mov	r1, r7
 8011b86:	4630      	mov	r0, r6
 8011b88:	f7ee fb4c 	bl	8000224 <__adddf3>
 8011b8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b94:	e75f      	b.n	8011a56 <__kernel_rem_pio2+0x106>
 8011b96:	d107      	bne.n	8011ba8 <__kernel_rem_pio2+0x258>
 8011b98:	f108 33ff 	add.w	r3, r8, #4294967295
 8011b9c:	aa0c      	add	r2, sp, #48	@ 0x30
 8011b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011ba2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8011ba6:	e79e      	b.n	8011ae6 <__kernel_rem_pio2+0x196>
 8011ba8:	4b36      	ldr	r3, [pc, #216]	@ (8011c84 <__kernel_rem_pio2+0x334>)
 8011baa:	2200      	movs	r2, #0
 8011bac:	f7ee ff76 	bl	8000a9c <__aeabi_dcmpge>
 8011bb0:	2800      	cmp	r0, #0
 8011bb2:	d143      	bne.n	8011c3c <__kernel_rem_pio2+0x2ec>
 8011bb4:	4681      	mov	r9, r0
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	2300      	movs	r3, #0
 8011bba:	4630      	mov	r0, r6
 8011bbc:	4639      	mov	r1, r7
 8011bbe:	f7ee ff4f 	bl	8000a60 <__aeabi_dcmpeq>
 8011bc2:	2800      	cmp	r0, #0
 8011bc4:	f000 80c1 	beq.w	8011d4a <__kernel_rem_pio2+0x3fa>
 8011bc8:	f108 33ff 	add.w	r3, r8, #4294967295
 8011bcc:	2200      	movs	r2, #0
 8011bce:	9900      	ldr	r1, [sp, #0]
 8011bd0:	428b      	cmp	r3, r1
 8011bd2:	da70      	bge.n	8011cb6 <__kernel_rem_pio2+0x366>
 8011bd4:	2a00      	cmp	r2, #0
 8011bd6:	f000 808b 	beq.w	8011cf0 <__kernel_rem_pio2+0x3a0>
 8011bda:	f108 38ff 	add.w	r8, r8, #4294967295
 8011bde:	ab0c      	add	r3, sp, #48	@ 0x30
 8011be0:	f1ab 0b18 	sub.w	fp, fp, #24
 8011be4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d0f6      	beq.n	8011bda <__kernel_rem_pio2+0x28a>
 8011bec:	4658      	mov	r0, fp
 8011bee:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8011c68 <__kernel_rem_pio2+0x318>
 8011bf2:	f7ff fdcd 	bl	8011790 <scalbn>
 8011bf6:	f108 0301 	add.w	r3, r8, #1
 8011bfa:	00da      	lsls	r2, r3, #3
 8011bfc:	9205      	str	r2, [sp, #20]
 8011bfe:	ec55 4b10 	vmov	r4, r5, d0
 8011c02:	aa70      	add	r2, sp, #448	@ 0x1c0
 8011c04:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8011c7c <__kernel_rem_pio2+0x32c>
 8011c08:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8011c0c:	4646      	mov	r6, r8
 8011c0e:	f04f 0a00 	mov.w	sl, #0
 8011c12:	2e00      	cmp	r6, #0
 8011c14:	f280 80d1 	bge.w	8011dba <__kernel_rem_pio2+0x46a>
 8011c18:	4644      	mov	r4, r8
 8011c1a:	2c00      	cmp	r4, #0
 8011c1c:	f2c0 80ff 	blt.w	8011e1e <__kernel_rem_pio2+0x4ce>
 8011c20:	4b19      	ldr	r3, [pc, #100]	@ (8011c88 <__kernel_rem_pio2+0x338>)
 8011c22:	461f      	mov	r7, r3
 8011c24:	ab70      	add	r3, sp, #448	@ 0x1c0
 8011c26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c2a:	9306      	str	r3, [sp, #24]
 8011c2c:	f04f 0a00 	mov.w	sl, #0
 8011c30:	f04f 0b00 	mov.w	fp, #0
 8011c34:	2600      	movs	r6, #0
 8011c36:	eba8 0504 	sub.w	r5, r8, r4
 8011c3a:	e0e4      	b.n	8011e06 <__kernel_rem_pio2+0x4b6>
 8011c3c:	f04f 0902 	mov.w	r9, #2
 8011c40:	e754      	b.n	8011aec <__kernel_rem_pio2+0x19c>
 8011c42:	f854 3b04 	ldr.w	r3, [r4], #4
 8011c46:	bb0d      	cbnz	r5, 8011c8c <__kernel_rem_pio2+0x33c>
 8011c48:	b123      	cbz	r3, 8011c54 <__kernel_rem_pio2+0x304>
 8011c4a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8011c4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c52:	2301      	movs	r3, #1
 8011c54:	3201      	adds	r2, #1
 8011c56:	461d      	mov	r5, r3
 8011c58:	e74f      	b.n	8011afa <__kernel_rem_pio2+0x1aa>
 8011c5a:	bf00      	nop
 8011c5c:	f3af 8000 	nop.w
	...
 8011c6c:	3ff00000 	.word	0x3ff00000
 8011c70:	08012c70 	.word	0x08012c70
 8011c74:	40200000 	.word	0x40200000
 8011c78:	3ff00000 	.word	0x3ff00000
 8011c7c:	3e700000 	.word	0x3e700000
 8011c80:	41700000 	.word	0x41700000
 8011c84:	3fe00000 	.word	0x3fe00000
 8011c88:	08012c30 	.word	0x08012c30
 8011c8c:	1acb      	subs	r3, r1, r3
 8011c8e:	e7de      	b.n	8011c4e <__kernel_rem_pio2+0x2fe>
 8011c90:	f108 32ff 	add.w	r2, r8, #4294967295
 8011c94:	ab0c      	add	r3, sp, #48	@ 0x30
 8011c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c9a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011c9e:	a90c      	add	r1, sp, #48	@ 0x30
 8011ca0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011ca4:	e737      	b.n	8011b16 <__kernel_rem_pio2+0x1c6>
 8011ca6:	f108 32ff 	add.w	r2, r8, #4294967295
 8011caa:	ab0c      	add	r3, sp, #48	@ 0x30
 8011cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cb0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011cb4:	e7f3      	b.n	8011c9e <__kernel_rem_pio2+0x34e>
 8011cb6:	a90c      	add	r1, sp, #48	@ 0x30
 8011cb8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011cbc:	3b01      	subs	r3, #1
 8011cbe:	430a      	orrs	r2, r1
 8011cc0:	e785      	b.n	8011bce <__kernel_rem_pio2+0x27e>
 8011cc2:	3401      	adds	r4, #1
 8011cc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011cc8:	2a00      	cmp	r2, #0
 8011cca:	d0fa      	beq.n	8011cc2 <__kernel_rem_pio2+0x372>
 8011ccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011cce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011cd2:	eb0d 0503 	add.w	r5, sp, r3
 8011cd6:	9b06      	ldr	r3, [sp, #24]
 8011cd8:	aa20      	add	r2, sp, #128	@ 0x80
 8011cda:	4443      	add	r3, r8
 8011cdc:	f108 0701 	add.w	r7, r8, #1
 8011ce0:	3d98      	subs	r5, #152	@ 0x98
 8011ce2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8011ce6:	4444      	add	r4, r8
 8011ce8:	42bc      	cmp	r4, r7
 8011cea:	da04      	bge.n	8011cf6 <__kernel_rem_pio2+0x3a6>
 8011cec:	46a0      	mov	r8, r4
 8011cee:	e6a2      	b.n	8011a36 <__kernel_rem_pio2+0xe6>
 8011cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011cf2:	2401      	movs	r4, #1
 8011cf4:	e7e6      	b.n	8011cc4 <__kernel_rem_pio2+0x374>
 8011cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cf8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8011cfc:	f7ee fbde 	bl	80004bc <__aeabi_i2d>
 8011d00:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8011fc0 <__kernel_rem_pio2+0x670>
 8011d04:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011d08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011d0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011d10:	46b2      	mov	sl, r6
 8011d12:	f04f 0800 	mov.w	r8, #0
 8011d16:	9b05      	ldr	r3, [sp, #20]
 8011d18:	4598      	cmp	r8, r3
 8011d1a:	dd05      	ble.n	8011d28 <__kernel_rem_pio2+0x3d8>
 8011d1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011d20:	3701      	adds	r7, #1
 8011d22:	eca5 7b02 	vstmia	r5!, {d7}
 8011d26:	e7df      	b.n	8011ce8 <__kernel_rem_pio2+0x398>
 8011d28:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8011d2c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8011d30:	f7ee fc2e 	bl	8000590 <__aeabi_dmul>
 8011d34:	4602      	mov	r2, r0
 8011d36:	460b      	mov	r3, r1
 8011d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d3c:	f7ee fa72 	bl	8000224 <__adddf3>
 8011d40:	f108 0801 	add.w	r8, r8, #1
 8011d44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d48:	e7e5      	b.n	8011d16 <__kernel_rem_pio2+0x3c6>
 8011d4a:	f1cb 0000 	rsb	r0, fp, #0
 8011d4e:	ec47 6b10 	vmov	d0, r6, r7
 8011d52:	f7ff fd1d 	bl	8011790 <scalbn>
 8011d56:	ec55 4b10 	vmov	r4, r5, d0
 8011d5a:	4b9b      	ldr	r3, [pc, #620]	@ (8011fc8 <__kernel_rem_pio2+0x678>)
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	4620      	mov	r0, r4
 8011d60:	4629      	mov	r1, r5
 8011d62:	f7ee fe9b 	bl	8000a9c <__aeabi_dcmpge>
 8011d66:	b300      	cbz	r0, 8011daa <__kernel_rem_pio2+0x45a>
 8011d68:	4b98      	ldr	r3, [pc, #608]	@ (8011fcc <__kernel_rem_pio2+0x67c>)
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	4620      	mov	r0, r4
 8011d6e:	4629      	mov	r1, r5
 8011d70:	f7ee fc0e 	bl	8000590 <__aeabi_dmul>
 8011d74:	f7ee fea6 	bl	8000ac4 <__aeabi_d2iz>
 8011d78:	4606      	mov	r6, r0
 8011d7a:	f7ee fb9f 	bl	80004bc <__aeabi_i2d>
 8011d7e:	4b92      	ldr	r3, [pc, #584]	@ (8011fc8 <__kernel_rem_pio2+0x678>)
 8011d80:	2200      	movs	r2, #0
 8011d82:	f7ee fc05 	bl	8000590 <__aeabi_dmul>
 8011d86:	460b      	mov	r3, r1
 8011d88:	4602      	mov	r2, r0
 8011d8a:	4629      	mov	r1, r5
 8011d8c:	4620      	mov	r0, r4
 8011d8e:	f7ee fa47 	bl	8000220 <__aeabi_dsub>
 8011d92:	f7ee fe97 	bl	8000ac4 <__aeabi_d2iz>
 8011d96:	ab0c      	add	r3, sp, #48	@ 0x30
 8011d98:	f10b 0b18 	add.w	fp, fp, #24
 8011d9c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011da0:	f108 0801 	add.w	r8, r8, #1
 8011da4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8011da8:	e720      	b.n	8011bec <__kernel_rem_pio2+0x29c>
 8011daa:	4620      	mov	r0, r4
 8011dac:	4629      	mov	r1, r5
 8011dae:	f7ee fe89 	bl	8000ac4 <__aeabi_d2iz>
 8011db2:	ab0c      	add	r3, sp, #48	@ 0x30
 8011db4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011db8:	e718      	b.n	8011bec <__kernel_rem_pio2+0x29c>
 8011dba:	ab0c      	add	r3, sp, #48	@ 0x30
 8011dbc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011dc0:	f7ee fb7c 	bl	80004bc <__aeabi_i2d>
 8011dc4:	4622      	mov	r2, r4
 8011dc6:	462b      	mov	r3, r5
 8011dc8:	f7ee fbe2 	bl	8000590 <__aeabi_dmul>
 8011dcc:	4652      	mov	r2, sl
 8011dce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8011dd2:	465b      	mov	r3, fp
 8011dd4:	4620      	mov	r0, r4
 8011dd6:	4629      	mov	r1, r5
 8011dd8:	f7ee fbda 	bl	8000590 <__aeabi_dmul>
 8011ddc:	3e01      	subs	r6, #1
 8011dde:	4604      	mov	r4, r0
 8011de0:	460d      	mov	r5, r1
 8011de2:	e716      	b.n	8011c12 <__kernel_rem_pio2+0x2c2>
 8011de4:	9906      	ldr	r1, [sp, #24]
 8011de6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8011dea:	9106      	str	r1, [sp, #24]
 8011dec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8011df0:	f7ee fbce 	bl	8000590 <__aeabi_dmul>
 8011df4:	4602      	mov	r2, r0
 8011df6:	460b      	mov	r3, r1
 8011df8:	4650      	mov	r0, sl
 8011dfa:	4659      	mov	r1, fp
 8011dfc:	f7ee fa12 	bl	8000224 <__adddf3>
 8011e00:	3601      	adds	r6, #1
 8011e02:	4682      	mov	sl, r0
 8011e04:	468b      	mov	fp, r1
 8011e06:	9b00      	ldr	r3, [sp, #0]
 8011e08:	429e      	cmp	r6, r3
 8011e0a:	dc01      	bgt.n	8011e10 <__kernel_rem_pio2+0x4c0>
 8011e0c:	42ae      	cmp	r6, r5
 8011e0e:	dde9      	ble.n	8011de4 <__kernel_rem_pio2+0x494>
 8011e10:	ab48      	add	r3, sp, #288	@ 0x120
 8011e12:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8011e16:	e9c5 ab00 	strd	sl, fp, [r5]
 8011e1a:	3c01      	subs	r4, #1
 8011e1c:	e6fd      	b.n	8011c1a <__kernel_rem_pio2+0x2ca>
 8011e1e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8011e20:	2b02      	cmp	r3, #2
 8011e22:	dc0b      	bgt.n	8011e3c <__kernel_rem_pio2+0x4ec>
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	dc35      	bgt.n	8011e94 <__kernel_rem_pio2+0x544>
 8011e28:	d059      	beq.n	8011ede <__kernel_rem_pio2+0x58e>
 8011e2a:	9b02      	ldr	r3, [sp, #8]
 8011e2c:	f003 0007 	and.w	r0, r3, #7
 8011e30:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8011e34:	ecbd 8b02 	vpop	{d8}
 8011e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e3c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8011e3e:	2b03      	cmp	r3, #3
 8011e40:	d1f3      	bne.n	8011e2a <__kernel_rem_pio2+0x4da>
 8011e42:	9b05      	ldr	r3, [sp, #20]
 8011e44:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011e48:	eb0d 0403 	add.w	r4, sp, r3
 8011e4c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8011e50:	4625      	mov	r5, r4
 8011e52:	46c2      	mov	sl, r8
 8011e54:	f1ba 0f00 	cmp.w	sl, #0
 8011e58:	dc69      	bgt.n	8011f2e <__kernel_rem_pio2+0x5de>
 8011e5a:	4645      	mov	r5, r8
 8011e5c:	2d01      	cmp	r5, #1
 8011e5e:	f300 8087 	bgt.w	8011f70 <__kernel_rem_pio2+0x620>
 8011e62:	9c05      	ldr	r4, [sp, #20]
 8011e64:	ab48      	add	r3, sp, #288	@ 0x120
 8011e66:	441c      	add	r4, r3
 8011e68:	2000      	movs	r0, #0
 8011e6a:	2100      	movs	r1, #0
 8011e6c:	f1b8 0f01 	cmp.w	r8, #1
 8011e70:	f300 809c 	bgt.w	8011fac <__kernel_rem_pio2+0x65c>
 8011e74:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8011e78:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8011e7c:	f1b9 0f00 	cmp.w	r9, #0
 8011e80:	f040 80a6 	bne.w	8011fd0 <__kernel_rem_pio2+0x680>
 8011e84:	9b04      	ldr	r3, [sp, #16]
 8011e86:	e9c3 5600 	strd	r5, r6, [r3]
 8011e8a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8011e8e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8011e92:	e7ca      	b.n	8011e2a <__kernel_rem_pio2+0x4da>
 8011e94:	9d05      	ldr	r5, [sp, #20]
 8011e96:	ab48      	add	r3, sp, #288	@ 0x120
 8011e98:	441d      	add	r5, r3
 8011e9a:	4644      	mov	r4, r8
 8011e9c:	2000      	movs	r0, #0
 8011e9e:	2100      	movs	r1, #0
 8011ea0:	2c00      	cmp	r4, #0
 8011ea2:	da35      	bge.n	8011f10 <__kernel_rem_pio2+0x5c0>
 8011ea4:	f1b9 0f00 	cmp.w	r9, #0
 8011ea8:	d038      	beq.n	8011f1c <__kernel_rem_pio2+0x5cc>
 8011eaa:	4602      	mov	r2, r0
 8011eac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011eb0:	9c04      	ldr	r4, [sp, #16]
 8011eb2:	e9c4 2300 	strd	r2, r3, [r4]
 8011eb6:	4602      	mov	r2, r0
 8011eb8:	460b      	mov	r3, r1
 8011eba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8011ebe:	f7ee f9af 	bl	8000220 <__aeabi_dsub>
 8011ec2:	ad4a      	add	r5, sp, #296	@ 0x128
 8011ec4:	2401      	movs	r4, #1
 8011ec6:	45a0      	cmp	r8, r4
 8011ec8:	da2b      	bge.n	8011f22 <__kernel_rem_pio2+0x5d2>
 8011eca:	f1b9 0f00 	cmp.w	r9, #0
 8011ece:	d002      	beq.n	8011ed6 <__kernel_rem_pio2+0x586>
 8011ed0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011ed4:	4619      	mov	r1, r3
 8011ed6:	9b04      	ldr	r3, [sp, #16]
 8011ed8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011edc:	e7a5      	b.n	8011e2a <__kernel_rem_pio2+0x4da>
 8011ede:	9c05      	ldr	r4, [sp, #20]
 8011ee0:	ab48      	add	r3, sp, #288	@ 0x120
 8011ee2:	441c      	add	r4, r3
 8011ee4:	2000      	movs	r0, #0
 8011ee6:	2100      	movs	r1, #0
 8011ee8:	f1b8 0f00 	cmp.w	r8, #0
 8011eec:	da09      	bge.n	8011f02 <__kernel_rem_pio2+0x5b2>
 8011eee:	f1b9 0f00 	cmp.w	r9, #0
 8011ef2:	d002      	beq.n	8011efa <__kernel_rem_pio2+0x5aa>
 8011ef4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011ef8:	4619      	mov	r1, r3
 8011efa:	9b04      	ldr	r3, [sp, #16]
 8011efc:	e9c3 0100 	strd	r0, r1, [r3]
 8011f00:	e793      	b.n	8011e2a <__kernel_rem_pio2+0x4da>
 8011f02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011f06:	f7ee f98d 	bl	8000224 <__adddf3>
 8011f0a:	f108 38ff 	add.w	r8, r8, #4294967295
 8011f0e:	e7eb      	b.n	8011ee8 <__kernel_rem_pio2+0x598>
 8011f10:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011f14:	f7ee f986 	bl	8000224 <__adddf3>
 8011f18:	3c01      	subs	r4, #1
 8011f1a:	e7c1      	b.n	8011ea0 <__kernel_rem_pio2+0x550>
 8011f1c:	4602      	mov	r2, r0
 8011f1e:	460b      	mov	r3, r1
 8011f20:	e7c6      	b.n	8011eb0 <__kernel_rem_pio2+0x560>
 8011f22:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8011f26:	f7ee f97d 	bl	8000224 <__adddf3>
 8011f2a:	3401      	adds	r4, #1
 8011f2c:	e7cb      	b.n	8011ec6 <__kernel_rem_pio2+0x576>
 8011f2e:	ed35 7b02 	vldmdb	r5!, {d7}
 8011f32:	ed8d 7b00 	vstr	d7, [sp]
 8011f36:	ed95 7b02 	vldr	d7, [r5, #8]
 8011f3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f3e:	ec53 2b17 	vmov	r2, r3, d7
 8011f42:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011f46:	f7ee f96d 	bl	8000224 <__adddf3>
 8011f4a:	4602      	mov	r2, r0
 8011f4c:	460b      	mov	r3, r1
 8011f4e:	4606      	mov	r6, r0
 8011f50:	460f      	mov	r7, r1
 8011f52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f56:	f7ee f963 	bl	8000220 <__aeabi_dsub>
 8011f5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011f5e:	f7ee f961 	bl	8000224 <__adddf3>
 8011f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011f66:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8011f6a:	e9c5 6700 	strd	r6, r7, [r5]
 8011f6e:	e771      	b.n	8011e54 <__kernel_rem_pio2+0x504>
 8011f70:	ed34 7b02 	vldmdb	r4!, {d7}
 8011f74:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8011f78:	ec51 0b17 	vmov	r0, r1, d7
 8011f7c:	4652      	mov	r2, sl
 8011f7e:	465b      	mov	r3, fp
 8011f80:	ed8d 7b00 	vstr	d7, [sp]
 8011f84:	f7ee f94e 	bl	8000224 <__adddf3>
 8011f88:	4602      	mov	r2, r0
 8011f8a:	460b      	mov	r3, r1
 8011f8c:	4606      	mov	r6, r0
 8011f8e:	460f      	mov	r7, r1
 8011f90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f94:	f7ee f944 	bl	8000220 <__aeabi_dsub>
 8011f98:	4652      	mov	r2, sl
 8011f9a:	465b      	mov	r3, fp
 8011f9c:	f7ee f942 	bl	8000224 <__adddf3>
 8011fa0:	3d01      	subs	r5, #1
 8011fa2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011fa6:	e9c4 6700 	strd	r6, r7, [r4]
 8011faa:	e757      	b.n	8011e5c <__kernel_rem_pio2+0x50c>
 8011fac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011fb0:	f7ee f938 	bl	8000224 <__adddf3>
 8011fb4:	f108 38ff 	add.w	r8, r8, #4294967295
 8011fb8:	e758      	b.n	8011e6c <__kernel_rem_pio2+0x51c>
 8011fba:	bf00      	nop
 8011fbc:	f3af 8000 	nop.w
	...
 8011fc8:	41700000 	.word	0x41700000
 8011fcc:	3e700000 	.word	0x3e700000
 8011fd0:	9b04      	ldr	r3, [sp, #16]
 8011fd2:	9a04      	ldr	r2, [sp, #16]
 8011fd4:	601d      	str	r5, [r3, #0]
 8011fd6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8011fda:	605c      	str	r4, [r3, #4]
 8011fdc:	609f      	str	r7, [r3, #8]
 8011fde:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8011fe2:	60d3      	str	r3, [r2, #12]
 8011fe4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011fe8:	6110      	str	r0, [r2, #16]
 8011fea:	6153      	str	r3, [r2, #20]
 8011fec:	e71d      	b.n	8011e2a <__kernel_rem_pio2+0x4da>
 8011fee:	bf00      	nop

08011ff0 <__kernel_rem_pio2f>:
 8011ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ff4:	ed2d 8b04 	vpush	{d8-d9}
 8011ff8:	b0d9      	sub	sp, #356	@ 0x164
 8011ffa:	4690      	mov	r8, r2
 8011ffc:	9001      	str	r0, [sp, #4]
 8011ffe:	4ab6      	ldr	r2, [pc, #728]	@ (80122d8 <__kernel_rem_pio2f+0x2e8>)
 8012000:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8012002:	f118 0f04 	cmn.w	r8, #4
 8012006:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801200a:	460f      	mov	r7, r1
 801200c:	f103 3bff 	add.w	fp, r3, #4294967295
 8012010:	db26      	blt.n	8012060 <__kernel_rem_pio2f+0x70>
 8012012:	f1b8 0203 	subs.w	r2, r8, #3
 8012016:	bf48      	it	mi
 8012018:	f108 0204 	addmi.w	r2, r8, #4
 801201c:	10d2      	asrs	r2, r2, #3
 801201e:	1c55      	adds	r5, r2, #1
 8012020:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012022:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 8012026:	00e8      	lsls	r0, r5, #3
 8012028:	eba2 060b 	sub.w	r6, r2, fp
 801202c:	9002      	str	r0, [sp, #8]
 801202e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8012032:	eb0a 0c0b 	add.w	ip, sl, fp
 8012036:	ac1c      	add	r4, sp, #112	@ 0x70
 8012038:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801203c:	2000      	movs	r0, #0
 801203e:	4560      	cmp	r0, ip
 8012040:	dd10      	ble.n	8012064 <__kernel_rem_pio2f+0x74>
 8012042:	a91c      	add	r1, sp, #112	@ 0x70
 8012044:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8012048:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801204c:	2600      	movs	r6, #0
 801204e:	4556      	cmp	r6, sl
 8012050:	dc24      	bgt.n	801209c <__kernel_rem_pio2f+0xac>
 8012052:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012056:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 801205a:	4684      	mov	ip, r0
 801205c:	2400      	movs	r4, #0
 801205e:	e016      	b.n	801208e <__kernel_rem_pio2f+0x9e>
 8012060:	2200      	movs	r2, #0
 8012062:	e7dc      	b.n	801201e <__kernel_rem_pio2f+0x2e>
 8012064:	42c6      	cmn	r6, r0
 8012066:	bf5d      	ittte	pl
 8012068:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801206c:	ee07 1a90 	vmovpl	s15, r1
 8012070:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8012074:	eef0 7a47 	vmovmi.f32	s15, s14
 8012078:	ece4 7a01 	vstmia	r4!, {s15}
 801207c:	3001      	adds	r0, #1
 801207e:	e7de      	b.n	801203e <__kernel_rem_pio2f+0x4e>
 8012080:	ecfe 6a01 	vldmia	lr!, {s13}
 8012084:	ed3c 7a01 	vldmdb	ip!, {s14}
 8012088:	eee6 7a87 	vfma.f32	s15, s13, s14
 801208c:	3401      	adds	r4, #1
 801208e:	455c      	cmp	r4, fp
 8012090:	ddf6      	ble.n	8012080 <__kernel_rem_pio2f+0x90>
 8012092:	ece9 7a01 	vstmia	r9!, {s15}
 8012096:	3601      	adds	r6, #1
 8012098:	3004      	adds	r0, #4
 801209a:	e7d8      	b.n	801204e <__kernel_rem_pio2f+0x5e>
 801209c:	a908      	add	r1, sp, #32
 801209e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80120a2:	9104      	str	r1, [sp, #16]
 80120a4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80120a6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80122e4 <__kernel_rem_pio2f+0x2f4>
 80120aa:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80122e0 <__kernel_rem_pio2f+0x2f0>
 80120ae:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80120b2:	9203      	str	r2, [sp, #12]
 80120b4:	4654      	mov	r4, sl
 80120b6:	00a2      	lsls	r2, r4, #2
 80120b8:	9205      	str	r2, [sp, #20]
 80120ba:	aa58      	add	r2, sp, #352	@ 0x160
 80120bc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80120c0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80120c4:	a944      	add	r1, sp, #272	@ 0x110
 80120c6:	aa08      	add	r2, sp, #32
 80120c8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80120cc:	4694      	mov	ip, r2
 80120ce:	4626      	mov	r6, r4
 80120d0:	2e00      	cmp	r6, #0
 80120d2:	dc4c      	bgt.n	801216e <__kernel_rem_pio2f+0x17e>
 80120d4:	4628      	mov	r0, r5
 80120d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80120da:	f7ff fbd3 	bl	8011884 <scalbnf>
 80120de:	eeb0 8a40 	vmov.f32	s16, s0
 80120e2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80120e6:	ee28 0a00 	vmul.f32	s0, s16, s0
 80120ea:	f000 fa65 	bl	80125b8 <floorf>
 80120ee:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80120f2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80120f6:	2d00      	cmp	r5, #0
 80120f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80120fc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012100:	ee17 9a90 	vmov	r9, s15
 8012104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012108:	ee38 8a67 	vsub.f32	s16, s16, s15
 801210c:	dd41      	ble.n	8012192 <__kernel_rem_pio2f+0x1a2>
 801210e:	f104 3cff 	add.w	ip, r4, #4294967295
 8012112:	a908      	add	r1, sp, #32
 8012114:	f1c5 0e08 	rsb	lr, r5, #8
 8012118:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801211c:	fa46 f00e 	asr.w	r0, r6, lr
 8012120:	4481      	add	r9, r0
 8012122:	fa00 f00e 	lsl.w	r0, r0, lr
 8012126:	1a36      	subs	r6, r6, r0
 8012128:	f1c5 0007 	rsb	r0, r5, #7
 801212c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8012130:	4106      	asrs	r6, r0
 8012132:	2e00      	cmp	r6, #0
 8012134:	dd3c      	ble.n	80121b0 <__kernel_rem_pio2f+0x1c0>
 8012136:	f04f 0e00 	mov.w	lr, #0
 801213a:	f109 0901 	add.w	r9, r9, #1
 801213e:	4670      	mov	r0, lr
 8012140:	4574      	cmp	r4, lr
 8012142:	dc68      	bgt.n	8012216 <__kernel_rem_pio2f+0x226>
 8012144:	2d00      	cmp	r5, #0
 8012146:	dd03      	ble.n	8012150 <__kernel_rem_pio2f+0x160>
 8012148:	2d01      	cmp	r5, #1
 801214a:	d074      	beq.n	8012236 <__kernel_rem_pio2f+0x246>
 801214c:	2d02      	cmp	r5, #2
 801214e:	d07d      	beq.n	801224c <__kernel_rem_pio2f+0x25c>
 8012150:	2e02      	cmp	r6, #2
 8012152:	d12d      	bne.n	80121b0 <__kernel_rem_pio2f+0x1c0>
 8012154:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012158:	ee30 8a48 	vsub.f32	s16, s0, s16
 801215c:	b340      	cbz	r0, 80121b0 <__kernel_rem_pio2f+0x1c0>
 801215e:	4628      	mov	r0, r5
 8012160:	9306      	str	r3, [sp, #24]
 8012162:	f7ff fb8f 	bl	8011884 <scalbnf>
 8012166:	9b06      	ldr	r3, [sp, #24]
 8012168:	ee38 8a40 	vsub.f32	s16, s16, s0
 801216c:	e020      	b.n	80121b0 <__kernel_rem_pio2f+0x1c0>
 801216e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8012172:	3e01      	subs	r6, #1
 8012174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012178:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801217c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8012180:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012184:	ecac 0a01 	vstmia	ip!, {s0}
 8012188:	ed30 0a01 	vldmdb	r0!, {s0}
 801218c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8012190:	e79e      	b.n	80120d0 <__kernel_rem_pio2f+0xe0>
 8012192:	d105      	bne.n	80121a0 <__kernel_rem_pio2f+0x1b0>
 8012194:	1e60      	subs	r0, r4, #1
 8012196:	a908      	add	r1, sp, #32
 8012198:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801219c:	11f6      	asrs	r6, r6, #7
 801219e:	e7c8      	b.n	8012132 <__kernel_rem_pio2f+0x142>
 80121a0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80121a4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80121a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121ac:	da31      	bge.n	8012212 <__kernel_rem_pio2f+0x222>
 80121ae:	2600      	movs	r6, #0
 80121b0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80121b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121b8:	f040 8098 	bne.w	80122ec <__kernel_rem_pio2f+0x2fc>
 80121bc:	1e60      	subs	r0, r4, #1
 80121be:	2200      	movs	r2, #0
 80121c0:	4550      	cmp	r0, sl
 80121c2:	da4b      	bge.n	801225c <__kernel_rem_pio2f+0x26c>
 80121c4:	2a00      	cmp	r2, #0
 80121c6:	d065      	beq.n	8012294 <__kernel_rem_pio2f+0x2a4>
 80121c8:	3c01      	subs	r4, #1
 80121ca:	ab08      	add	r3, sp, #32
 80121cc:	3d08      	subs	r5, #8
 80121ce:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d0f8      	beq.n	80121c8 <__kernel_rem_pio2f+0x1d8>
 80121d6:	4628      	mov	r0, r5
 80121d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80121dc:	f7ff fb52 	bl	8011884 <scalbnf>
 80121e0:	1c63      	adds	r3, r4, #1
 80121e2:	aa44      	add	r2, sp, #272	@ 0x110
 80121e4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80122e4 <__kernel_rem_pio2f+0x2f4>
 80121e8:	0099      	lsls	r1, r3, #2
 80121ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80121ee:	4623      	mov	r3, r4
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	f280 80a9 	bge.w	8012348 <__kernel_rem_pio2f+0x358>
 80121f6:	4623      	mov	r3, r4
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	f2c0 80c7 	blt.w	801238c <__kernel_rem_pio2f+0x39c>
 80121fe:	aa44      	add	r2, sp, #272	@ 0x110
 8012200:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8012204:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80122dc <__kernel_rem_pio2f+0x2ec>
 8012208:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 801220c:	2000      	movs	r0, #0
 801220e:	1ae2      	subs	r2, r4, r3
 8012210:	e0b1      	b.n	8012376 <__kernel_rem_pio2f+0x386>
 8012212:	2602      	movs	r6, #2
 8012214:	e78f      	b.n	8012136 <__kernel_rem_pio2f+0x146>
 8012216:	f852 1b04 	ldr.w	r1, [r2], #4
 801221a:	b948      	cbnz	r0, 8012230 <__kernel_rem_pio2f+0x240>
 801221c:	b121      	cbz	r1, 8012228 <__kernel_rem_pio2f+0x238>
 801221e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8012222:	f842 1c04 	str.w	r1, [r2, #-4]
 8012226:	2101      	movs	r1, #1
 8012228:	f10e 0e01 	add.w	lr, lr, #1
 801222c:	4608      	mov	r0, r1
 801222e:	e787      	b.n	8012140 <__kernel_rem_pio2f+0x150>
 8012230:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8012234:	e7f5      	b.n	8012222 <__kernel_rem_pio2f+0x232>
 8012236:	f104 3cff 	add.w	ip, r4, #4294967295
 801223a:	aa08      	add	r2, sp, #32
 801223c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012240:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8012244:	a908      	add	r1, sp, #32
 8012246:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801224a:	e781      	b.n	8012150 <__kernel_rem_pio2f+0x160>
 801224c:	f104 3cff 	add.w	ip, r4, #4294967295
 8012250:	aa08      	add	r2, sp, #32
 8012252:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8012256:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801225a:	e7f3      	b.n	8012244 <__kernel_rem_pio2f+0x254>
 801225c:	a908      	add	r1, sp, #32
 801225e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8012262:	3801      	subs	r0, #1
 8012264:	430a      	orrs	r2, r1
 8012266:	e7ab      	b.n	80121c0 <__kernel_rem_pio2f+0x1d0>
 8012268:	3201      	adds	r2, #1
 801226a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801226e:	2e00      	cmp	r6, #0
 8012270:	d0fa      	beq.n	8012268 <__kernel_rem_pio2f+0x278>
 8012272:	9905      	ldr	r1, [sp, #20]
 8012274:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8012278:	eb0d 0001 	add.w	r0, sp, r1
 801227c:	18e6      	adds	r6, r4, r3
 801227e:	a91c      	add	r1, sp, #112	@ 0x70
 8012280:	f104 0c01 	add.w	ip, r4, #1
 8012284:	384c      	subs	r0, #76	@ 0x4c
 8012286:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801228a:	4422      	add	r2, r4
 801228c:	4562      	cmp	r2, ip
 801228e:	da04      	bge.n	801229a <__kernel_rem_pio2f+0x2aa>
 8012290:	4614      	mov	r4, r2
 8012292:	e710      	b.n	80120b6 <__kernel_rem_pio2f+0xc6>
 8012294:	9804      	ldr	r0, [sp, #16]
 8012296:	2201      	movs	r2, #1
 8012298:	e7e7      	b.n	801226a <__kernel_rem_pio2f+0x27a>
 801229a:	9903      	ldr	r1, [sp, #12]
 801229c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80122a0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80122a4:	9105      	str	r1, [sp, #20]
 80122a6:	ee07 1a90 	vmov	s15, r1
 80122aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80122ae:	2400      	movs	r4, #0
 80122b0:	ece6 7a01 	vstmia	r6!, {s15}
 80122b4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 80122b8:	46b1      	mov	r9, r6
 80122ba:	455c      	cmp	r4, fp
 80122bc:	dd04      	ble.n	80122c8 <__kernel_rem_pio2f+0x2d8>
 80122be:	ece0 7a01 	vstmia	r0!, {s15}
 80122c2:	f10c 0c01 	add.w	ip, ip, #1
 80122c6:	e7e1      	b.n	801228c <__kernel_rem_pio2f+0x29c>
 80122c8:	ecfe 6a01 	vldmia	lr!, {s13}
 80122cc:	ed39 7a01 	vldmdb	r9!, {s14}
 80122d0:	3401      	adds	r4, #1
 80122d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80122d6:	e7f0      	b.n	80122ba <__kernel_rem_pio2f+0x2ca>
 80122d8:	08012cac 	.word	0x08012cac
 80122dc:	08012c80 	.word	0x08012c80
 80122e0:	43800000 	.word	0x43800000
 80122e4:	3b800000 	.word	0x3b800000
 80122e8:	00000000 	.word	0x00000000
 80122ec:	9b02      	ldr	r3, [sp, #8]
 80122ee:	eeb0 0a48 	vmov.f32	s0, s16
 80122f2:	eba3 0008 	sub.w	r0, r3, r8
 80122f6:	f7ff fac5 	bl	8011884 <scalbnf>
 80122fa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80122e0 <__kernel_rem_pio2f+0x2f0>
 80122fe:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012306:	db19      	blt.n	801233c <__kernel_rem_pio2f+0x34c>
 8012308:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80122e4 <__kernel_rem_pio2f+0x2f4>
 801230c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012310:	aa08      	add	r2, sp, #32
 8012312:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012316:	3508      	adds	r5, #8
 8012318:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801231c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012320:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012324:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012328:	ee10 3a10 	vmov	r3, s0
 801232c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012330:	ee17 3a90 	vmov	r3, s15
 8012334:	3401      	adds	r4, #1
 8012336:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801233a:	e74c      	b.n	80121d6 <__kernel_rem_pio2f+0x1e6>
 801233c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012340:	aa08      	add	r2, sp, #32
 8012342:	ee10 3a10 	vmov	r3, s0
 8012346:	e7f6      	b.n	8012336 <__kernel_rem_pio2f+0x346>
 8012348:	a808      	add	r0, sp, #32
 801234a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801234e:	9001      	str	r0, [sp, #4]
 8012350:	ee07 0a90 	vmov	s15, r0
 8012354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012358:	3b01      	subs	r3, #1
 801235a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801235e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012362:	ed62 7a01 	vstmdb	r2!, {s15}
 8012366:	e743      	b.n	80121f0 <__kernel_rem_pio2f+0x200>
 8012368:	ecfc 6a01 	vldmia	ip!, {s13}
 801236c:	ecb5 7a01 	vldmia	r5!, {s14}
 8012370:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012374:	3001      	adds	r0, #1
 8012376:	4550      	cmp	r0, sl
 8012378:	dc01      	bgt.n	801237e <__kernel_rem_pio2f+0x38e>
 801237a:	4290      	cmp	r0, r2
 801237c:	ddf4      	ble.n	8012368 <__kernel_rem_pio2f+0x378>
 801237e:	a858      	add	r0, sp, #352	@ 0x160
 8012380:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8012384:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8012388:	3b01      	subs	r3, #1
 801238a:	e735      	b.n	80121f8 <__kernel_rem_pio2f+0x208>
 801238c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801238e:	2b02      	cmp	r3, #2
 8012390:	dc09      	bgt.n	80123a6 <__kernel_rem_pio2f+0x3b6>
 8012392:	2b00      	cmp	r3, #0
 8012394:	dc27      	bgt.n	80123e6 <__kernel_rem_pio2f+0x3f6>
 8012396:	d040      	beq.n	801241a <__kernel_rem_pio2f+0x42a>
 8012398:	f009 0007 	and.w	r0, r9, #7
 801239c:	b059      	add	sp, #356	@ 0x164
 801239e:	ecbd 8b04 	vpop	{d8-d9}
 80123a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123a6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80123a8:	2b03      	cmp	r3, #3
 80123aa:	d1f5      	bne.n	8012398 <__kernel_rem_pio2f+0x3a8>
 80123ac:	aa30      	add	r2, sp, #192	@ 0xc0
 80123ae:	1f0b      	subs	r3, r1, #4
 80123b0:	4413      	add	r3, r2
 80123b2:	461a      	mov	r2, r3
 80123b4:	4620      	mov	r0, r4
 80123b6:	2800      	cmp	r0, #0
 80123b8:	dc50      	bgt.n	801245c <__kernel_rem_pio2f+0x46c>
 80123ba:	4622      	mov	r2, r4
 80123bc:	2a01      	cmp	r2, #1
 80123be:	dc5d      	bgt.n	801247c <__kernel_rem_pio2f+0x48c>
 80123c0:	ab30      	add	r3, sp, #192	@ 0xc0
 80123c2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 80123c6:	440b      	add	r3, r1
 80123c8:	2c01      	cmp	r4, #1
 80123ca:	dc67      	bgt.n	801249c <__kernel_rem_pio2f+0x4ac>
 80123cc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80123d0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80123d4:	2e00      	cmp	r6, #0
 80123d6:	d167      	bne.n	80124a8 <__kernel_rem_pio2f+0x4b8>
 80123d8:	edc7 6a00 	vstr	s13, [r7]
 80123dc:	ed87 7a01 	vstr	s14, [r7, #4]
 80123e0:	edc7 7a02 	vstr	s15, [r7, #8]
 80123e4:	e7d8      	b.n	8012398 <__kernel_rem_pio2f+0x3a8>
 80123e6:	ab30      	add	r3, sp, #192	@ 0xc0
 80123e8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 80123ec:	440b      	add	r3, r1
 80123ee:	4622      	mov	r2, r4
 80123f0:	2a00      	cmp	r2, #0
 80123f2:	da24      	bge.n	801243e <__kernel_rem_pio2f+0x44e>
 80123f4:	b34e      	cbz	r6, 801244a <__kernel_rem_pio2f+0x45a>
 80123f6:	eef1 7a47 	vneg.f32	s15, s14
 80123fa:	edc7 7a00 	vstr	s15, [r7]
 80123fe:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8012402:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012406:	aa31      	add	r2, sp, #196	@ 0xc4
 8012408:	2301      	movs	r3, #1
 801240a:	429c      	cmp	r4, r3
 801240c:	da20      	bge.n	8012450 <__kernel_rem_pio2f+0x460>
 801240e:	b10e      	cbz	r6, 8012414 <__kernel_rem_pio2f+0x424>
 8012410:	eef1 7a67 	vneg.f32	s15, s15
 8012414:	edc7 7a01 	vstr	s15, [r7, #4]
 8012418:	e7be      	b.n	8012398 <__kernel_rem_pio2f+0x3a8>
 801241a:	ab30      	add	r3, sp, #192	@ 0xc0
 801241c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80122e8 <__kernel_rem_pio2f+0x2f8>
 8012420:	440b      	add	r3, r1
 8012422:	2c00      	cmp	r4, #0
 8012424:	da05      	bge.n	8012432 <__kernel_rem_pio2f+0x442>
 8012426:	b10e      	cbz	r6, 801242c <__kernel_rem_pio2f+0x43c>
 8012428:	eef1 7a67 	vneg.f32	s15, s15
 801242c:	edc7 7a00 	vstr	s15, [r7]
 8012430:	e7b2      	b.n	8012398 <__kernel_rem_pio2f+0x3a8>
 8012432:	ed33 7a01 	vldmdb	r3!, {s14}
 8012436:	3c01      	subs	r4, #1
 8012438:	ee77 7a87 	vadd.f32	s15, s15, s14
 801243c:	e7f1      	b.n	8012422 <__kernel_rem_pio2f+0x432>
 801243e:	ed73 7a01 	vldmdb	r3!, {s15}
 8012442:	3a01      	subs	r2, #1
 8012444:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012448:	e7d2      	b.n	80123f0 <__kernel_rem_pio2f+0x400>
 801244a:	eef0 7a47 	vmov.f32	s15, s14
 801244e:	e7d4      	b.n	80123fa <__kernel_rem_pio2f+0x40a>
 8012450:	ecb2 7a01 	vldmia	r2!, {s14}
 8012454:	3301      	adds	r3, #1
 8012456:	ee77 7a87 	vadd.f32	s15, s15, s14
 801245a:	e7d6      	b.n	801240a <__kernel_rem_pio2f+0x41a>
 801245c:	ed72 7a01 	vldmdb	r2!, {s15}
 8012460:	edd2 6a01 	vldr	s13, [r2, #4]
 8012464:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012468:	3801      	subs	r0, #1
 801246a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801246e:	ed82 7a00 	vstr	s14, [r2]
 8012472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012476:	edc2 7a01 	vstr	s15, [r2, #4]
 801247a:	e79c      	b.n	80123b6 <__kernel_rem_pio2f+0x3c6>
 801247c:	ed73 7a01 	vldmdb	r3!, {s15}
 8012480:	edd3 6a01 	vldr	s13, [r3, #4]
 8012484:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012488:	3a01      	subs	r2, #1
 801248a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801248e:	ed83 7a00 	vstr	s14, [r3]
 8012492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012496:	edc3 7a01 	vstr	s15, [r3, #4]
 801249a:	e78f      	b.n	80123bc <__kernel_rem_pio2f+0x3cc>
 801249c:	ed33 7a01 	vldmdb	r3!, {s14}
 80124a0:	3c01      	subs	r4, #1
 80124a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80124a6:	e78f      	b.n	80123c8 <__kernel_rem_pio2f+0x3d8>
 80124a8:	eef1 6a66 	vneg.f32	s13, s13
 80124ac:	eeb1 7a47 	vneg.f32	s14, s14
 80124b0:	edc7 6a00 	vstr	s13, [r7]
 80124b4:	ed87 7a01 	vstr	s14, [r7, #4]
 80124b8:	eef1 7a67 	vneg.f32	s15, s15
 80124bc:	e790      	b.n	80123e0 <__kernel_rem_pio2f+0x3f0>
 80124be:	bf00      	nop

080124c0 <floor>:
 80124c0:	ec51 0b10 	vmov	r0, r1, d0
 80124c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80124c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124cc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80124d0:	2e13      	cmp	r6, #19
 80124d2:	460c      	mov	r4, r1
 80124d4:	4605      	mov	r5, r0
 80124d6:	4680      	mov	r8, r0
 80124d8:	dc34      	bgt.n	8012544 <floor+0x84>
 80124da:	2e00      	cmp	r6, #0
 80124dc:	da17      	bge.n	801250e <floor+0x4e>
 80124de:	a332      	add	r3, pc, #200	@ (adr r3, 80125a8 <floor+0xe8>)
 80124e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e4:	f7ed fe9e 	bl	8000224 <__adddf3>
 80124e8:	2200      	movs	r2, #0
 80124ea:	2300      	movs	r3, #0
 80124ec:	f7ee fae0 	bl	8000ab0 <__aeabi_dcmpgt>
 80124f0:	b150      	cbz	r0, 8012508 <floor+0x48>
 80124f2:	2c00      	cmp	r4, #0
 80124f4:	da55      	bge.n	80125a2 <floor+0xe2>
 80124f6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80124fa:	432c      	orrs	r4, r5
 80124fc:	2500      	movs	r5, #0
 80124fe:	42ac      	cmp	r4, r5
 8012500:	4c2b      	ldr	r4, [pc, #172]	@ (80125b0 <floor+0xf0>)
 8012502:	bf08      	it	eq
 8012504:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8012508:	4621      	mov	r1, r4
 801250a:	4628      	mov	r0, r5
 801250c:	e023      	b.n	8012556 <floor+0x96>
 801250e:	4f29      	ldr	r7, [pc, #164]	@ (80125b4 <floor+0xf4>)
 8012510:	4137      	asrs	r7, r6
 8012512:	ea01 0307 	and.w	r3, r1, r7
 8012516:	4303      	orrs	r3, r0
 8012518:	d01d      	beq.n	8012556 <floor+0x96>
 801251a:	a323      	add	r3, pc, #140	@ (adr r3, 80125a8 <floor+0xe8>)
 801251c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012520:	f7ed fe80 	bl	8000224 <__adddf3>
 8012524:	2200      	movs	r2, #0
 8012526:	2300      	movs	r3, #0
 8012528:	f7ee fac2 	bl	8000ab0 <__aeabi_dcmpgt>
 801252c:	2800      	cmp	r0, #0
 801252e:	d0eb      	beq.n	8012508 <floor+0x48>
 8012530:	2c00      	cmp	r4, #0
 8012532:	bfbe      	ittt	lt
 8012534:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8012538:	4133      	asrlt	r3, r6
 801253a:	18e4      	addlt	r4, r4, r3
 801253c:	ea24 0407 	bic.w	r4, r4, r7
 8012540:	2500      	movs	r5, #0
 8012542:	e7e1      	b.n	8012508 <floor+0x48>
 8012544:	2e33      	cmp	r6, #51	@ 0x33
 8012546:	dd0a      	ble.n	801255e <floor+0x9e>
 8012548:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801254c:	d103      	bne.n	8012556 <floor+0x96>
 801254e:	4602      	mov	r2, r0
 8012550:	460b      	mov	r3, r1
 8012552:	f7ed fe67 	bl	8000224 <__adddf3>
 8012556:	ec41 0b10 	vmov	d0, r0, r1
 801255a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801255e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8012562:	f04f 37ff 	mov.w	r7, #4294967295
 8012566:	40df      	lsrs	r7, r3
 8012568:	4207      	tst	r7, r0
 801256a:	d0f4      	beq.n	8012556 <floor+0x96>
 801256c:	a30e      	add	r3, pc, #56	@ (adr r3, 80125a8 <floor+0xe8>)
 801256e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012572:	f7ed fe57 	bl	8000224 <__adddf3>
 8012576:	2200      	movs	r2, #0
 8012578:	2300      	movs	r3, #0
 801257a:	f7ee fa99 	bl	8000ab0 <__aeabi_dcmpgt>
 801257e:	2800      	cmp	r0, #0
 8012580:	d0c2      	beq.n	8012508 <floor+0x48>
 8012582:	2c00      	cmp	r4, #0
 8012584:	da0a      	bge.n	801259c <floor+0xdc>
 8012586:	2e14      	cmp	r6, #20
 8012588:	d101      	bne.n	801258e <floor+0xce>
 801258a:	3401      	adds	r4, #1
 801258c:	e006      	b.n	801259c <floor+0xdc>
 801258e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8012592:	2301      	movs	r3, #1
 8012594:	40b3      	lsls	r3, r6
 8012596:	441d      	add	r5, r3
 8012598:	4545      	cmp	r5, r8
 801259a:	d3f6      	bcc.n	801258a <floor+0xca>
 801259c:	ea25 0507 	bic.w	r5, r5, r7
 80125a0:	e7b2      	b.n	8012508 <floor+0x48>
 80125a2:	2500      	movs	r5, #0
 80125a4:	462c      	mov	r4, r5
 80125a6:	e7af      	b.n	8012508 <floor+0x48>
 80125a8:	8800759c 	.word	0x8800759c
 80125ac:	7e37e43c 	.word	0x7e37e43c
 80125b0:	bff00000 	.word	0xbff00000
 80125b4:	000fffff 	.word	0x000fffff

080125b8 <floorf>:
 80125b8:	ee10 3a10 	vmov	r3, s0
 80125bc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80125c0:	3a7f      	subs	r2, #127	@ 0x7f
 80125c2:	2a16      	cmp	r2, #22
 80125c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80125c8:	dc2b      	bgt.n	8012622 <floorf+0x6a>
 80125ca:	2a00      	cmp	r2, #0
 80125cc:	da12      	bge.n	80125f4 <floorf+0x3c>
 80125ce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012634 <floorf+0x7c>
 80125d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80125d6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80125da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125de:	dd06      	ble.n	80125ee <floorf+0x36>
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	da24      	bge.n	801262e <floorf+0x76>
 80125e4:	2900      	cmp	r1, #0
 80125e6:	4b14      	ldr	r3, [pc, #80]	@ (8012638 <floorf+0x80>)
 80125e8:	bf08      	it	eq
 80125ea:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80125ee:	ee00 3a10 	vmov	s0, r3
 80125f2:	4770      	bx	lr
 80125f4:	4911      	ldr	r1, [pc, #68]	@ (801263c <floorf+0x84>)
 80125f6:	4111      	asrs	r1, r2
 80125f8:	420b      	tst	r3, r1
 80125fa:	d0fa      	beq.n	80125f2 <floorf+0x3a>
 80125fc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8012634 <floorf+0x7c>
 8012600:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012604:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801260c:	ddef      	ble.n	80125ee <floorf+0x36>
 801260e:	2b00      	cmp	r3, #0
 8012610:	bfbe      	ittt	lt
 8012612:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8012616:	fa40 f202 	asrlt.w	r2, r0, r2
 801261a:	189b      	addlt	r3, r3, r2
 801261c:	ea23 0301 	bic.w	r3, r3, r1
 8012620:	e7e5      	b.n	80125ee <floorf+0x36>
 8012622:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012626:	d3e4      	bcc.n	80125f2 <floorf+0x3a>
 8012628:	ee30 0a00 	vadd.f32	s0, s0, s0
 801262c:	4770      	bx	lr
 801262e:	2300      	movs	r3, #0
 8012630:	e7dd      	b.n	80125ee <floorf+0x36>
 8012632:	bf00      	nop
 8012634:	7149f2ca 	.word	0x7149f2ca
 8012638:	bf800000 	.word	0xbf800000
 801263c:	007fffff 	.word	0x007fffff

08012640 <_init>:
 8012640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012642:	bf00      	nop
 8012644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012646:	bc08      	pop	{r3}
 8012648:	469e      	mov	lr, r3
 801264a:	4770      	bx	lr

0801264c <_fini>:
 801264c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801264e:	bf00      	nop
 8012650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012652:	bc08      	pop	{r3}
 8012654:	469e      	mov	lr, r3
 8012656:	4770      	bx	lr
