// Seed: 1703970042
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
    , id_3
);
  logic [7:0] id_4;
  assign module_1.id_9 = 0;
  assign id_3[-1] = id_1 == id_3;
  assign id_4[1] = id_4 ? id_4 : id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    input tri id_10,
    output logic id_11
);
  wire id_13;
  generate
    for (id_14 = -1 == id_14; id_13 <= id_6; id_11 = 1) begin : LABEL_0
      assign id_11 = id_2;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_10
  );
endmodule
