# Zynq-DigitalClock
Simple DigitalClock using Xilinx Zynq Series

FPGA uses just PL RTL Level Code

SoC uses both PS, PL 


<br>

<br>

### Target Board : RPS z7020 TK
![image](https://user-images.githubusercontent.com/62167266/127447783-9f325736-e678-4d45-9826-4b2b898130f2.png)


<br>

<br>


### Zynq Architecture
![image](https://user-images.githubusercontent.com/62167266/127447681-c3784e63-8a3d-4f15-a06b-118911eb48e1.png)
