<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="0">
    <kernel name="bandwidth" language="ip" vlnv="xilinx.com:hls:bandwidth:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="output_port" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="dout_t*"/>
      <arg name="input_port" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="din_t*"/>
    </args>
    </kernel>
</root>
