-- mov sp, #data
-- push ri
-- pop ri

-- å­˜å‚¨
-- å‡ºæ ˆï¼ŒåŠ 1
-- å…¥æ ˆï¼Œå‡1

library ieee;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sp is
	port(
		clk_SP: in std_logic;
		nreset: in std_logic;
		SP_CS: in std_logic;
		SP_UP: in std_logic;
		SP_DN: in std_logic;
		nSP_EN: in std_logic;
		AR: out std_logic_vector(6 downto 0);		-- spè¾“å‡ºramåœ°å€
		data: in std_logic_vector(7 downto 0));
end entity;


-- ä¸Šå‡æ²¿æœ‰æ•?, SP_CS=1
-- å­˜å‚¨åŠŸèƒ½ï¼šnSP_EN=1: SP <= data
-- åŠ?1åŠŸèƒ½ï¼šSP_UP=1, nSP_EN=0:  SP<=SP+1,AR<=SP
-- å‡?1åŠŸèƒ½ï¼šSP_DN=1, nSP_EN=0:  SP<=SP-1,AR<=SP

architecture beh of sp is
	-- SPå®¹é‡
	type ram_t is array(2**6 - 1 downto 0) of std_logic_vector(7 downto 0);
	signal SP: std_logic_vector(6 downto 0);
	-- signal stack: ram_t;
begin

	process(clk_SP, nreset, SP_CS, SP_DN, SP_UP, nSP_EN)
	begin
		if nreset = '0' then
			SP <= (others=>'0');
			AR <= (others=>'0');
			-- data <= (others=>'Z');
		else
			if SP_CS = '1' then
				if clk_SP'event and clk_SP = '1' then
					-- å­˜å‚¨åŠŸèƒ½ï¼šç½®sp
					-- TODO åº”è¯¥æ˜¯å’Œramäº¤äº’çš?
					if nSP_EN = '1' then
						--data <= (others=>'Z');
						-- TODO
						SP <= data(6 downto 0);
					elsif nSP_EN='0' then
					-- TODO in case of stack overflow
						if SP_UP = '1' then
							SP <= SP + 1;
							AR <= SP;
						elsif SP_DN = '1' then
							SP <= SP - 1;
							AR <= SP;
						end if;
					end if;

				end if;
			end if;

		end if;
	end process;




end beh;

