#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 21 19:42:35 2021
# Process ID: 26748
# Current directory: C:/Xilinx/Vitis/project_11/project_11.runs/design_1_display_demo_dvi_0_0_synth_1
# Command line: vivado.exe -log design_1_display_demo_dvi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_display_demo_dvi_0_0.tcl
# Log file: C:/Xilinx/Vitis/project_11/project_11.runs/design_1_display_demo_dvi_0_0_synth_1/design_1_display_demo_dvi_0_0.vds
# Journal file: C:/Xilinx/Vitis/project_11/project_11.runs/design_1_display_demo_dvi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_display_demo_dvi_0_0.tcl -notrace
Command: synth_design -top design_1_display_demo_dvi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_display_demo_dvi_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_display_demo_dvi_0_0' [c:/Xilinx/Vitis/project_11/project_11.gen/sources_1/bd/design_1/ip/design_1_display_demo_dvi_0_0/synth/design_1_display_demo_dvi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'display_demo_dvi' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_demo_dvi.v:4]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_clocks.v:5]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (3#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_timings.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
	Parameter H_STA bound to: 32'sb11111111111111111111111010001110 
	Parameter HS_STA bound to: 32'sb11111111111111111111111011111100 
	Parameter HS_END bound to: 32'sb11111111111111111111111100100100 
	Parameter HA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter HA_END bound to: 32'sb00000000000000000000010011111111 
	Parameter V_STA bound to: 32'sb11111111111111111111111111100010 
	Parameter VS_STA bound to: 32'sb11111111111111111111111111100111 
	Parameter VS_END bound to: 32'sb11111111111111111111111111101100 
	Parameter VA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter VA_END bound to: 32'sb00000000000000000000001011001111 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (4#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_timings.v:5]
INFO: [Synth 8-6157] synthesizing module 'gfx' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'test_card_simple' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/test_card_simple.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter HW bound to: 160 - type: integer 
	Parameter VR bound to: 720 - type: integer 
	Parameter BW bound to: 32 - type: integer 
	Parameter HR bound to: 1280 - type: integer 
	Parameter LS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_card_simple' (5#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/test_card_simple.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_compositor' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/sprite_compositor.v:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000001000100010001000100010001000100010001000000000000000000000001000100010010001000010001000100010010001000010000000000000000000100010010001000100010000100010010001000100010000000000000000000010001001000100011001100010001001000100011001100000000000000010001000100100010001100110001000100100010001100110001000000000001000100010001001000100001000100010001001000100001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000100010001000100010001000100010001000100010001000000000001000100010001000100010001000100010001000100010001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000000010001000100000000000100010001000000010001000000000001000000000000000100010000000000010001000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'sprite_compositor' (6#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/sprite_compositor.v:5]
INFO: [Synth 8-6157] synthesizing module 'cookie' [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cokkie.v:23]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cookie' (7#1) [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cokkie.v:23]
INFO: [Synth 8-6157] synthesizing module 'cookie2' [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cokkie2.v:1]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cookie2' (8#1) [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cokkie2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cookie3' [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cookie3.v:23]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cookie3' (9#1) [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cookie3.v:23]
INFO: [Synth 8-6157] synthesizing module 'cookie4' [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cookie4.v:23]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cookie4' (10#1) [C:/Xilinx/Vitis/project_11/project_11.srcs/sources_1/new/cookie4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (11#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'o_sprite_hit' does not match port width (1) of module 'gfx' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_demo_dvi.v:100]
INFO: [Synth 8-6157] synthesizing module 'dvi_generator' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_dvi' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A1 [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:69]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A0 [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:74]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B1 [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:81]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B0 [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_dvi' (12#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (13#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (15#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dvi_generator' (16#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (17#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'display_demo_dvi' (18#1) [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/display_demo_dvi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_display_demo_dvi_0_0' (19#1) [c:/Xilinx/Vitis/project_11/project_11.gen/sources_1/bd/design_1/ip/design_1_display_demo_dvi_0_0/synth/design_1_display_demo_dvi_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.621 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.621 ; gain = 12.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.621 ; gain = 12.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1115.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1219.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Eat_0_reg' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'Eat_1_reg' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'Eat_2_reg' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'Eat_3_reg' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:239]
WARNING: [Synth 8-327] inferring latch for variable 'Eat_reg' [C:/Xilinx/Vitis/project_11/week12srcs/sources_1/new/gfx_inst.v:159]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   18 Bit       Adders := 10    
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 3     
	   8 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  10 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    5 Bit        Muxes := 12    
	  16 Input    2 Bit        Muxes := 24    
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 44    
	  16 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1219.078 ; gain = 116.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1242.879 ; gain = 139.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   323|
|3     |LUT1        |   239|
|4     |LUT2        |  1151|
|5     |LUT3        |   348|
|6     |LUT4        |   108|
|7     |LUT5        |    66|
|8     |LUT6        |   149|
|9     |MMCME2_BASE |     1|
|10    |OSERDESE2   |     8|
|12    |FDPE        |     3|
|13    |FDRE        |    72|
|14    |FDSE        |    33|
|15    |LD          |     5|
|16    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1257.695 ; gain = 51.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1257.695 ; gain = 154.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1265.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 5 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1267.781 ; gain = 164.742
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vitis/project_11/project_11.runs/design_1_display_demo_dvi_0_0_synth_1/design_1_display_demo_dvi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vitis/project_11/project_11.runs/design_1_display_demo_dvi_0_0_synth_1/design_1_display_demo_dvi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_display_demo_dvi_0_0_utilization_synth.rpt -pb design_1_display_demo_dvi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 21 19:43:54 2021...
