\# Program start time:     UTC 2024.09.19 06:33:33.789
\# Local time: CEST (UTC+02:00) 2024.09.19 08:33:33.789
\o Program:		@(#)$CDS: virtuoso version 6.1.8-64b 01/30/2024 20:11 (cpgbld02) $
\o Hierarchy:		/pkg/cadence/installs/IC618/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.8-64b.500.35  (64-bit addresses)
\# Command line:	/pkg/cadence/installs/IC618/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso5172 -mpshost s2424 -davinciService DaVinciService_5172_1726726179 -log /home/saul/projects/ASKA/logs_saul/logs0/Job23.log -licenseLockFileName /home/saul/projects/ASKA/.tmp_saul/.s2424_5172 -interactiveA -interactiveE -interactiveRTT -nostdin -nographE -axlChildIdFlag 23
\# Host name (type):	s2424 (x86_64)
\# Operating system:	Linux 3.10.0-1160.53.1.el7.x86_64 #1 SMP Fri Jan 14 13:59:45 UTC 2022
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:8872 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12004000)
\# X resource pool:	base 0x400000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        628 MB
\# Available memory:	     77,947 MB
\# System memory:	     96,361 MB
\# Maximum memory size:	     96,024 MB
\# Max mem available:	     78,238 MB
\# Initial memory used:	        291 MB
\#        process size:	      1,888 MB
\# Thread usage limits (effective/default):	maxthreads 4096/4096 maxload 32.00/32.00
\# Qt version:		5.9.1
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	s2424:/home/saul/projects/ASKA
\# Process Id:		14769
\o 
\o COPYRIGHT (C) 1992-2024  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2024  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading pvsui.cxt
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading socket.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading amps.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o Loading adexlDM.cxt 
\o Loading cpf.cxt 
\o Loading cli.cxt 
\o Loading lp.cxt 
\# Memory report: using         428 MB, process size 2,147 MB at UTC 2024.09.19 06:33:36.076
\o INFO (ELI-00302) Connecting to parent process (session=virtuoso5172, host=s2424). Connection mode is ICRP. Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o INFO (ELI-00303) Step 1: Connecting to parent. Time spent is 0 seconds.
\o INFO (ELI-00304) The registration of the child 14769 within 90 seconds is being processed...
\o INFO (ELI-00305) The result of registration is true. Time spent is 0 seconds.
\o INFO (ELI-00308) The connection has ended. Result is true. Total time spent is 0 seconds.
\# [08:33:33.512417] Configured Lic search path (22.01-s002): 3000@lic08.ug.kth.se
\o Loading .cdsinit for the XH018 X-Fab XKit.
\o     LOAD xh018_1143 SPECIFIC CALL-BACK ROUTINES
\o     LOAD ALL AVAILABLE P-CELL FUNCTIONS
\o ** Info: PDK loadpath is "/pkg/xfab2/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
\o Loading XfSktTools.cxt
\o Loading XfMenu.cxt
\o Loading XfTechXh018.cxt
\o Loading XfPcellCore.cxt
\o function ansiSpicePrintProperties_subcircuit redefined
\o Loading XfSkillExt.cxt
\o Initializing library.
\o Finished Initializing Library .
\o     Generic PcellKit: 'production' loaded.
\o     Generic Pcell Skill Tools: 'production' loaded.
\o Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
\o     LOAD THE ENVIRONMENT FILE
\o  --> Setting the required PDK definitions...
\o     GDSII LAYER MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable"
\o     GDSII OBJECT MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map"
\o Use model setup from PDK...
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading vdsil.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading UltraSim.cxt 
\o Loading msgHandler.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o  --> Finished setting the required PDK definitions
\o  --> Setting the recommended EDA tool defaults...
\o  --> Finished setting the recommended EDA tool defaults
\o     LOAD DEFAULT BINDKEYS
\o Loading viva.cxt 
\o  --> AssuraTools Setup not available
\o *Info*    Client has finished starting ... 
\o 
\p > 
\# Loading perfDiag...
\# (PerfDiag): Set GDB path to environment variable 'gdbPath' (gdb).
\# Memory report: using         546 MB, process size 2,275 MB at UTC 2024.09.19 06:33:39.078
\# Performance Diagnostic tool is installed. You can access PerfDiag from CIW Tools or use the shell command 'cdsPerfDiag -p 14769' to open it when Virtuoso freezes.
\# (PerfDiag): Loading backtrace from /pkg/cadence/installs/IC618/tools/lib/64bit/cdnslibunwind.so
\o Loading vqp.cxt 
\o Loading hdlPkg.cxt 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o Loading simui.cxt 
\o 	Library      = ASKA_TOP
\o 	Cell         = aska_top16_tb
\o 	View         = config_analog_extracted
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = ASKA_TOP:aska_top16_tb:1_none_Interactive.18
\o 	Results DB   = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18.rdb
\o 	Results Dir  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/1/ASKA_TOP:aska_top16_tb:1
\o 	Results Loc  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/ASKA/Sim
\o 	Setup DB loc = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o WARNING (AMS-1058): The rule 'ConnRules_inhconn_full_fast_gnd' has been specified twice for the library 'xfab_connectLib' in the connectRules.il file. Therefore, the second occurrence of this rule has been ignored.
\o 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o     LOAD GENERIC "X-KIT" SKILL CONTEXT "./.xkit/setup/x_all/cadence/xenv/skill/context6/xkit.cxt" 
\o  - Menu "XKit Utilities" installed to CIW.
\o     LOAD ".cdsinit_personal" FILE FROM THE WORKING DIRECTORY.
\o     INFO: To customize this setup, please use the following environment variables:
\o           CUSTOM_SCRIPT_PATH - should point to the master shell or perl script
\o                              e.g.:
\o                              setenv CUSTOM_SCRIPT_PATH /path/to/my/script/LoadMyScripts.csh
\o           CUSTOM_SKILL_PATH - should point to your master skill load file
\o                              e.g.:
\o                              setenv CUSTOM_SKILL_PATH /path/to/my/skill/LoadMySkills.il
\o  loading default key binding 
\o  -> END LOAD ".cdsinit" FILE
\o Loading monte.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 11) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 11)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o Loading seCore.cxt 
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1/netlist/digital/control
\o Begin Netlisting Sep 19 08:33:41 2024
\# [08:33:41.304624] Periodic Lic check successful
\# [08:33:41.304626] Feature usage summary:
\o Loading verilogAMSNet.cxt 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using         966 MB, process size 2,700 MB at UTC 2024.09.19 06:33:42.426
\# Available memory:         67,642 MB at UTC 2024.09.19 06:33:44.590
\# Memory report: Maximum memory size now 68,818 MB at UTC 2024.09.19 06:33:44.590
\# Thread usage report: 38 active threads, active load 1.40 at UTC 2024.09.19 06:33:44.590
\# Memory report: using       1,176 MB, process size 2,909 MB at UTC 2024.09.19 06:33:44.590
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Loading digitalSim.cxt 
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele/analog_extracted_Conly_50fF' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele              analog_extracted_Conly_50fF                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o Loading hnlInit.cxt 
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Loading json.cxt 
\o Running netlist assembly..
\# Available memory:         61,181 MB at UTC 2024.09.19 06:34:45.792
\# Memory report: Maximum memory size now 62,433 MB at UTC 2024.09.19 06:34:45.792
\o .........
\o End netlisting Sep 19 08:34:50 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o Loading cdf.cxt 
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\# Memory report: using       1,277 MB, process size 3,010 MB at UTC 2024.09.19 06:34:51.443
\o 
\o *Info*    Running simulation on testbench [ ASKA_TOP:aska_top16_tb:1
\o           ] for Point ID (3 11).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/11/ASKA_TOP:aska_top16_tb:1/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\# Memory report: Maximum memory size now 65,490 MB at UTC 2024.09.19 06:34:55.302
\# Memory report: Maximum memory size now 63,954 MB at UTC 2024.09.19 06:35:05.301
\# Memory report: Maximum memory size now 57,736 MB at UTC 2024.09.19 06:35:15.302
\# Available memory:         44,700 MB at UTC 2024.09.19 06:35:25.302
\# Memory report: Maximum memory size now 45,995 MB at UTC 2024.09.19 06:35:25.302
\# Available memory:         39,360 MB at UTC 2024.09.19 06:35:35.301
\# Memory report: Maximum memory size now 40,655 MB at UTC 2024.09.19 06:35:35.301
\# Memory report: Maximum memory size now 39,512 MB at UTC 2024.09.19 06:35:45.302
\# Memory report: Maximum memory size now 38,701 MB at UTC 2024.09.19 06:42:25.301
\# Memory report: Maximum memory size now 37,878 MB at UTC 2024.09.19 06:47:45.302
\# Memory report: Maximum memory size now 40,253 MB at UTC 2024.09.19 07:11:35.301
\# Memory report: Maximum memory size now 41,144 MB at UTC 2024.09.19 07:15:25.302
\# Memory report: Maximum memory size now 42,170 MB at UTC 2024.09.19 07:17:55.302
\# Memory report: Maximum memory size now 41,153 MB at UTC 2024.09.19 07:20:45.301
\# Memory report: Maximum memory size now 40,192 MB at UTC 2024.09.19 07:21:05.302
\# Memory report: Maximum memory size now 41,019 MB at UTC 2024.09.19 07:21:35.301
\# Memory report: Maximum memory size now 41,831 MB at UTC 2024.09.19 07:24:15.301
\# Memory report: Maximum memory size now 42,874 MB at UTC 2024.09.19 07:26:15.301
\# Memory report: Maximum memory size now 43,820 MB at UTC 2024.09.19 07:26:45.301
\# Memory report: Maximum memory size now 42,872 MB at UTC 2024.09.19 07:39:25.302
\# Memory report: Maximum memory size now 41,834 MB at UTC 2024.09.19 07:40:55.301
\# Memory report: Maximum memory size now 40,654 MB at UTC 2024.09.19 07:41:45.301
\# Memory report: Maximum memory size now 41,745 MB at UTC 2024.09.19 07:44:55.301
\# Memory report: Maximum memory size now 42,595 MB at UTC 2024.09.19 07:45:25.303
\# Available memory:         42,988 MB at UTC 2024.09.19 07:46:15.302
\# Memory report: Maximum memory size now 44,283 MB at UTC 2024.09.19 07:46:15.302
\# Memory report: Maximum memory size now 45,993 MB at UTC 2024.09.19 07:47:05.302
\# Memory report: Maximum memory size now 47,680 MB at UTC 2024.09.19 07:54:45.302
\# Available memory:         48,331 MB at UTC 2024.09.19 07:57:05.301
\# Memory report: Maximum memory size now 49,626 MB at UTC 2024.09.19 07:57:05.301
\# Memory report: Maximum memory size now 48,298 MB at UTC 2024.09.19 07:57:45.301
\# Memory report: Maximum memory size now 46,846 MB at UTC 2024.09.19 07:59:35.301
\# Memory report: Maximum memory size now 45,405 MB at UTC 2024.09.19 07:59:55.301
\# Memory report: Maximum memory size now 47,077 MB at UTC 2024.09.19 08:00:05.302
\# Memory report: Maximum memory size now 49,227 MB at UTC 2024.09.19 08:00:15.301
\# Memory report: Maximum memory size now 47,885 MB at UTC 2024.09.19 08:00:45.301
\# Memory report: Maximum memory size now 46,214 MB at UTC 2024.09.19 08:00:55.302
\# Memory report: Maximum memory size now 47,516 MB at UTC 2024.09.19 08:01:05.304
\# Memory report: Maximum memory size now 45,723 MB at UTC 2024.09.19 08:01:15.302
\# Memory report: Maximum memory size now 47,288 MB at UTC 2024.09.19 08:01:45.301
\# Memory report: Maximum memory size now 46,027 MB at UTC 2024.09.19 08:01:55.302
\# Available memory:         43,219 MB at UTC 2024.09.19 08:02:05.301
\# Memory report: Maximum memory size now 44,514 MB at UTC 2024.09.19 08:02:05.301
\# Memory report: Maximum memory size now 43,329 MB at UTC 2024.09.19 08:02:15.301
\# Memory report: Maximum memory size now 42,395 MB at UTC 2024.09.19 08:03:45.301
\# Memory report: Maximum memory size now 43,531 MB at UTC 2024.09.19 08:06:05.301
\# Memory report: Maximum memory size now 44,855 MB at UTC 2024.09.19 08:06:25.302
\# Memory report: Maximum memory size now 43,649 MB at UTC 2024.09.19 08:11:35.302
\# Memory report: Maximum memory size now 42,243 MB at UTC 2024.09.19 08:14:15.302
\# Memory report: Maximum memory size now 40,928 MB at UTC 2024.09.19 08:16:25.301
\# Memory report: Maximum memory size now 41,761 MB at UTC 2024.09.19 08:16:45.301
\# Memory report: Maximum memory size now 40,739 MB at UTC 2024.09.19 08:16:55.301
\# Available memory:         38,836 MB at UTC 2024.09.19 08:17:05.301
\# Memory report: Maximum memory size now 39,892 MB at UTC 2024.09.19 08:17:45.302
\# Memory report: Maximum memory size now 40,702 MB at UTC 2024.09.19 08:19:35.302
\# Memory report: Maximum memory size now 41,575 MB at UTC 2024.09.19 08:19:45.302
\# Memory report: Maximum memory size now 42,460 MB at UTC 2024.09.19 08:21:35.301
\# Memory report: Maximum memory size now 43,332 MB at UTC 2024.09.19 08:21:45.301
\# Available memory:         42,868 MB at UTC 2024.09.19 08:22:15.301
\# Memory report: Maximum memory size now 45,131 MB at UTC 2024.09.19 08:22:25.301
\# Memory report: Maximum memory size now 44,069 MB at UTC 2024.09.19 08:32:45.303
\# Memory report: Maximum memory size now 43,139 MB at UTC 2024.09.19 08:34:25.303
\# Memory report: Maximum memory size now 42,203 MB at UTC 2024.09.19 08:35:45.302
\# Memory report: Maximum memory size now 41,227 MB at UTC 2024.09.19 08:36:15.301
\# Available memory:         38,004 MB at UTC 2024.09.19 08:37:45.301
\# Memory report: Maximum memory size now 39,299 MB at UTC 2024.09.19 08:37:45.302
\# Memory report: Maximum memory size now 40,893 MB at UTC 2024.09.19 08:41:25.302
\# Available memory:         49,242 MB at UTC 2024.09.19 08:41:55.301
\# Memory report: Maximum memory size now 50,537 MB at UTC 2024.09.19 08:41:55.301
\# Available memory:         53,929 MB at UTC 2024.09.19 08:42:05.309
\# Memory report: Maximum memory size now 55,224 MB at UTC 2024.09.19 08:42:05.309
\# Memory report: Maximum memory size now 56,725 MB at UTC 2024.09.19 08:42:45.302
\# Memory report: Maximum memory size now 59,334 MB at UTC 2024.09.19 08:43:05.302
\# Memory report: Maximum memory size now 58,058 MB at UTC 2024.09.19 08:44:45.301
\# Memory report: Maximum memory size now 59,452 MB at UTC 2024.09.19 08:45:15.301
\# Available memory:         59,690 MB at UTC 2024.09.19 08:45:55.301
\# Memory report: Maximum memory size now 60,985 MB at UTC 2024.09.19 08:45:55.301
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 11) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 27) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 27)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1/netlist/digital/control
\o Begin Netlisting Sep 19 10:46:11 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: Maximum memory size now 57,509 MB at UTC 2024.09.19 08:46:26.272
\# Available memory:         54,203 MB at UTC 2024.09.19 08:46:46.354
\# Memory report: Maximum memory size now 55,564 MB at UTC 2024.09.19 08:46:46.354
\# Memory report: Maximum memory size now 54,424 MB at UTC 2024.09.19 08:47:16.654
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele/analog_extracted_Conly_50fF' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele              analog_extracted_Conly_50fF                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: using       1,380 MB, process size 3,169 MB at UTC 2024.09.19 08:47:38.088
\# Memory report: Maximum memory size now 52,931 MB at UTC 2024.09.19 08:47:48.068
\# Memory report: Maximum memory size now 51,746 MB at UTC 2024.09.19 08:48:08.362
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele" "analog_extracted_Conly_50fF"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Running netlist assembly..
\# Available memory:         49,025 MB at UTC 2024.09.19 08:50:30.398
\# Memory report: Maximum memory size now 50,419 MB at UTC 2024.09.19 08:50:30.398
\# Memory report: Maximum memory size now 48,653 MB at UTC 2024.09.19 08:50:50.418
\o .........
\o End netlisting Sep 19 10:51:28 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ ASKA_TOP:aska_top16_tb:1
\o           ] for Point ID (3 27).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.18/27/ASKA_TOP:aska_top16_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Memory report: Maximum memory size now 47,311 MB at UTC 2024.09.19 08:52:10.301
\# Memory report: Maximum memory size now 46,256 MB at UTC 2024.09.19 08:56:50.306
\# Available memory:         44,559 MB at UTC 2024.09.19 08:57:10.302
\# Memory report: Maximum memory size now 45,290 MB at UTC 2024.09.19 08:59:30.303
\# Memory report: Maximum memory size now 44,237 MB at UTC 2024.09.19 09:07:10.301
\# Memory report: Maximum memory size now 43,168 MB at UTC 2024.09.19 09:08:40.302
\# Available memory:         39,320 MB at UTC 2024.09.19 09:09:20.301
\# Memory report: Maximum memory size now 40,724 MB at UTC 2024.09.19 09:09:20.302
\# Memory report: Maximum memory size now 39,783 MB at UTC 2024.09.19 09:09:30.302
\# Memory report: Maximum memory size now 38,848 MB at UTC 2024.09.19 09:11:30.301
\# Memory report: Maximum memory size now 40,370 MB at UTC 2024.09.19 09:12:30.302
\# Memory report: Maximum memory size now 41,243 MB at UTC 2024.09.19 09:13:50.303
\# Memory report: Maximum memory size now 42,621 MB at UTC 2024.09.19 09:14:00.302
\# Available memory:         44,318 MB at UTC 2024.09.19 09:14:40.301
\# Memory report: Maximum memory size now 45,722 MB at UTC 2024.09.19 09:14:40.301
\# Memory report: Maximum memory size now 46,946 MB at UTC 2024.09.19 09:15:00.302
\# Memory report: Maximum memory size now 46,007 MB at UTC 2024.09.19 09:23:00.301
\# Memory report: Maximum memory size now 46,926 MB at UTC 2024.09.19 09:26:20.302
\# Memory report: Maximum memory size now 45,803 MB at UTC 2024.09.19 09:32:10.301
\# Memory report: Maximum memory size now 44,605 MB at UTC 2024.09.19 09:32:30.302
\# Memory report: Maximum memory size now 43,434 MB at UTC 2024.09.19 09:34:00.303
\# Memory report: Maximum memory size now 42,134 MB at UTC 2024.09.19 09:34:10.302
\# Available memory:         39,729 MB at UTC 2024.09.19 09:34:20.302
\# Memory report: Maximum memory size now 41,134 MB at UTC 2024.09.19 09:34:20.302
\# Memory report: Maximum memory size now 40,191 MB at UTC 2024.09.19 09:34:40.302
\# Memory report: Maximum memory size now 39,384 MB at UTC 2024.09.19 09:35:00.302
\# Memory report: Maximum memory size now 41,239 MB at UTC 2024.09.19 09:35:20.302
\# Memory report: Maximum memory size now 40,250 MB at UTC 2024.09.19 09:36:10.302
\# Memory report: Maximum memory size now 41,680 MB at UTC 2024.09.19 09:36:50.301
\# Memory report: Maximum memory size now 42,738 MB at UTC 2024.09.19 09:37:20.302
\# Memory report: Maximum memory size now 43,591 MB at UTC 2024.09.19 09:37:40.301
\# Available memory:         44,096 MB at UTC 2024.09.19 09:37:50.302
\# Memory report: Maximum memory size now 45,501 MB at UTC 2024.09.19 09:37:50.302
\# Memory report: Maximum memory size now 47,213 MB at UTC 2024.09.19 09:38:30.302
\# Memory report: Maximum memory size now 48,437 MB at UTC 2024.09.19 09:38:50.302
\# Available memory:         49,656 MB at UTC 2024.09.19 09:39:40.302
\# Memory report: Maximum memory size now 51,061 MB at UTC 2024.09.19 09:39:40.302
\# Memory report: Maximum memory size now 52,282 MB at UTC 2024.09.19 09:39:50.303
\# Memory report: Maximum memory size now 53,422 MB at UTC 2024.09.19 09:40:10.301
\# Memory report: Maximum memory size now 52,299 MB at UTC 2024.09.19 09:42:30.301
\# Memory report: Maximum memory size now 54,168 MB at UTC 2024.09.19 09:43:40.305
\# Memory report: Maximum memory size now 52,855 MB at UTC 2024.09.19 09:44:20.302
\# Memory report: Maximum memory size now 51,135 MB at UTC 2024.09.19 09:44:40.302
\# Memory report: Maximum memory size now 48,855 MB at UTC 2024.09.19 09:45:00.302
\# Memory report: Maximum memory size now 47,674 MB at UTC 2024.09.19 09:45:40.302
\# Memory report: Maximum memory size now 46,738 MB at UTC 2024.09.19 09:46:20.302
\# Available memory:         45,113 MB at UTC 2024.09.19 09:46:30.302
\# Memory report: Maximum memory size now 48,245 MB at UTC 2024.09.19 09:47:10.301
\# Memory report: Maximum memory size now 47,144 MB at UTC 2024.09.19 09:49:40.301
\# Memory report: Maximum memory size now 46,122 MB at UTC 2024.09.19 09:50:50.301
\# Memory report: Maximum memory size now 44,837 MB at UTC 2024.09.19 09:52:00.302
\# Memory report: Maximum memory size now 43,816 MB at UTC 2024.09.19 09:53:50.301
\# Memory report: Maximum memory size now 42,458 MB at UTC 2024.09.19 09:54:00.301
\# Available memory:         40,346 MB at UTC 2024.09.19 09:54:10.301
\# Memory report: Maximum memory size now 41,375 MB at UTC 2024.09.19 09:54:30.302
\# Memory report: Maximum memory size now 40,468 MB at UTC 2024.09.19 09:56:00.301
\# Memory report: Maximum memory size now 41,384 MB at UTC 2024.09.19 09:56:40.301
\# Memory report: Maximum memory size now 42,484 MB at UTC 2024.09.19 09:57:30.302
\# Memory report: Maximum memory size now 43,410 MB at UTC 2024.09.19 09:59:00.302
\# Available memory:         44,264 MB at UTC 2024.09.19 09:59:20.302
\# Memory report: Maximum memory size now 45,668 MB at UTC 2024.09.19 09:59:20.302
\# Memory report: Maximum memory size now 47,431 MB at UTC 2024.09.19 09:59:50.302
\# Memory report: Maximum memory size now 48,455 MB at UTC 2024.09.19 10:00:00.302
\# Memory report: Maximum memory size now 46,927 MB at UTC 2024.09.19 10:16:30.301
\# Memory report: Maximum memory size now 43,680 MB at UTC 2024.09.19 10:18:20.301
\# Memory report: Maximum memory size now 41,937 MB at UTC 2024.09.19 10:18:50.301
\# Available memory:         40,000 MB at UTC 2024.09.19 10:19:00.301
\# Memory report: Maximum memory size now 41,080 MB at UTC 2024.09.19 10:19:50.301
\# Memory report: Maximum memory size now 42,513 MB at UTC 2024.09.19 10:22:00.301
\# Available memory:         46,115 MB at UTC 2024.09.19 10:23:40.301
\# Memory report: Maximum memory size now 47,520 MB at UTC 2024.09.19 10:23:40.302
\# Memory report: Maximum memory size now 51,317 MB at UTC 2024.09.19 10:24:10.302
\# Available memory:         50,878 MB at UTC 2024.09.19 10:24:30.301
\# Memory report: Maximum memory size now 52,348 MB at UTC 2024.09.19 10:25:10.302
\# Memory report: Maximum memory size now 54,081 MB at UTC 2024.09.19 10:27:30.302
\# Available memory:         56,342 MB at UTC 2024.09.19 10:28:00.171
\# Memory report: Maximum memory size now 57,747 MB at UTC 2024.09.19 10:28:00.172
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 27) on testbench [
\o           ASKA_TOP:aska_top16_tb:1 ].
\o 
\o 
\o 
\o 
\o 
\# Memory report: Maximum memory size now 59,219 MB at UTC 2024.09.19 10:29:20.302
\# Memory report: Maximum memory size now 60,962 MB at UTC 2024.09.19 10:30:20.301
\# Memory report: Maximum memory size now 59,221 MB at UTC 2024.09.19 10:33:00.301
\o Job 23 timed out after no activity in 300 seconds.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables1".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
