<?xml version="1.0" encoding="ISO-8859-1"?>
<!--  The tags attribute is a free test attribute which meaning is defined by the uHAL user -->
<node id="top">
  <node id="GEM_AMC">

    <!--TTC module -->
    <node id="TTC"  address="0x00300000"
          description="TTC control and monitoring. It takes care of locking to the TTC clock coming from the backplane as well as decoding TTC commands and forwarding that to all other modules in the design. It also provides several control and monitoring registers (resets, command decoding configuration, clock and data status, bc0 status, command counters and a small spy buffer)"
          fw_is_module="true"
          fw_module_file="../common/hdl/ttc/ttc.vhd"
          fw_user_clock_signal="clk_40"
          fw_bus_clock_signal="ipb_clk_i"
          fw_bus_reset_signal="ipb_reset_i"
          fw_master_bus_signal="ipb_mosi_i"
          fw_slave_bus_signal="ipb_miso_o"
          fw_reg_addr_msb="5"
          fw_reg_addr_lsb="0">
        <node id="CTRL" address="0x0" description="TTC control">
            <node id="MODULE_RESET" address="0x0" mask="0x80000000" permission="w" description="TTC module reset"
                  fw_signal="ttc_ctrl.reset_local" fw_is_write_pulse="true" fw_write_pulse_length="1"/>
            <node id="MMCM_RESET" address="0x0" mask="0x40000000" permission="w" description="TTC MMCM reset"
                  fw_signal="ttc_ctrl.mmcm_reset" fw_is_write_pulse="true" fw_write_pulse_length="3"/>
            <node id="CNT_RESET" address="0x0" mask="0x20000000" permission="w" description="TTC counter reset"
                  fw_signal="ttc_ctrl.cnt_reset" fw_is_write_pulse="true" fw_write_pulse_length="1"
                  sw_ctrl_configure_set="0x1" sw_ctrl_start_set="0x1"/>
            <node id="MMCM_PHASE_SHIFT" address="0x0" mask="0x10000000" permission="w" description="TTC MMCM phase shift trigger"
                  fw_signal="ttc_ctrl.mmcm_phase_shift" fw_is_write_pulse="true" fw_write_pulse_length="1"/>
            <node id="L1A_ENABLE" address="0x0" mask="0x00000001" permission="rw" description="Enable L1As (L1As are blocked if this is 0)"
                  fw_signal="ttc_ctrl.l1a_enable" fw_default="0b1"
                  sw_ctrl_configure_set="0x0" sw_ctrl_start_set="0x1" sw_ctrl_stop_set="0x0"/>
        </node>
        <node id="CONFIG" address="0x1" description="TTC configuration -- used for setup TTC command decoding">
            <node id="CMD_BC0" address="0x0" mask="0x000000ff" permission="rw" description="BC0 command code"
                  fw_signal="ttc_conf.cmd_bc0" fw_default="0x01"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_EC0" address="0x0" mask="0x0000ff00" permission="rw" description="EC0 command code"
                  fw_signal="ttc_conf.cmd_ec0" fw_default="0x02"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_RESYNC" address="0x0" mask="0x00ff0000" permission="rw" description="Resync command code"
                  fw_signal="ttc_conf.cmd_resync" fw_default="0x04"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_OC0" address="0x0" mask="0xff000000" permission="rw" description="OC0 command code"
                  fw_signal="ttc_conf.cmd_oc0" fw_default="0x08"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_HARD_RESET" address="0x1" mask="0x000000ff" permission="rw" description="Hard-reset command code"
                  fw_signal="ttc_conf.cmd_hard_reset" fw_default="0x10"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_CALPULSE" address="0x1" mask="0x0000ff00" permission="rw" description="Calibration pulse command code"
                  fw_signal="ttc_conf.cmd_calpulse" fw_default="0x14"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_START" address="0x1" mask="0x00ff0000" permission="rw" description="START command code"
                  fw_signal="ttc_conf.cmd_start" fw_default="0x18"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_STOP" address="0x1" mask="0xff000000" permission="rw" description="STOP command code"
                  fw_signal="ttc_conf.cmd_stop" fw_default="0x1c"
                  sw_ctrl_configure_confdb_check_set="true"/>
            <node id="CMD_TEST_SYNC" address="0x2" mask="0x000000ff" permission="rw" description="Test-sync command code"
                  fw_signal="ttc_conf.cmd_test_sync" fw_default="0x20"
                  sw_ctrl_configure_confdb_check_set="true"/>
        </node>
        <node id="STATUS" address="0x4" description="TTC status">
            <node id="MMCM_LOCKED" address="0x0" mask="0x00000001" permission="r" description="MMCM locked flag"
                  fw_signal="ttc_status.mmcm_locked"
                  sw_monitor_error_value="0"/>
            <node id="TTC_SINGLE_ERROR_CNT" address="0x1" mask="0x0000ffff" permission="r" description="TTC stream single bit error count"
                  fw_signal="ttc_status.single_err"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TTC_DOUBLE_ERROR_CNT" address="0x1" mask="0xffff0000" permission="r" description="TTC stream double bit error count"
                  fw_signal="ttc_status.double_err"
                  sw_monitor_error_min_threshold="1"/>
            <node id="BC0" address="0x2" description="TTC status">
                <node id="LOCKED" address="0x0" mask="0x00000001" permission="r" description="BC0 locked flag"
                      fw_signal="ttc_status.bc0_status.locked"
                      sw_monitor_error_value="0"/>
                <node id="UNLOCK_CNT" address="0x1" mask="0x0000ffff" permission="r" description="BC0 unlock count"
                      fw_signal="ttc_status.bc0_status.unlocked_cnt"
                      sw_monitor_error_min_threshold="1"/>
                <node id="OVERFLOW_CNT" address="0x2" mask="0x0000ffff" permission="r" description="BX counter overflow count (late or no BC0 received)"
                      fw_signal="ttc_status.bc0_status.ovf_cnt"
                      sw_monitor_error_min_threshold="1"/>
                <node id="UNDERFLOW_CNT" address="0x2" mask="0xffff0000" permission="r" description="BX counter underflow count (early BC0 received, one is normal after the TTC module reset, but this should be reset by control software before each run)"
                      fw_signal="ttc_status.bc0_status.udf_cnt"
                      sw_monitor_error_min_threshold="1"/>
            </node>
        </node>

        <node id="CMD_COUNTERS" address="0x9" description="TTC command counters">
            <node id="L1A" address="0x0" mask="0xffffffff" permission="r" description="L1A count"
                  fw_signal="ttc_cmds_cnt_arr(0)"/>
            <node id="BC0" address="0x1" mask="0xffffffff" permission="r" description="BC0 count"
                  fw_signal="ttc_cmds_cnt_arr(1)"/>
            <node id="EC0" address="0x2" mask="0xffffffff" permission="r" description="EC0 count"
                  fw_signal="ttc_cmds_cnt_arr(2)"/>
            <node id="RESYNC" address="0x3" mask="0xffffffff" permission="r" description="Resync count"
                  fw_signal="ttc_cmds_cnt_arr(3)"/>
            <node id="OC0" address="0x4" mask="0xffffffff" permission="r" description="OC0 count"
                  fw_signal="ttc_cmds_cnt_arr(4)"/>
            <node id="HARD_RESET" address="0x5" mask="0xffffffff" permission="r" description="Hard-reset count"
                  fw_signal="ttc_cmds_cnt_arr(5)"/>
            <node id="CALPULSE" address="0x6" mask="0xffffffff" permission="r" description="Calibration pulse count"
                  fw_signal="ttc_cmds_cnt_arr(6)"/>
            <node id="START" address="0x7" mask="0xffffffff" permission="r" description="START count"
                  fw_signal="ttc_cmds_cnt_arr(7)"/>
            <node id="STOP" address="0x8" mask="0xffffffff" permission="r" description="STOP count"
                  fw_signal="ttc_cmds_cnt_arr(8)"/>
            <node id="TEST_SYNC" address="0x9" mask="0xffffffff" permission="r" description="Test-sync count"
                  fw_signal="ttc_cmds_cnt_arr(9)"/>
        </node>

        <node id="L1A_ID" address="0x13" mask="0x00ffffff" permission="r" description="L1A ID (increments with every L1A and resets with EC0), used by DAQ to tag event numbers"
              fw_signal="l1id_cnt"/>

        <node id="TTC_SPY_BUFFER" address="0x14" mask="0xffffffff" permission="r" description="TTC Spy buffer -- this is filled with TTC commands (from LSB to MSB) and freezes until the user reads it out, once read out it resets and fills up again with new TTC commands received from that point on"
              fw_signal="ttc_spy_buffer" fw_read_pulse_signal="ttc_spy_reset" fw_read_pulse_length="1"/>
    </node>
    <!--end TTC module -->

    <!--Trigger module -->
    <node id="TRIGGER"  address="0x00800000"
          description="Trigger module handles everything related to sbit cluster data (link synchronization, monitoring, local triggering, matching to L1A and reporting data to DAQ)"
          fw_is_module="true"
          fw_module_file="../common/hdl/trigger/trigger.vhd"
          fw_user_clock_signal="ttc_clk_i.clk_40"
          fw_bus_clock_signal="ipb_clk_i"
          fw_bus_reset_signal="ipb_reset_i"
          fw_master_bus_signal="ipb_mosi_i"
          fw_slave_bus_signal="ipb_miso_o"
          fw_reg_addr_msb="12"
          fw_reg_addr_lsb="0">

        <node id="CTRL" address="0x0" description="Trigger control">
            <node id="MODULE_RESET" address="0x0" mask="0x80000000" permission="w"
                  description="Trigger module reset"
                  fw_signal="reset_local" fw_is_write_pulse="true" fw_write_pulse_length="1"/>
            <node id="CNT_RESET" address="0x0" mask="0x40000000" permission="w"
                  description="Trigger counter reset"
                  fw_signal="reset_cnt" fw_is_write_pulse="true" fw_write_pulse_length="1"
                  sw_ctrl_configure_set="0x1" sw_ctrl_start_set="0x1"/>
            <node id="OH_KILL_MASK" address="0x1" mask="0x00ffffff" permission="rw"
                  description="OH trigger kill mask (kills all sbits from the corresponding OHs)"
                  fw_signal="oh_mask"
                  fw_default="0x000000"/>
        </node>

        <node id="STATUS" address="0x10" description="Trigger status">
            <node id="OR_TRIGGER_RATE" address="0x0" mask="0xffffffff" permission="r"
                  description="OR-Trigger rate (Hz) -- this trigger fires whenever there's at least one valid sbit cluster on any link"
                  fw_signal="or_trigger_rate"
                  sw_monitor_warn_min_threshold="1000000"/>
            <node id="OR_TRIGGER_CNT" address="0x1" mask="0xffffffff" permission="r"
                  description="OR-Trigger count -- this trigger fires whenever there's at least one valid sbit cluster on any link"
                  fw_signal="or_trigger_cnt"/>
        </node>

        <node id="OH${OH_IDX}" address="0x100" description="Trigger link for OH ${OH_IDX}"
              generate="true" generate_size="4" generate_address_step="0x100" generate_idx_var="OH_IDX">
            <node id="TRIGGER_RATE" address="0x0" mask="0xffffffff" permission="r"
                  description="Trigger rate (Hz) -- this trigger fires whenever there's at least one valid sbit cluster"
                  fw_signal="trigger_rate(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000000"/>
            <node id="TRIGGER_CNT" address="0x1" mask="0xffffffff" permission="r"
                  description="Trigger count -- this trigger fires whenever there's at least one valid sbit cluster"
                  fw_signal="trigger_cnt(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000000"/>
            <node id="CLUSTER_SIZE_${CS_IDX}_RATE" address="0x10" mask="0xffffffff" permission="r"
                  description="Rate of cluster size ${CS_IDX} (size 0 means no sbit clusters)"
                  fw_signal="cluster_cnt_rate(${OH_IDX} * 9 + ${CS_IDX})"
                  generate="true" generate_size="9" generate_address_step="0x1" generate_idx_var="CS_IDX"/>
            <node id="CLUSTER_SIZE_${CS_IDX}_CNT" address="0x20" mask="0xffffffff" permission="r"
                  description="Count of cluster size ${CS_IDX} (size 0 means no sbit clusters)"
                  fw_signal="cluster_cnt(${OH_IDX} * 9 + ${CS_IDX})"
                  generate="true" generate_size="9" generate_address_step="0x1" generate_idx_var="CS_IDX"/>
            <node id="LINK0_NOT_VALID_CNT" address="0xa0" mask="0x0000ffff" permission="r"
                  description="Count of valid flag being 0 in the sync FIFO for link 0"
                  fw_signal="not_valid_cnt(${OH_IDX})(15 downto 0)"
                  sw_monitor_error_min_threshold="100"/>
            <node id="LINK1_NOT_VALID_CNT" address="0xa0" mask="0xffff0000" permission="r"
                  description="Count of valid flag being 0 in the sync FIFO for link 1"
                  fw_signal="not_valid_cnt(${OH_IDX})(31 downto 16)"
                  sw_monitor_error_min_threshold="100"/>
            <node id="LINK0_MISSED_COMMA_CNT" address="0xa1" mask="0x0000ffff" permission="r"
                  description="Count of missed comma character at the expected time for link 0 (this indicates an out-of-sync condition)"
                  fw_signal="missed_comma_cnt(${OH_IDX})(15 downto 0)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK1_MISSED_COMMA_CNT" address="0xa1" mask="0xffff0000" permission="r"
                  description="Count of missed comma character at the expected time for link 1 (this indicates an out-of-sync condition)"
                  fw_signal="missed_comma_cnt(${OH_IDX})(31 downto 16)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK0_OVERFLOW_CNT" address="0xa2" mask="0x0000ffff" permission="r"
                  description="Count of overflow occurances in the sync FIFO for link 0"
                  fw_signal="link_overflow_cnt(${OH_IDX})(15 downto 0)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK1_OVERFLOW_CNT" address="0xa2" mask="0xffff0000" permission="r"
                  description="Count of overflow occurances in the sync FIFO for link 1"
                  fw_signal="link_overflow_cnt(${OH_IDX})(31 downto 16)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK0_UNDERFLOW_CNT" address="0xa3" mask="0x0000ffff" permission="r"
                  description="Count of underflow occurances in the sync FIFO for link 0"
                  fw_signal="link_underflow_cnt(${OH_IDX})(15 downto 0)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK1_UNDERFLOW_CNT" address="0xa3" mask="0xffff0000" permission="r"
                  description="Count of underflow occurances in the sync FIFO for link 1"
                  fw_signal="link_underflow_cnt(${OH_IDX})(31 downto 16)"
                  sw_monitor_error_min_threshold="1"/>
            <node id="LINK0_SYNC_WORD_CNT" address="0xa4" mask="0x0000ffff" permission="r"
                  description="Count of sync words seen on link 0"
                  fw_signal="sync_word_cnt(${OH_IDX})(15 downto 0)"/>
            <node id="LINK1_SYNC_WORD_CNT" address="0xa4" mask="0xffff0000" permission="r"
                  description="Count of sync words seen on link 1"
                  fw_signal="sync_word_cnt(${OH_IDX})(31 downto 16)"/>
            <node id="DEBUG_LAST_CLUSTER_${CLUSTER_IDX}" address="0xf0" mask="0x0000ffff" permission="r"
                  description="Last cluster ${CLUSTER_IDX}"
                  fw_signal="'0' &amp; sbit_clusters_i(${OH_IDX})(${CLUSTER_IDX}).size &amp; '0' &amp; sbit_clusters_i(${OH_IDX})(${CLUSTER_IDX}).address"
                  generate="true" generate_size="8" generate_address_step="0x1" generate_idx_var="CLUSTER_IDX"/>
        </node>

    </node>
    <!--end trigger module -->

    <!--GEM System module -->
    <node id="GEM_SYSTEM"  address="0x00900000"
          description="This module is controlling GEM AMC System wide settings"
          fw_is_module="true"
          fw_module_file="../common/hdl/misc/gem_system_regs.vhd"
          fw_user_clock_signal="ipb_clk_i"
          fw_bus_clock_signal="ipb_clk_i"
          fw_bus_reset_signal="ipb_reset_i"
          fw_master_bus_signal="ipb_mosi_i"
          fw_slave_bus_signal="ipb_miso_o"
          fw_reg_addr_msb="16"
          fw_reg_addr_lsb="0">
          
        <node id="TK_LINK_RX_POLARITY" address="0x0" mask="0x00ffffff" permission="rw"
              description="RX polarity of the track/control links (bit 0 corresponds to link 0)"
              fw_signal="tk_rx_polarity" fw_default="0x000000"/>
        <node id="TK_LINK_TX_POLARITY" address="0x1" mask="0x00ffffff" permission="rw"
              description="TX polarity of the track/control links (bit 0 corresponds to link 0)"
              fw_signal="tk_tx_polarity" fw_default="0x000000"/>
        <node id="BOARD_ID" address="0x2" mask="0x0000ffff" permission="rw"
              description="Board ID that gets embedded in the AMC13 header"
              fw_signal="board_id" fw_default="0xbeef"/>
        <node id="RELEASE" address="0x3">
            <node id="MAJOR" address="0x0" mask="0x00ff0000" permission="r"
                  description="Firmware release major version"
                  fw_signal="std_logic_vector(to_unsigned(version_major, 8))"/>
            <node id="MINOR" address="0x0" mask="0x0000ff00" permission="r"
                  description="Firmware release minor version"
                  fw_signal="std_logic_vector(to_unsigned(version_minor, 8))"/>
            <node id="BUILD" address="0x0" mask="0x000000ff" permission="r"
                  description="Firmware release build version"
                  fw_signal="std_logic_vector(to_unsigned(version_build, 8))"/>
            <node id="DATE" address="0x1" mask="0xffffffff" permission="r"
                  description="Firmware release date (read as hex)"
                  fw_signal="firmware_date"/>
        </node>      

        <node id="LEGACY_SYSTEM" address="0x10000"
              description="Legacy system registers (taken from GLIB system core). These should be removed once the software is made compatible with the new system registers.">
              
            <node id="BOARD_ID" address="0x0" mask="0xffffffff" permission="r"
                  description="GLIB Board ID code"
                  fw_signal="legacy_board_id"/>
            <node id="SYSTEM_ID" address="0x1" mask="0xffffffff" permission="r"
                  description="GLIB System ID code"
                  fw_signal="legacy_sys_id"/>
            <node id="FIRMWARE_VERSION" address="0x2" mask="0xffffffff" permission="r"
                  description="GLIB firmware version + firmware date"
                  fw_signal="legacy_fw_version"/>
                  
            <!--node id="IPBus"   address="0x10" description="counters for IPBus transactions">
                <node id="Strobe"   address="0x0" description="Counters for the IPBus strobe requests">
                  <node id="OptoHybrid_0"  address="0x0"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="OptoHybrid_1"  address="0x1"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="TRK_0"         address="0x2"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="TRK_1"         address="0x3"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="Counters"      address="0x4"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                </node>
                <node id="Ack"      address="0x5" description="Counters for the IPBus acknowledgements">
                  <node id="OptoHybrid_0"  address="0x0"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="OptoHybrid_1"  address="0x1"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="TRK_0"         address="0x2"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="TRK_1"         address="0x3"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                  <node id="Counters"      address="0x4"  permission="r" description="">
                    <node id="Reset"       address="0x0"  mask="0x1"  permission="w" description=""/>
                  </node>
                </node>
            </node-->                    
        </node>
    </node>

    <!--DAQ module -->
    <node id="DAQ"  address="0x00700000"
          description="DAQ module buffers track data, builds events, analyses the data for consistency and ships off the events with all the needed headers and trailers to AMC13 over DAQLink"
          fw_is_module="true"
          fw_module_file="../common/hdl/daq/daq.vhd"
          fw_user_clock_signal="ipb_clk_i"
          fw_bus_clock_signal="ipb_clk_i"
          fw_bus_reset_signal="ipb_reset_i"
          fw_master_bus_signal="ipb_mosi_i"
          fw_slave_bus_signal="ipb_miso_o"
          fw_reg_addr_msb="8"
          fw_reg_addr_lsb="0">
          
        <node id="CONTROL"  address="0x0" description="DAQ Control">
            <node id="DAQ_ENABLE"         address="0x0" mask="0x00000001" permission="rw"
                  description="If this is set to 0, there will be no data sent to AMC13 and TTS state will always be READY (0x8)"
                  fw_signal="daq_enable" fw_default="0b0"/>
            <node id="DAQ_LINK_RESET"     address="0x0" mask="0x00000004" permission="rw"
                  description="Directly connected to DAQLink module reset port. BU is
                               advising against ever using it except for powerup, but it
                               may clear some error conditions (like daqlink_almost_ful
                               stuck at 1). AMC13 reset is probably required after this."
                  fw_signal="reset_daqlink_ipb" fw_default="0b0"/>
            <node id="RESET"              address="0x0" mask="0x00000008" permission="rw"
                  description="Clears all FIFOs, state flags and counters. It also stops and
                               resets all state machines (no events will be built, recorded
                               or sent during reset)
                               When set to 1, it will be held in reset state until 0 is
                               explicitly written (this can be changed in the future if
                               necessary)"
                  fw_signal="reset_local" fw_default="0b0"/>
            <node id="TTS_OVERRIDE"       address="0x0" mask="0x000000f0" permission="rw"
                  description="When not 0, it will override the GLIB TTS state with the
                               provided value (e.g. writing 0x8 will force GLIB to always be
                               in TTS READY state)"
                  fw_signal="tts_override" fw_default="0x0"/>
            <node id="INPUT_ENABLE_MASK"  address="0x0" mask="0xffffff00" permission="rw"
                  description="This is a bitmask telling GLIB to enable certain inputs (least
                               significant bit is input 0). Only first is enabled by default"
                  fw_signal="input_mask" fw_default="0x1"/>
            <node id="DAV_TIMEOUT"        address="0x6"  mask="0x00ffffff" permission="rw"
                  description="This setting controls how long DAQ will wait for individual
                               inputs to report data before calling it timed-out  (if timeout
                               occurs a header and trailer for that chamber will still be
                               inserted and timeout flag will be set there, though no VFAT
                               payload will be present). Units = clock cycles @ 25MHz
                               (current DAQLink clk frequency)"
                  fw_signal="dav_timeout" fw_default="0x3d090"/>
        </node>
        
        <node id="STATUS"  address="0x1" description="DAQ global status registers">
            <node id="DAQ_LINK_RDY"    address="0x0"  mask="0x00000001" permission="r"
                  description="When this is 1, it means that GLIB is in good communication
                               with AMC13. It must be 1 for GLIB to be able to send data."
                  fw_signal="daq_ready"/>
            <node id="DAQ_CLK_LOCKED"  address="0x0"  mask="0x00000002" permission="r"
                  description="This flag is 1 if DAQ clock is locked at this moment"
                  fw_signal="daq_clk_locked_i"/>
            <node id="TTC_RDY"         address="0x0"  mask="0x00000004" permission="r"
                  description="This flag is 1 if TTC clock MMCM is locked"
                  fw_signal="ttc_status_i.mmcm_locked"/>
            <node id="DAQ_LINK_AFULL"       address="0x0"  mask="0x00000008" permission="r"
                  description="This bit comes directly from DAQLink module, indicating
                               that its internal buffers are almost full. No events will be sent
                               when this bit is 1 (though events can still be built and
                               stored in the Input and Event FIFOs)"
                  fw_signal="daq_almost_full"
                  sw_monitor_error_min_threshold="1"/>
            <node id="DAQ_OUTPUT_FIFO_HAD_OVERFLOW"       address="0x0"  mask="0x00000010" permission="r"
                  description="This bit is set if DAQ output FIFO has ever been full (critical -- data loss)"
                  fw_signal="err_daqfifo_full"
                  sw_monitor_error_min_threshold="1"/>
            <node id="TTC_BC0_LOCKED"       address="0x0"  mask="0x00000020" permission="r"
                  description="This bit is set if BC0 is currently locked (last BC0 arrived at the expected time)"
                  fw_signal="ttc_status_i.bc0_status.locked"/>
            <node id="L1A_FIFO_HAD_OVERFLOW"       address="0x0"  mask="0x00800000" permission="r"
                  description="This bit is latched whenever L1A FIFO overflow is asserted.
                               This means that one or more L1As were lost, so we are
                               out-of-sync: resync or reset is needed"
                  fw_signal="err_l1afifo_full"
                  sw_monitor_error_min_threshold="1"/>
            <node id="L1A_FIFO_IS_UNDERFLOW"       address="0x0"  mask="0x01000000" permission="r"
                  description="L1A FIFO is in underflow at this moment (this bit is not latched)"
                  fw_signal="l1afifo_underflow"
                  sw_monitor_error_min_threshold="1"/>
            <node id="L1A_FIFO_IS_FULL"       address="0x0"  mask="0x02000000" permission="r"
                  description="L1A FIFO is full at this moment (this bit is not latched)"
                  fw_signal="l1afifo_full"
                  sw_monitor_error_min_threshold="1"/>
            <node id="L1A_FIFO_IS_NEAR_FULL"       address="0x0"  mask="0x04000000" permission="r"
                  description="This bit gets asserted when L1A FIFO gets 75% full and deasserted when it gets down to 50%"
                  fw_signal="l1afifo_near_full"/>
            <node id="L1A_FIFO_IS_EMPTY"       address="0x0"  mask="0x08000000" permission="r"
                  description="L1A FIFO is empty at this moment (this bit is not latched)"
                  fw_signal="l1afifo_empty"/>
            <node id="TTS_STATE"       address="0x0"  mask="0xf0000000" permission="r"
                  description="Current TTS state (READY, BUSY, ERROR, WARN, OUT-OF-SYNC)"
                  fw_signal="tts_state"/>
        </node>
        
        <node id="EXT_STATUS"  address="0x2" description="DAQ global extended status registers">
            <node id="NOTINTABLE_ERR"  address="0x0"  mask="0x0000ffff" permission="r"
                  description="This counter is counting DAQLink GTX/GTH not-in-table errors"
                  fw_signal="daq_notintable_err_cnt"/>
            <node id="DISPER_ERR"      address="0x1"  mask="0x0000ffff" permission="r"
                  description="This counter is counting DAQLink GTX/GTH dispersion errors"
                  fw_signal="daq_disper_err_cnt"/>
            <node id="L1AID"           address="0x2"  mask="0x00ffffff" permission="r"
                  description="Current L1A ID (similar to event number, but this may be a bit ahead of that if we're still waiting for data for unprocessed L1As)"
                  fw_signal="ttc_daq_cntrs_i.l1id"/>
            <node id="EVT_SENT"        address="0x3"  mask="0xffffffff" permission="r"
                  description="Number of events shipped out to DAQLink"
                  fw_signal="std_logic_vector(cnt_sent_events)"/>
            <node id="MAX_DAV_TIMER"   address="0x5"  mask="0x00ffffff" permission="r"
                  description="This indicates the maximum amount of time that DAQ had
                               to wait for all inputs to report data (can be used to optimize
                               DAV timeout setting). Units = clock cycles @ DAQ clock frequency (currently using 40.08MHz TTC clock)
                               (current DAQLink clk frequency)"
                  fw_signal="std_logic_vector(max_dav_timer)"/>
            <node id="LAST_DAV_TIMER"  address="0x6"  mask="0x00ffffff" permission="r"
                  description="This indicates how DAQ had to wait for all inputs to report
                               data for the last event (mostly for debugging). Units = clock
                               cycles @ DAQ clock frequency (currently using 40.08MHz TTC clock)"
                  fw_signal="std_logic_vector(last_dav_timer)"/>
        </node>

        <node id="EXT_CONTROL"  address="0xe" description="DAQ global extended configuration registers">
            <node id="RUN_TYPE"       address="0x1"  mask="0x0f000000" permission="rw"
                  description="User settable run type that gets embedded into the AMC header"
                  fw_signal="run_type" fw_default="0x0"/>
            <node id="RUN_PARAMS"     address="0x1"  mask="0x00ffffff" permission="rw"
                  description="User settable run params that gets embedded into the AMC header"
                  fw_signal="run_params" fw_default="0x000000"/>
        </node>

        <node id="OH${OH_IDX}"  address="0x10"
              description="Link specific registers for OH${OH_IDX}"
              generate="true" generate_size="4" generate_address_step="0x10" generate_idx_var="OH_IDX">
            
            <node id="CONTROL"  address="0x0">
                <node id="EOE_TIMEOUT" address="0x3"  mask="0x00ffffff" permission="rw"
                      description="Units = clock cycles @ 160MHz. 
                                   If no new data was received in this amount of time, GLIB
                                   will close the current event and report it to DAQ. This is one
                                   of the two ways to close an event, the other is to get new
                                   data with different BX number"
                      fw_signal="input_control_arr(${OH_IDX}).eb_timeout_delay" fw_default="0x0030d4"/>
            </node>

            <node id="STATUS"  address="0x0">
                <node id="VFAT_MIXED_EC"    mask="0x00000002" permission="r"
                      description="There was at least one event with mixed VFAT Event IDs"
                      fw_signal="input_status_arr(${OH_IDX}).err_mixed_vfat_ec"/>
                <node id="VFAT_MIXED_BC"  mask="0x00000004" permission="r"
                      description="There was at least one event with mixed VFAT BX IDs"
                      fw_signal="input_status_arr(${OH_IDX}).err_mixed_vfat_bc"/>
                <node id="OH_MIXED_BC"         mask="0x00000008" permission="r"
                      description="There was at least one event with mixed OH BX IDs (OH BX
                                   ID is reported for every VFAT block, but not sent to
                                   AMC13)."
                      fw_signal="input_status_arr(${OH_IDX}).err_mixed_oh_bc"/>

                <node id="VFAT_TOO_MANY"      mask="0x00000010" permission="r"
                      description="Corruption: more than 24 VFATs in event"
                      fw_signal="input_status_arr(${OH_IDX}).err_event_bigger_than_24"/>
                <node id="VFAT_SMALL_BLOCK"   mask="0x00000020" permission="r"
                      description="Corruption: VFAT block smaller than 192bits"
                      fw_signal="input_status_arr(${OH_IDX}).err_vfat_block_too_small"/>
                <node id="VFAT_LARGE_BLOCK"   mask="0x00000040" permission="r"
                      description="Corruption: VFAT block bigger than 192bits"
                      fw_signal="input_status_arr(${OH_IDX}).err_vfat_block_too_big"/>
                <node id="VFAT_NO_MARKER"     mask="0x00000080" permission="r"
                      description="Corruption: VFAT marker not detected.
                                   There was at least one VFAT block not conforming to the
                                   pattern of Axxx Cxxx Exxx... (see VFAT data format)
                                   Note that this data will still be included in the current event
                                   and sent to AMC13, but it will not be considered in
                                   end­of­event detection"
                      fw_signal="input_status_arr(${OH_IDX}).err_corrupted_vfat_data"/>
                <node id="INPUT_FIFO_HAD_OFLOW"   mask="0x00000100" permission="r"
                      description="Critical: Input FIFO overflow occurred.
                                   This bit is latched if Input FIFO was ever full when receiving
                                   new data – this means data was lost.
                                   TTS ERROR is asserted when this bit is 1"
                      fw_signal="input_status_arr(${OH_IDX}).err_infifo_full"/>
                <node id="INPUT_FIFO_HAD_UFLOW"   mask="0x00000200" permission="r"
                      description="Critical: Input FIFO underflow occurred.
                                   This bit is latched if Input FIFO underflow was ever
                                   detected. This means that Event FIFO indicated that there
                                   should be more data than was stored in Input FIFO. This
                                   might happen due to overflow or some other malfunction.
                                   TTS ERROR is asserted when this bit is 1"
                      fw_signal="input_status_arr(${OH_IDX}).err_infifo_underflow"/>
                <node id="EVENT_FIFO_HAD_OFLOW"   mask="0x00000400" permission="r"
                      description="Critical: Event FIFO overflow occurred.
                                   This bit is latched if Event FIFO was ever full when trying to
                                   build a new event. This means data was lost.
                                   It’s not likely that this will ever be asserted because Input
                                   FIFO should overflow first.
                                   TTS ERROR is asserted when this bit is 1"
                      fw_signal="input_status_arr(${OH_IDX}).err_evtfifo_full"/>
                <node id="EVT_SIZE_ERR"           mask="0x00000800" permission="r"
                      description="Critical: Event size overflow occurred.
                                   This bit is latched if there was an event containing more
                                   than 4096 VFAT blocks. Input FIFO and Event FIFO will be
                                   out­of­sync. This might happen if end­of­event is not
                                   detected properly or for whatever reason GLIB is receiving
                                   a stream of VFAT blocks indicating that they belong to the
                                   same event (EC/BC is the same)
                                   TTS ERROR is asserted when this bit is 1"
                      fw_signal="input_status_arr(${OH_IDX}).err_event_too_big"/>
                <node id="TTS_STATE"           mask="0x0000f000" permission="r"
                      description="Input TTS state (gets integrated into global TTS state later)"
                      fw_signal="input_status_arr(${OH_IDX}).tts_state"/>
                <node id="INPUT_FIFO_IS_UFLOW"    mask="0x01000000" permission="r"
                      description="Current status: Input FIFO is in underflow"
                      fw_signal="input_status_arr(${OH_IDX}).infifo_underflow"/>
                <node id="INPUT_FIFO_IS_FULL"     mask="0x02000000" permission="r"
                      description="Current status: Input FIFO is full"
                      fw_signal="input_status_arr(${OH_IDX}).infifo_full"/>
                <node id="INPUT_FIFO_IS_AFULL"    mask="0x04000000" permission="r"
                      description="Current status: Input FIFO is near­full (asserted at 75% and deasserted at 50%)"
                      fw_signal="input_status_arr(${OH_IDX}).infifo_near_full"/>
                <node id="INPUT_FIFO_IS_EMPTY"    mask="0x08000000" permission="r"
                      description="Current status: Input FIFO is empty"
                      fw_signal="input_status_arr(${OH_IDX}).infifo_empty"/>
                <node id="EVENT_FIFO_IS_UFLOW"    mask="0x10000000" permission="r"
                      description="Current status: Event FIFO is in underflow"
                      fw_signal="input_status_arr(${OH_IDX}).evtfifo_underflow"/>
                <node id="EVENT_FIFO_IS_FULL"     mask="0x20000000" permission="r"
                      description="Current status: Event FIFO is full"
                      fw_signal="input_status_arr(${OH_IDX}).evtfifo_full"/>
                <node id="EVENT_FIFO_IS_AFULL"    mask="0x40000000" permission="r"
                      description="Current status: Event FIFO is near­full (asserted at 75% and deasserted at 50%)"
                      fw_signal="input_status_arr(${OH_IDX}).evtfifo_near_full"/>
                <node id="EVENT_FIFO_IS_EMPTY"    mask="0x80000000" permission="r"
                      description="Current status: Event FIFO is empty"
                      fw_signal="input_status_arr(${OH_IDX}).evtfifo_empty"/>
            </node>

            <node id="COUNTERS">
                <node id="CORRUPT_VFAT_BLK_CNT"  address="0x1" mask="0xffffffff" permission="r"
                      description="This counter is incremented when a VFAT block does not
                                   conform to the pattern of Axxx Cxxx Exxx... (see VFAT
                                   data format)
                                   Note that this data is still included in events and sent to
                                   AMC13, but it does not participate in end-of-event
                                   detection."
                      fw_signal="input_status_arr(${OH_IDX}).cnt_corrupted_vfat"/>
                <node id="EVN"                   address="0x2" mask="0x00ffffff" permission="r"
                      description="Current event number of the event builder.
                                   This counter starts at 1 and increments with each
                                   end-of-event detection. This number should be similar to
                                   the number of events sent to AMC13 in normal operation,
                                   but it might not always be exactly the same because there's
                                   some latency between building an event and sending it. In
                                   addition, event sending could stop due to DAQ FIFO being
                                   almost full or DAQLink not being ready."
                      fw_signal="input_status_arr(${OH_IDX}).eb_event_num"/>
                <node id="MAX_EOE_TIMER"         address="0x7" mask="0x00ffffff" permission="r"
                      description="Units = clock cycles @ 160MHz. 
                                   This indicates the maximum amount of time that event
                                   builder took to build and close the event. Note: this is
                                   mostly for debugging, most of the time it should be equal
                                   to 'End of event timeout'"
                      fw_signal="input_status_arr(${OH_IDX}).eb_max_timer"/>
                <node id="LAST_EOE_TIMER"        address="0x8" mask="0x00ffffff" permission="r"
                      description="Units = clock cycles @ 160MHz. 
                                   This shows how long event builder took to build and close
                                   the last event. Note: this is mostly for debugging, but could
                                   be used to tune the 'end of event timeout'"
                      fw_signal="input_status_arr(${OH_IDX}).eb_last_timer"/>
            </node>

            <node id="LASTBLOCK${BLOCK_IDX}"  address="0x9" permission="r" mask="0xffffffff"
                  description="contains the last 192+32 bits received from the VFAT and OH"
                  generate="true" generate_size="7" generate_address_step="0x1" generate_idx_var="BLOCK_IDX"
                  fw_signal="input_status_arr(${OH_IDX}).ep_vfat_block_data(${BLOCK_IDX})">
            </node>
        </node>
    </node>
    
    <!-- OH link module -->
    <node id="OH_LINKS"  address="0x00600000"
          description="OH Link monitoring registers"
          fw_is_module="true"
          fw_module_file="../common/hdl/oh/oh_link_regs.vhd"
          fw_user_clock_signal="clk_i"
          fw_bus_clock_signal="ipb_clk_i"
          fw_bus_reset_signal="ipb_reset_i"
          fw_master_bus_signal="ipb_mosi_i"
          fw_slave_bus_signal="ipb_miso_o"
          fw_reg_addr_msb="12"
          fw_reg_addr_lsb="0">
        <node id="CTRL" address="0x0" description="OH Link control">
            <node id="CNT_RESET" address="0x0" mask="0x80000000" permission="w" description="Counter reset"
                  fw_signal="reset_local" fw_is_write_pulse="true" fw_write_pulse_length="1"/>
            <node id="DEBUG_CLK_CNT_RESET" address="0x0" mask="0x40000000" permission="w" description="Debug clocks counter reset"
                  fw_signal="debug_clk_reset" fw_is_write_pulse="true" fw_write_pulse_length="1"/>
        </node>

        <node id="OH${OH_IDX}" address="0x100" description="Links for OH ${OH_IDX}"
              generate="true" generate_size="4" generate_address_step="0x100" generate_idx_var="OH_IDX">
            <node id="TRACK_LINK_ERROR_CNT" address="0x0" mask="0xffffffff" permission="r"
                  description="Number of times this link didn't see the correct comma character at the correct time"
                  fw_signal="tk_error_cnt_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="100"/>
            <node id="VFAT_BLOCK_CNT" address="0x1" mask="0xffffffff" permission="r"
                  description="Number VFAT blocks received"
                  fw_signal="evt_rcvd_cnt_arr(${OH_IDX})"/>

            <node id="TRACK_LINK_TX_SYNC_OVF_CNT" address="0x2" mask="0xffffffff" permission="r"
                  description="Number of overflow occurences in the track tx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tk_tx_ovf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRACK_LINK_TX_SYNC_UNF_CNT" address="0x3" mask="0xffffffff" permission="r"
                  description="Number of underflow occurences in the track tx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tk_tx_unf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRACK_LINK_RX_SYNC_OVF_CNT" address="0x4" mask="0xffffffff" permission="r"
                  description="Number of overflow occurences in the track rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tk_rx_ovf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRACK_LINK_RX_SYNC_UNF_CNT" address="0x5" mask="0xffffffff" permission="r"
                  description="Number of underflow occurences in the track rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tk_rx_unf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRIG0_LINK_RX_SYNC_OVF_CNT" address="0x6" mask="0xffffffff" permission="r"
                  description="Number of overflow occurences in the trigger link0 rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tr0_rx_ovf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRIG0_LINK_RX_SYNC_UNF_CNT" address="0x7" mask="0xffffffff" permission="r"
                  description="Number of underflow occurences in the trigger link0 rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tr0_rx_unf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRIG1_LINK_RX_SYNC_OVF_CNT" address="0x8" mask="0xffffffff" permission="r"
                  description="Number of overflow occurences in the trigger link1 rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tr1_rx_ovf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>
            <node id="TRIG1_LINK_RX_SYNC_UNF_CNT" address="0x9" mask="0xffffffff" permission="r"
                  description="Number of underflow occurences in the trigger link1 rx synchronization FIFO (should be 0, otherwise there's something wrong with clocks)"
                  fw_signal="sync_tr1_rx_unf_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1"/>

            <node id="TRACK_LINK_NOT_IN_TABLE_CNT" address="0xa" mask="0xffffffff" permission="r"
                  description="Number of not-in-table errors in the tracking rx link"
                  fw_signal="tk_not_in_table_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>
            <node id="TRACK_LINK_DISPERR_CNT" address="0xb" mask="0xffffffff" permission="r"
                  description="Number of dispersion errors in the tracking rx link"
                  fw_signal="tk_disperr_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>
            <node id="TRIG0_LINK_NOT_IN_TABLE_CNT" address="0xc" mask="0xffffffff" permission="r"
                  description="Number of not-in-table errors in the trigger link0 rx"
                  fw_signal="tr0_not_in_table_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>
            <node id="TRIG0_LINK_DISPERR_CNT" address="0xd" mask="0xffffffff" permission="r"
                  description="Number of dispersion errors in the trigger link0 rx"
                  fw_signal="tr0_disperr_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>
            <node id="TRIG1_LINK_NOT_IN_TABLE_CNT" address="0xe" mask="0xffffffff" permission="r"
                  description="Number of not-in-table errors in the trigger link1 rx"
                  fw_signal="tr1_not_in_table_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>
            <node id="TRIG1_LINK_DISPERR_CNT" address="0xf" mask="0xffffffff" permission="r"
                  description="Number of dispersion errors in the trigger link1 rx"
                  fw_signal="tr1_disperr_arr(${OH_IDX})"
                  sw_monitor_warn_min_threshold="1000"/>

            <node id="DEBUG_CLK_CNT" address="0x10" mask="0xffffffff" permission="r"
                  description="Clock debug counter -- the lowest 16 bits are counting track/control RX clocks and the top 16 bits are counting the 160MHz TTC clocks"
                  fw_signal="debug_clk_cnt_arr(${OH_IDX})"/>

        </node>
    </node>

    <!--OptoHybrid module -->
    <node id="OH"  address="0x00400000"
          description="Optohybrid Registers"
          fw_is_module="true"
          fw_is_module_external="true">
                    
        <node id="OH${OH_IDX}"  address="0x0" description="Optohybrid ${OH_IDX}"
              generate="true" generate_size="4" generate_address_step="0x00010000" generate_idx_var="OH_IDX">

            <node id="COUNTERS"  address="0xa000"
                    description="Counters provided on the OptoHybrid">       

                <node id="CRC"  address="0x24" description="Counters related to the VFAT CRC values">
                    <node id="VALID"      address="0x0" description="Counter for each VFAT number of data packets with valid CRC">
                        <node id="VFAT${VFAT_IDX}"   address="0x00"  permission="r" description="CRC counters for the tracking data for VFAT${VFAT_IDX}"
                              generate="true" generate_size="24" generate_address_step="0x1" generate_idx_var="VFAT_IDX">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"
                                  description="write any value to the register to reset the counter
                                               Use mask to only allow writing to the first bit"/>
                        </node>
                    </node>
                    
                    <node id="INCORRECT" address="0x18"
                          description="Counter for each VFAT number of data packets with incorrect CRC">            
                        <node id="VFAT${VFAT_IDX}"   address="0x00"  permission="r" description="CRC counters for the tracking data for VFAT${VFAT_IDX}"
                              generate="true" generate_size="24" generate_address_step="0x1" generate_idx_var="VFAT_IDX">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"
                                  description="write any value to the register to reset the counter
                                               Use mask to only allow writing to the first bit"/>
                        </node>
                    </node>
                </node>

                <node id="WB"  address="0x00" description="Counters related to the OptoHybrid wishbone">
                  <node id="MASTER"  address="0x0">
                    <node id="Strobe"  address="0x0" description="">
                      <node id="GTX"      address="0x0"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="ExtI2C"   address="0x1"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="Scan"     address="0x2"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="DAC"      address="0x3"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>                    
                    </node>
                    <node id="Ack"  address="0x4" description="">
                      <node id="GTX"      address="0x0"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="ExtI2C"   address="0x1"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="Scan"     address="0x2"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                      
                      <node id="DAC"      address="0x3"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>
                    </node>
                  </node>
                  
                  <node id="SLAVE"  address="0x8"
                        description="">
                    <node id="Strobe"  address="0x0" description="">
                      <node id="I2C0"  address="0x0"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C1"  address="0x1"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C2"  address="0x2"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C3"  address="0x3"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C4"  address="0x4"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C5"  address="0x5"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="ExtI2C"   address="0x6"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Scan"     address="0x7"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="T1"       address="0x8"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="DAC"       address="0x9"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="ADC"       address="0xa"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Clocking"  address="0xb"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Counters"  address="0xc"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="System"    address="0xd"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>                    
                    </node>
                    <node id="Ack"  address="0xe" description="">
                      <node id="I2C0"  address="0x0"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C1"  address="0x1"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C2"  address="0x2"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C3"  address="0x3"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C4"  address="0x4"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="I2C5"  address="0x5"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="ExtI2C"   address="0x6"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Scan"     address="0x7"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="T1"       address="0x8"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="DAC"       address="0x9"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="ADC"       address="0xa"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Clocking"  address="0xb"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="Counters"  address="0xc"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>

                      <node id="System"    address="0xd"  permission="r">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                      </node>                    
                    </node>
                  </node>                
                </node>
          
                <node id="T1"  address="0x54"
                        description="Counters related to the OptoHybrid T1 signals">
                    <node id="TTC"       address="0x00"
                            description="T1 signals received from the GLIB TTC decoder
                                        by way of the uTCA backplane (AMC13)">
                        <node id="L1A"      address="0x0"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="CalPulse" address="0x1"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="Resync"   address="0x2"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="BC0"      address="0x3"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>                                        
                    </node>
                    
                    <node id="INTERNAL"  address="0x04"
                            description="T1 signals generated by the OptoHybrid firmware">

                        <node id="L1A"      address="0x0"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="CalPulse" address="0x1"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="Resync"   address="0x2"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="BC0"      address="0x3"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>                                        

                    </node>

                    <node id="EXTERNAL"  address="0x08"
                            description="T1 signals recieved from an external source">

                        <node id="L1A"      address="0x0"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="CalPulse" address="0x1"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="Resync"   address="0x2"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="BC0"      address="0x3"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>                                        

                    </node>
                    <node id="LOOPBACK"  address="0x0c"
                            description="T1 signals sent in loopback mode">

                        <node id="L1A"      address="0x0"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="CalPulse" address="0x1"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="Resync"   address="0x2"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="BC0"      address="0x3"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>                                        

                    </node>
                    <node id="SENT"      address="0x10"
                            description="T1 signals sent to the GEB (VFATs)">

                        <node id="L1A"      address="0x0"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="CalPulse" address="0x1"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="Resync"   address="0x2"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>
                        <node id="BC0"      address="0x3"  permission="r">
                            <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                        </node>                                        

                    </node>
                </node>

                <node id="GTX"  address="0x68"
                        description="Counters related to the OptoHybrid optical links">

                    <node id="TRK_ERR"   address="0x0"  permission="r"
                            description="Error counter on the tracking data optical link">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                    </node>

                    <node id="TRG_ERR"   address="0x2"  permission="r"
                            description="Error counter on the trigger data optical link">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                    </node>

                    <node id="DATA_Packets"   address="0x4"  permission="r"
                            description="Number of received data packets counter on the optical link">
                        <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                    </node>
                    
                </node>           
                
                <node id="QPLL_LOCK"           address="0x6B"  permission="rw">
                    <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                </node>
                <node id="QPLL_FPGA_PLL_LOCK"  address="0x6C"  permission="rw">
                    <node id="Reset"  address="0x0"  mask="0x1"  permission="w"/>
                </node>                         
            </node> <!-- end of COUNTERS -->


            <node id="CONTROL"  address="0xb000"
                description="Control registers of the OptoHybrid">

                  <node id="VFAT"  address="0x0"  permission="rw"
                    description="Control on the OptoHybrid related to the VFATs">
                    <node id="MASK"  address="0x0"  mask="0xffffffff"  permission="rw"
                          description="Masks individual VFATs from sending tracking data packets"/>
                    <node id="SBIT_MASK" address="0x4"  mask="0xffffffff"  permission="rw"
                          description="Allows to mask individual VFAT2s for SBits data readout"/>
                    <node id="RESET"  address="0x3"  mask="0x1"  permission="w"
                          description="Returns to a 0 state"/>
                  </node>
                  <node id="TRIGGER" address="0x1" permission="rw"
                        description="Trigger options for the OptoHybrid">
                    <node id="SOURCE"  address="0x0"  mask="0x7"  permission="rw"
                          description="Selects the source of T1 signals sent to the GEB (3 bits [0,4]:
                                       0: T1 from GLIB TTC decoder over backplane (AMC13)
                                       1: T1 from OptoHybrid firmware
                                       2: T1 from external source
                                       3: Internal loopback on S-bits
                                       4: Logical OR of all sources"/>
                    <node id="LOOPBACK"  address="0x1"  mask="0x1f"  permission="rw"
                          description="Selects the S-bit source to loop back  (5 bits)"/>
                  </node>
                  
                  <!-- register only in V2A -->
                  <node id="CLOCK"  address="0x4"  permission="rw"
	                description="Control on the OptoHybrid related to the clocking">
                    <node id="REF_CLK"  address="0x0"  mask="0x3"  permission="rw"
                          description="Select the reference clock source (3 bits):
                                       0: on board oscillator
                                       1: GTX recovered clock
                                       2: external clock"/>
                  </node>                  
                  
                  <node id="OUTPUT"  address="0x5"  permission="rw"
                    description="Control on the OptoHybrid related to the SBits sent out">
                    <node id="SBits"  address="0x0"  permission="rw"
                          description="Select the SBit sources to send out (30 bits, maximum 6 may be set high)"/>
                  </node>
                  
                  <node id="THROTTLE"  address="0x6"  mask="0xffffffff"  permission="rw"
	                      description="Throttle the triggers sent to the GEB "/>
                  
                  <node id="ZS"  address="0x7"  mask="0x00000001"  permission="rw"
      	                description="Enable/disable zero-suppression"/>                  
            </node> <!-- end of CONTROL -->
    
            <node id="STATUS"  address="0xc000"
                    description="Status registers of the OptoHybrid">

                <node id="FW"  address="0x0"  permission="r"
	              description="Firmware version on the OH"/>

                <!-- registers only in V2A -->
                <node id="FPGA_PLL_LOCK"  address="0x1"  mask="0x1"  permission="r"
                      description="Returns the lock status of the FPGA clock PLL"/>
                <node id="EXT_PLL_LOCK"   address="0x2"  mask="0x1"  permission="r"
                      description="Returns the lock status of the external clock PLL"/>
                <node id="CDCE_LOCK"      address="0x3"  mask="0x1"  permission="r"
                      description="Returns the lock status of the CDCE"/>
                <node id="GTX_LOCK"       address="0x4"  mask="0x1"  permission="r"
                      description="Returns the lock status of the recovered clock (GTX)"/>


                <!-- registers only in V2B -->
                <node id="QPLL_LOCK"            address="0x1"  mask="0x1"  permission="r"
                      description="Returns the lock status of the QPLL"/>
                <node id="QPLL_FPGA_PLL_LOCK"   address="0x2"  mask="0x1"  permission="r"
                      description="Returns the lock status of the QPLL to FPGA clock PLL"/>                
            </node> <!-- end of STATUS -->
            
            <node id="T1Controller"  address="0x3000"
                    description="T1 controller provided on the OptoHybrid">
                    
                <node id="TOGGLE" address="0x0"  mask="0x1"  permission="w"
                        description="Toggle the T1 controller on/off"/>
                <node id="MODE"   address="0x1"  mask="0x7"  permission="rw"
                        description="3 bits to select the mode:
                                     0: Send N T1 commands of type type with an interval of interval BXs.
                                     1: Send N packets composed of a Calpulse followed by an LV1A separated by delay BXs.
                                     2: Send T1 commands according to a pattern defined by the sequence registers"/>

                <node id="TYPE" address="0x2"  mask="0xf" permission="rw"
                        description="4 bits to select the type of T1 signal (only for mode 0 and 1)
                                     0: L1A
                                     1: CalPulse
                                     2: Resync
                                     3: BC0"/>
                <node id="NUMBER"   address="0x3"  mask="0xffffffff"  permission="rw"
                       description="Number of repetitions to send (only for mode 0 and 1)
                                    default is 0 = infinite"/>
                <node id="INTERVAL" address="0x4"  mask="0xffffffff"  permission="rw"
                        description="How many BX between signals (only for mode 0 and 1)
                                     Minimum 3"/>
                <node id="DELAY"   address="0x5"  mask="0xffffffff"  permission="rw"
                        description="Number of clock cycles between CalPulse and L1A (only for mode 1).
                                     Between 3 clock cycles and INTERVAL - 3 clock cycles "/>

                <node id="Sequence"  address="0x6"  permission="rw"
                        description="Define sequences of signals to generate (only for mod 2),
                                     64 bit patterns for each signal">

                    <node id="L1A"       address="0x1"  permission="rw"
                            description="L1A sequence to generate">
                        <node id="LSB"  address="0x0"  mask="0xffffffff"  permission="rw"/>
                        <node id="MSB"  address="0x1"  mask="0xffffffff"  permission="rw"/>
                    </node>
                    <node id="CalPulse"  address="0x8"  permission="rw"
                            description="CalPulse sequence to generate">
                        <node id="LSB"  address="0x0"  mask="0xffffffff"  permission="rw"/>
                        <node id="MSB"  address="0x1"  mask="0xffffffff"  permission="rw"/>
                    </node>
                    <node id="Resync"    address="0xa"  permission="rw"
                            description="Resyc sequence to generate">
                        <node id="LSB"  address="0x0"  mask="0xffffffff"  permission="rw"/>
                        <node id="MSB"  address="0x1"  mask="0xffffffff"  permission="rw"/>
                    </node>
                    <node id="BC0"       address="0xc"  permission="rw"
                            description="BC0 sequence to generate">
                        <node id="LSB"  address="0x0"  mask="0xffffffff"  permission="rw"/>
                        <node id="MSB"  address="0x1"  mask="0xffffffff"  permission="rw"/>
                    </node>
                </node>

                <node id="MONITOR"    address="0xe"  mask="0xf"  permission="rw"
                        description="Status monitor for the T1 controller (4 bits):
                                     0: nothing running
                                     1: mode 1 running
                                     2: mode 2 running
                                     3: mode 3 running"/>

                <node id="RESET"    address="0xF"  mask="0xffffffff"  permission="rw" description="T1 controller reset"/>
            </node> <!-- end of T1CONTROLLER -->

            <node id="ADC"  address="0x8000000" description="ADC provided on the OptoHybrid">
                <node id="ADC0"  address="0x0"  permission="r"
                      description="Returns the value from the ADC for channel 0"/>
                <node id="ADC1"  address="0x1"  permission="r"
                      description="Returns the value from the ADC for channel 1"/>
                <node id="ADC2"  address="0x2"  permission="r"
                      description="Returns the value from the ADC for channel 2"/>
                <node id="ADC3"  address="0x3"  permission="r"
                      description="Returns the value from the ADC for channel 3"/>
                <node id="ADC4"  address="0x4"  permission="r"
                      description="Returns the value from the ADC for channel 4"/>
                <node id="ADC5"  address="0x5"  permission="r"
                      description="Returns the value from the ADC for channel 5"/>
                <node id="ADC6"  address="0x6"  permission="r"
                      description="Returns the value from the ADC for channel 6"/>
                <node id="ADC7"  address="0x7"  permission="r"
                      description="Returns the value from the ADC for channel 7"/>
                <node id="ADC8"  address="0x8"  permission="r"
                      description="Returns the value from the ADC for channel 8"/>
                <node id="ADC9"  address="0x9"  permission="r"
                      description="Returns the value from the ADC for channel 9"/>
                <node id="ADC10"  address="0xa"  permission="r"
                      description="Returns the value from the ADC for channel 10"/>
                <node id="ADC11"  address="0xb"  permission="r"
                      description="Returns the value from the ADC for channel 11"/>
                <node id="ADC12"  address="0xc"  permission="r"
                      description="Returns the value from the ADC for channel 12"/>
                <node id="ADC13"  address="0xd"  permission="r"
                      description="Returns the value from the ADC for channel 13"/>
                <node id="ADC14"  address="0xe"  permission="r"
                      description="Returns the value from the ADC for channel 14"/>
                <node id="ADC15"  address="0xf"  permission="r"
                      description="Returns the value from the ADC for channel 15"/>            
            </node>

            <node id="ScanController"  address="0x2000000" description="Module to perform threshold and latency scans in the firmware">
                <node id="THLAT"  address="0x0000000"  permission="rw"
                      description="Control the onboard threshold/latency scan routine">
                  <node id="START"  address="0x0"  mask="0x1"  permission="w"
                        description="Start the specified scan routine
                                     Will also empty the results FIFO from the previous scan"/>
                  <node id="MODE"  address="0x1"  mask="0xf"  permission="rw"
                        description="Select the scan mode (4 bits):
                                     0: Threshold scan (per VFAT)
                                     1: Threshold scan (per channel)
                                     2: Lateny scan
                                     3: S-curve scan (per channel)"/>
                  <node id="CHIP"  address="0x2"  mask="0x1f"  permission="rw"
                        description="Select which VFAT2 to scan (5 bits [0,23])"/>
                  <node id="CHAN"  address="0x3"  mask="0xff"  permission="rw"
                        description="Select which channel to do a per channel threshold scan on (8 bits [0,255])
                                     (only for per-channel threshold scan)"/>
                  <node id="MIN"  address="0x4"  mask="0xf"  permission="rw"
                        description="Minimum value of the register to scan from (8 bits [0,255])
                                     Default: 0x0"/>
                  <node id="MAX"  address="0x5"  mask="0xf"  permission="rw"
                        description="Maximum value of the register to scan to (8 bits [0,255])
                                     Default: 0xFF"/>
                  <node id="STEP"  address="0x6"  mask="0xff"  permission="rw"
                        description="How much to step the register value by each point (8 bits [0,255])
                                     Default: 0x1"/>
                  <node id="NTRIGS"  address="0x7"  mask="0xffffff"  permission="rw"
                        description="Number of triggers to collect at each scan point
                                     Default: 0 = 0xffffff"/>
                  <node id="RESULTS"  address="0x8"  mode="non-incremental"  permission="r"
                        description="FIFO holding the scan results
                                     This register will return the data
                                     points collected by the scan using the following data format:
                                     8 MSBits hold the threshold/latency value of the point
                                     24 LSBits hold the number of events that have fired
                                     If no data is present, an error is returned."/>
                  <node id="MONITOR"    address="0x9"  mask="0x3"  permission="rw"
                        description="Status monitor for the threshold/latency scan controller (2 bits):
                                     0: nothing running
                                     1: threshold scan running
                                     2: channel threshold scan running
                                     3: latency scan running
                                     4: S-curve scan running"/>
                  <node id="RESET"    address="0xa"  mask="0xffffffff"  permission="rw"
                        description="Local reset of the module"/>
                </node>

                <node id="DAC"    address="0x2000000"  permission="rw"
                      description="Control the onboard DAC scan routine">
                  <node id="START"    address="0x0"  mask="0x1"  permission="w"
                        description="Start the specified scan routine
                                     Will also empty the results FIFO from the previous scan"/>
                  <node id="MODE"     address="0x1"  mask="0xf"  permission="rw"
                        description="Select the DAC to scan (4 bits):
                                     0: IPreampIn
                                     1: IPreampFeed
                                     2: IPreampOut
                                     3: IShaper
                                     4: IShaperFeed
                                     5: IComp
                                     6: VThreshold1
                                     7: VThreshold1
                                     8: VCal
                                     9: CalOut"/>
                  <node id="CHIP"     address="0x2"  mask="0x1f"  permission="rw"
                        description="Select which VFAT2 to scan (5 bits [0,23])"/>
                  <node id="MIN"      address="0x3"  mask="0xf"  permission="rw"
                        description="Minimum value of the register to scan from (8 bits [0,255])
                                     Default: 0x0"/>
                  <node id="MAX"      address="0x4"  mask="0xf"  permission="rw"
                        description="Maximum value of the register to scan to (8 bits [0,255])
                                     Default: 0xFF"/>
                  <node id="STEP"     address="0x5"  mask="0xf"  permission="rw"
                        description="How much to step the register value by each point (8 bits [0,255])
                                     Default: 0x1"/>
                  <node id="NTRIGS"   address="0x6"  mask="0xffffff"  permission="rw"
                        description="Number of triggers to collect at each scan point
                                     Default: 0 = 0xffffff"/>
                  <node id="RESULTS"  address="0x7"  mode="non-incremental"  permission="r"
                        description="FIFO holding the scan results
                                     This register will return the data
                                     points collected by the scan using the following data format:
                                     8 MSBits hold the DAC value of the point
                                     24 LSBits hold the mean of the ADC values
                                     If no data is present, an error is returned."/>
                  <node id="MONITOR"  address="0x8"  mask="0x1"  permission="rw"
                        description="Status monitor for the threshold/latency scan controller (1 bit):
                                     0: nothing running
                                     1: scanning a DAC"/>
                  <node id="RESET"    address="0x9"  mask="0xffffffff"  permission="rw"
                        description="Local reset of the module"/>
                </node>            
            </node>

            <node id="GEB"  address="0x0000"
                    description="complete GEB address table, including:
                                   the individual VFAT I2C request module
                                   the broadcast VFAT I2C request module">
                <node id="Broadcast"  address="0x1000"
                        description="Module to broadcast transactions to multiple VFATs">
                    <node id="Request"  address="0x000"
                            description="Which register request will be broadcast to all (non-masked) VFATs">
                        <node id="ContReg0"     address="0x00"  mask="0xffffffff"  permission="rw"
                                description="VFAT control register 0
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg1"     address="0x01"  mask="0xffffffff"  permission="rw"
                                description="VFAT control register 1"/>
                        <node id="IPreampIn"    address="0x02"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0xa8"/>
                        <node id="IPreampFeed"  address="0x03"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x50"/>
                        <node id="IPreampOut"   address="0x04"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x96"/>
                        <node id="IShaper"      address="0x05"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x96"/>
                        <node id="IShaperFeed"  address="0x06"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x64"/>
                        <node id="IComp"        address="0x07"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x78"/>

                        <node id="ChipID0"      address="0x08"  mask="0xffffffff"  permission="r"
                                description="8 least significant bits in the chip ID"/>
                        <node id="ChipID1"      address="0x09"  mask="0xffffffff"  permission="r"
                                description="8 most significant bits in the chip ID"/>

                        <node id="UpsetReg"     address="0x0a"  mask="0xffffffff"  permission="r"
                                description=""/>

                        <node id="HitCount0"    address="0x0b"  mask="0xffffffff"  permission="r"
                                description=""/>
                        <node id="HitCount1"    address="0x0c"  mask="0xffffffff"  permission="r"
                                description=""/>
                        <node id="HitCount2"    address="0x0d"  mask="0xffffffff"  permission="r"
                                description=""/>

                        <node id="ExtRegPointer"  address="0x0e"  mask="0xffffffff"  permission="rw"
                                description="Pointer to one of the extended registers
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ExtRegData"     address="0x0f"  mask="0xffffffff"  permission="rw"
                                description="Data to be written to the extended register
                                         pointed to by ExtRegPointer
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>

                        <!--Extended registers, addressed by ExtRegPointer and ExtRegData
                               (should be taken care of in the GLIB-Optohybrid firmware-->
                        <node id="Latency"       address="0x10"  mask="0xffffffff"  permission="rw"
                                description="Programs the L1A latency, each bit is a single clock
                                         cycle (0-255 clock cycles, up to 6.4us)
                                         Hardwired sleep value 0x80
                                         Software default value 0x80"/>
                        <node id="VFATChannels"  address="0x11"
                                description="Registers for the individual VFAT channels
                                         Hardwired sleep value 0x00
                                         Software default value 0x00">
                            <node id="ChanReg1"  address="0x00"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 1"/>
                            <node id="ChanReg2"  address="0x01"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 2"/>
                            <node id="ChanReg3"  address="0x02"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 3"/>
                            <node id="ChanReg4"  address="0x03"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 4"/>
                            <node id="ChanReg5"  address="0x04"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 5"/>
                            <node id="ChanReg6"  address="0x05"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 6"/>
                            <node id="ChanReg7"  address="0x06"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 7"/>
                            <node id="ChanReg8"  address="0x07"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 8"/>
                            <node id="ChanReg9"  address="0x08"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 9"/>
                            <node id="ChanReg10"  address="0x09"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 10"/>
                            <node id="ChanReg11"  address="0x0a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 11"/>
                            <node id="ChanReg12"  address="0x0b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 12"/>
                            <node id="ChanReg13"  address="0x0c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 13"/>
                            <node id="ChanReg14"  address="0x0d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 14"/>
                            <node id="ChanReg15"  address="0x0e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 15"/>
                            <node id="ChanReg16"  address="0x0f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 16"/>
                            <node id="ChanReg17"  address="0x10"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 17"/>
                            <node id="ChanReg18"  address="0x11"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 18"/>
                            <node id="ChanReg19"  address="0x12"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 19"/>
                            <node id="ChanReg20"  address="0x13"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 20"/>
                            <node id="ChanReg21"  address="0x14"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 21"/>
                            <node id="ChanReg22"  address="0x15"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 22"/>
                            <node id="ChanReg23"  address="0x16"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 23"/>
                            <node id="ChanReg24"  address="0x17"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 24"/>
                            <node id="ChanReg25"  address="0x18"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 25"/>
                            <node id="ChanReg26"  address="0x19"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 26"/>
                            <node id="ChanReg27"  address="0x1a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 27"/>
                            <node id="ChanReg28"  address="0x1b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 28"/>
                            <node id="ChanReg29"  address="0x1c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 29"/>
                            <node id="ChanReg30"  address="0x1d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 30"/>
                            <node id="ChanReg31"  address="0x1e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 31"/>
                            <node id="ChanReg32"  address="0x1f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 32"/>
                            <node id="ChanReg33"  address="0x20"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 33"/>
                            <node id="ChanReg34"  address="0x21"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 34"/>
                            <node id="ChanReg35"  address="0x22"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 35"/>
                            <node id="ChanReg36"  address="0x23"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 36"/>
                            <node id="ChanReg37"  address="0x24"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 37"/>
                            <node id="ChanReg38"  address="0x25"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 38"/>
                            <node id="ChanReg39"  address="0x26"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 39"/>
                            <node id="ChanReg40"  address="0x27"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 40"/>
                            <node id="ChanReg41"  address="0x28"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 41"/>
                            <node id="ChanReg42"  address="0x29"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 42"/>
                            <node id="ChanReg43"  address="0x2a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 43"/>
                            <node id="ChanReg44"  address="0x2b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 44"/>
                            <node id="ChanReg45"  address="0x2c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 45"/>
                            <node id="ChanReg46"  address="0x2d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 46"/>
                            <node id="ChanReg47"  address="0x2e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 47"/>
                            <node id="ChanReg48"  address="0x2f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 48"/>
                            <node id="ChanReg49"  address="0x30"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 49"/>
                            <node id="ChanReg50"  address="0x31"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 50"/>
                            <node id="ChanReg51"  address="0x32"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 51"/>
                            <node id="ChanReg52"  address="0x33"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 52"/>
                            <node id="ChanReg53"  address="0x34"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 53"/>
                            <node id="ChanReg54"  address="0x35"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 54"/>
                            <node id="ChanReg55"  address="0x36"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 55"/>
                            <node id="ChanReg56"  address="0x37"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 56"/>
                            <node id="ChanReg57"  address="0x38"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 57"/>
                            <node id="ChanReg58"  address="0x39"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 58"/>
                            <node id="ChanReg59"  address="0x3a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 59"/>
                            <node id="ChanReg60"  address="0x3b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 60"/>
                            <node id="ChanReg61"  address="0x3c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 61"/>
                            <node id="ChanReg62"  address="0x3d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 62"/>
                            <node id="ChanReg63"  address="0x3e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 63"/>
                            <node id="ChanReg64"  address="0x3f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 64"/>
                            <node id="ChanReg65"  address="0x40"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 65"/>
                            <node id="ChanReg66"  address="0x41"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 66"/>
                            <node id="ChanReg67"  address="0x42"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 67"/>
                            <node id="ChanReg68"  address="0x43"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 68"/>
                            <node id="ChanReg69"  address="0x44"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 69"/>
                            <node id="ChanReg70"  address="0x45"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 70"/>
                            <node id="ChanReg71"  address="0x46"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 71"/>
                            <node id="ChanReg72"  address="0x47"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 72"/>
                            <node id="ChanReg73"  address="0x48"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 73"/>
                            <node id="ChanReg74"  address="0x49"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 74"/>
                            <node id="ChanReg75"  address="0x4a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 75"/>
                            <node id="ChanReg76"  address="0x4b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 76"/>
                            <node id="ChanReg77"  address="0x4c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 77"/>
                            <node id="ChanReg78"  address="0x4d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 78"/>
                            <node id="ChanReg79"  address="0x4e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 79"/>
                            <node id="ChanReg80"  address="0x4f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 80"/>
                            <node id="ChanReg81"  address="0x50"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 81"/>
                            <node id="ChanReg82"  address="0x51"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 82"/>
                            <node id="ChanReg83"  address="0x52"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 83"/>
                            <node id="ChanReg84"  address="0x53"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 84"/>
                            <node id="ChanReg85"  address="0x54"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 85"/>
                            <node id="ChanReg86"  address="0x55"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 86"/>
                            <node id="ChanReg87"  address="0x56"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 87"/>
                            <node id="ChanReg88"  address="0x57"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 88"/>
                            <node id="ChanReg89"  address="0x58"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 89"/>
                            <node id="ChanReg90"  address="0x59"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 90"/>
                            <node id="ChanReg91"  address="0x5a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 91"/>
                            <node id="ChanReg92"  address="0x5b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 92"/>
                            <node id="ChanReg93"  address="0x5c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 93"/>
                            <node id="ChanReg94"  address="0x5d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 94"/>
                            <node id="ChanReg95"  address="0x5e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 95"/>
                            <node id="ChanReg96"  address="0x5f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 96"/>
                            <node id="ChanReg97"  address="0x60"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 97"/>
                            <node id="ChanReg98"  address="0x61"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 98"/>
                            <node id="ChanReg99"  address="0x62"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 99"/>
                            <node id="ChanReg100"  address="0x63"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 100"/>
                            <node id="ChanReg101"  address="0x64"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 101"/>
                            <node id="ChanReg102"  address="0x65"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 102"/>
                            <node id="ChanReg103"  address="0x66"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 103"/>
                            <node id="ChanReg104"  address="0x67"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 104"/>
                            <node id="ChanReg105"  address="0x68"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 105"/>
                            <node id="ChanReg106"  address="0x69"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 106"/>
                            <node id="ChanReg107"  address="0x6a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 107"/>
                            <node id="ChanReg108"  address="0x6b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 108"/>
                            <node id="ChanReg109"  address="0x6c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 109"/>
                            <node id="ChanReg110"  address="0x6d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 110"/>
                            <node id="ChanReg111"  address="0x6e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 111"/>
                            <node id="ChanReg112"  address="0x6f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 112"/>
                            <node id="ChanReg113"  address="0x70"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 113"/>
                            <node id="ChanReg114"  address="0x71"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 114"/>
                            <node id="ChanReg115"  address="0x72"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 115"/>
                            <node id="ChanReg116"  address="0x73"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 116"/>
                            <node id="ChanReg117"  address="0x74"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 117"/>
                            <node id="ChanReg118"  address="0x75"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 118"/>
                            <node id="ChanReg119"  address="0x76"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 119"/>
                            <node id="ChanReg120"  address="0x77"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 120"/>
                            <node id="ChanReg121"  address="0x78"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 121"/>
                            <node id="ChanReg122"  address="0x79"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 122"/>
                            <node id="ChanReg123"  address="0x7a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 123"/>
                            <node id="ChanReg124"  address="0x7b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 124"/>
                            <node id="ChanReg125"  address="0x7c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 125"/>
                            <node id="ChanReg126"  address="0x7d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 126"/>
                            <node id="ChanReg127"  address="0x7e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 127"/>
                            <node id="ChanReg128"  address="0x7f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 128"/>                                         
                        </node> <!-- end of VFATChannels -->

                        <node id="VCal"           address="0x91"  mask="0xffffffff"  permission="rw"
                                description="Determines the variable calibration voltage 
                                         (between 0.877V and 1.074V)
                                         Hardwired sleep value 0x00
                                         Software default value 0x64"/>
                        <node id="VThreshold1"    address="0x92"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="VThreshold2"    address="0x93"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x1a"/>
                        <node id="CalPhase"       address="0x94"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg2"       address="0x95"  mask="0xffffffff"  permission="rw"
                                description="Third control register
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg3"       address="0x96"  mask="0xffffffff"  permission="rw"
                                description="Fourth control register
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="Spare"          address="0x97"  mask="0xffffffff"  permission="rw"
                                description="Spare register, not currently implemented"/>                            
                    </node> <!-- end of Request -->
                    <node id="Mask"  address="0x100"  permission="rw"
                            description="24 bit mask for which VFATs will/not receive the I2C register request broadcast
                                           0 means associated VFAT will receive the request,
                                           1 means associated VFAT will not receive the request"/>
                    <node id="Results"  address="0x101"  mode="non-incremental"  permission="r"
                            description="FIFO holding the responses from each un-masked VFAT
                                           This register will return the
                                           response of each individual request made to the VFAT2s:
                                           8 MSBits are constant 0s
                                           8 next bits hold the status of the transaction
                                           8 next bits are the VFAT2 id (0 to 23)
                                           8 LSBits hold response from the VFAT2
                                           If no data is present, an error is returned."/>
                    <node id="Reset"    address="0x102"  mask="0x1"  permission="w" description="Reset the module"/>

                </node> <!-- end of Broadcast -->     
                
                <node id="VFATS"  address="0x100000"
                    description="VFAT registers controled by the GLIB user registers">
                    
                    <node id="VFAT${VFAT_IDX}"   address="0x0" description="VFAT #{VFAT_IDX} registers"
                          generate="true" generate_size="24" generate_address_step="0x100" generate_idx_var="VFAT_IDX">
                        <node id="ContReg0"     address="0x00"  mask="0xffffffff"  permission="rw"
                                description="VFAT control register 0
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg1"     address="0x01"  mask="0xffffffff"  permission="rw"
                                description="VFAT control register 1"/>
                        <node id="IPreampIn"    address="0x02"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0xa8"/>
                        <node id="IPreampFeed"  address="0x03"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x50"/>
                        <node id="IPreampOut"   address="0x04"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x96"/>
                        <node id="IShaper"      address="0x05"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x96"/>
                        <node id="IShaperFeed"  address="0x06"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x64"/>
                        <node id="IComp"        address="0x07"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x78"/>

                        <node id="ChipID0"      address="0x08"  mask="0xffffffff"  permission="r"
                                description="8 least significant bits in the chip ID"/>
                        <node id="ChipID1"      address="0x09"  mask="0xffffffff"  permission="r"
                                description="8 most significant bits in the chip ID"/>

                        <node id="UpsetReg"     address="0x0a"  mask="0xffffffff"  permission="r"
                                description=""/>

                        <node id="HitCount0"    address="0x0b"  mask="0xffffffff"  permission="r"
                                description=""/>
                        <node id="HitCount1"    address="0x0c"  mask="0xffffffff"  permission="r"
                                description=""/>
                        <node id="HitCount2"    address="0x0d"  mask="0xffffffff"  permission="r"
                                description=""/>

                        <node id="ExtRegPointer"  address="0x0e"  mask="0xffffffff"  permission="rw"
                                description="Pointer to one of the extended registers
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ExtRegData"     address="0x0f"  mask="0xffffffff"  permission="rw"
                                description="Data to be written to the extended register
                                         pointed to by ExtRegPointer
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>

                        <!--Extended registers, addressed by ExtRegPointer and ExtRegData
                               (should be taken care of in the GLIB-Optohybrid firmware-->
                        <node id="Latency"       address="0x10"  mask="0xffffffff"  permission="rw"
                                description="Programs the L1A latency, each bit is a single clock
                                         cycle (0-255 clock cycles, up to 6.4us)
                                         Hardwired sleep value 0x80
                                         Software default value 0x80"/>
                        <node id="VFATChannels"  address="0x11"
                                description="Registers for the individual VFAT channels
                                         Hardwired sleep value 0x00
                                         Software default value 0x00">
                            <node id="ChanReg1"  address="0x00"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 1"/>
                            <node id="ChanReg2"  address="0x01"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 2"/>
                            <node id="ChanReg3"  address="0x02"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 3"/>
                            <node id="ChanReg4"  address="0x03"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 4"/>
                            <node id="ChanReg5"  address="0x04"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 5"/>
                            <node id="ChanReg6"  address="0x05"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 6"/>
                            <node id="ChanReg7"  address="0x06"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 7"/>
                            <node id="ChanReg8"  address="0x07"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 8"/>
                            <node id="ChanReg9"  address="0x08"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 9"/>
                            <node id="ChanReg10"  address="0x09"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 10"/>
                            <node id="ChanReg11"  address="0x0a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 11"/>
                            <node id="ChanReg12"  address="0x0b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 12"/>
                            <node id="ChanReg13"  address="0x0c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 13"/>
                            <node id="ChanReg14"  address="0x0d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 14"/>
                            <node id="ChanReg15"  address="0x0e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 15"/>
                            <node id="ChanReg16"  address="0x0f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 16"/>
                            <node id="ChanReg17"  address="0x10"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 17"/>
                            <node id="ChanReg18"  address="0x11"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 18"/>
                            <node id="ChanReg19"  address="0x12"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 19"/>
                            <node id="ChanReg20"  address="0x13"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 20"/>
                            <node id="ChanReg21"  address="0x14"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 21"/>
                            <node id="ChanReg22"  address="0x15"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 22"/>
                            <node id="ChanReg23"  address="0x16"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 23"/>
                            <node id="ChanReg24"  address="0x17"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 24"/>
                            <node id="ChanReg25"  address="0x18"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 25"/>
                            <node id="ChanReg26"  address="0x19"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 26"/>
                            <node id="ChanReg27"  address="0x1a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 27"/>
                            <node id="ChanReg28"  address="0x1b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 28"/>
                            <node id="ChanReg29"  address="0x1c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 29"/>
                            <node id="ChanReg30"  address="0x1d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 30"/>
                            <node id="ChanReg31"  address="0x1e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 31"/>
                            <node id="ChanReg32"  address="0x1f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 32"/>
                            <node id="ChanReg33"  address="0x20"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 33"/>
                            <node id="ChanReg34"  address="0x21"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 34"/>
                            <node id="ChanReg35"  address="0x22"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 35"/>
                            <node id="ChanReg36"  address="0x23"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 36"/>
                            <node id="ChanReg37"  address="0x24"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 37"/>
                            <node id="ChanReg38"  address="0x25"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 38"/>
                            <node id="ChanReg39"  address="0x26"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 39"/>
                            <node id="ChanReg40"  address="0x27"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 40"/>
                            <node id="ChanReg41"  address="0x28"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 41"/>
                            <node id="ChanReg42"  address="0x29"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 42"/>
                            <node id="ChanReg43"  address="0x2a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 43"/>
                            <node id="ChanReg44"  address="0x2b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 44"/>
                            <node id="ChanReg45"  address="0x2c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 45"/>
                            <node id="ChanReg46"  address="0x2d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 46"/>
                            <node id="ChanReg47"  address="0x2e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 47"/>
                            <node id="ChanReg48"  address="0x2f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 48"/>
                            <node id="ChanReg49"  address="0x30"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 49"/>
                            <node id="ChanReg50"  address="0x31"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 50"/>
                            <node id="ChanReg51"  address="0x32"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 51"/>
                            <node id="ChanReg52"  address="0x33"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 52"/>
                            <node id="ChanReg53"  address="0x34"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 53"/>
                            <node id="ChanReg54"  address="0x35"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 54"/>
                            <node id="ChanReg55"  address="0x36"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 55"/>
                            <node id="ChanReg56"  address="0x37"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 56"/>
                            <node id="ChanReg57"  address="0x38"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 57"/>
                            <node id="ChanReg58"  address="0x39"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 58"/>
                            <node id="ChanReg59"  address="0x3a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 59"/>
                            <node id="ChanReg60"  address="0x3b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 60"/>
                            <node id="ChanReg61"  address="0x3c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 61"/>
                            <node id="ChanReg62"  address="0x3d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 62"/>
                            <node id="ChanReg63"  address="0x3e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 63"/>
                            <node id="ChanReg64"  address="0x3f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 64"/>
                            <node id="ChanReg65"  address="0x40"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 65"/>
                            <node id="ChanReg66"  address="0x41"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 66"/>
                            <node id="ChanReg67"  address="0x42"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 67"/>
                            <node id="ChanReg68"  address="0x43"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 68"/>
                            <node id="ChanReg69"  address="0x44"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 69"/>
                            <node id="ChanReg70"  address="0x45"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 70"/>
                            <node id="ChanReg71"  address="0x46"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 71"/>
                            <node id="ChanReg72"  address="0x47"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 72"/>
                            <node id="ChanReg73"  address="0x48"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 73"/>
                            <node id="ChanReg74"  address="0x49"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 74"/>
                            <node id="ChanReg75"  address="0x4a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 75"/>
                            <node id="ChanReg76"  address="0x4b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 76"/>
                            <node id="ChanReg77"  address="0x4c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 77"/>
                            <node id="ChanReg78"  address="0x4d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 78"/>
                            <node id="ChanReg79"  address="0x4e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 79"/>
                            <node id="ChanReg80"  address="0x4f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 80"/>
                            <node id="ChanReg81"  address="0x50"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 81"/>
                            <node id="ChanReg82"  address="0x51"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 82"/>
                            <node id="ChanReg83"  address="0x52"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 83"/>
                            <node id="ChanReg84"  address="0x53"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 84"/>
                            <node id="ChanReg85"  address="0x54"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 85"/>
                            <node id="ChanReg86"  address="0x55"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 86"/>
                            <node id="ChanReg87"  address="0x56"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 87"/>
                            <node id="ChanReg88"  address="0x57"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 88"/>
                            <node id="ChanReg89"  address="0x58"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 89"/>
                            <node id="ChanReg90"  address="0x59"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 90"/>
                            <node id="ChanReg91"  address="0x5a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 91"/>
                            <node id="ChanReg92"  address="0x5b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 92"/>
                            <node id="ChanReg93"  address="0x5c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 93"/>
                            <node id="ChanReg94"  address="0x5d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 94"/>
                            <node id="ChanReg95"  address="0x5e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 95"/>
                            <node id="ChanReg96"  address="0x5f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 96"/>
                            <node id="ChanReg97"  address="0x60"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 97"/>
                            <node id="ChanReg98"  address="0x61"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 98"/>
                            <node id="ChanReg99"  address="0x62"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 99"/>
                            <node id="ChanReg100"  address="0x63"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 100"/>
                            <node id="ChanReg101"  address="0x64"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 101"/>
                            <node id="ChanReg102"  address="0x65"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 102"/>
                            <node id="ChanReg103"  address="0x66"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 103"/>
                            <node id="ChanReg104"  address="0x67"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 104"/>
                            <node id="ChanReg105"  address="0x68"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 105"/>
                            <node id="ChanReg106"  address="0x69"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 106"/>
                            <node id="ChanReg107"  address="0x6a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 107"/>
                            <node id="ChanReg108"  address="0x6b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 108"/>
                            <node id="ChanReg109"  address="0x6c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 109"/>
                            <node id="ChanReg110"  address="0x6d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 110"/>
                            <node id="ChanReg111"  address="0x6e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 111"/>
                            <node id="ChanReg112"  address="0x6f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 112"/>
                            <node id="ChanReg113"  address="0x70"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 113"/>
                            <node id="ChanReg114"  address="0x71"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 114"/>
                            <node id="ChanReg115"  address="0x72"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 115"/>
                            <node id="ChanReg116"  address="0x73"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 116"/>
                            <node id="ChanReg117"  address="0x74"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 117"/>
                            <node id="ChanReg118"  address="0x75"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 118"/>
                            <node id="ChanReg119"  address="0x76"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 119"/>
                            <node id="ChanReg120"  address="0x77"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 120"/>
                            <node id="ChanReg121"  address="0x78"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 121"/>
                            <node id="ChanReg122"  address="0x79"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 122"/>
                            <node id="ChanReg123"  address="0x7a"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 123"/>
                            <node id="ChanReg124"  address="0x7b"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 124"/>
                            <node id="ChanReg125"  address="0x7c"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 125"/>
                            <node id="ChanReg126"  address="0x7d"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 126"/>
                            <node id="ChanReg127"  address="0x7e"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 127"/>
                            <node id="ChanReg128"  address="0x7f"  mask="0xffffffff"  permission="rw" 
                                description="Register for VFAT channel 128"/>                                         
                        </node> <!-- end of VFATChannels -->

                        <node id="VCal"           address="0x91"  mask="0xffffffff"  permission="rw"
                                description="Determines the variable calibration voltage 
                                         (between 0.877V and 1.074V)
                                         Hardwired sleep value 0x00
                                         Software default value 0x64"/>
                        <node id="VThreshold1"    address="0x92"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="VThreshold2"    address="0x93"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x1a"/>
                        <node id="CalPhase"       address="0x94"  mask="0xffffffff"  permission="rw"
                                description="
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg2"       address="0x95"  mask="0xffffffff"  permission="rw"
                                description="Third control register
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="ContReg3"       address="0x96"  mask="0xffffffff"  permission="rw"
                                description="Fourth control register
                                         Hardwired sleep value 0x00
                                         Software default value 0x00"/>
                        <node id="Spare"          address="0x97"  mask="0xffffffff"  permission="rw"
                                description="Spare register, not currently implemented"/>                                                      
                    </node> <!-- end of VFAT -->
                    
                </node> <!-- end VFATs -->
                                     
            </node> <!-- end of GEB -->

            <node id="FW_DATE" address="0xc000" mask="0xffffffff" permission="r"
                  description="OH firmware date"/>        
        </node> <!-- end OH${OH_IDX} block -->
    </node> <!-- end OptoHybrid block -->
    
    <node id="GLIB_SYSTEM" address="0x910000"
          description="Legacy system registers (taken from GLIB system core). These should be removed once the software is made compatible with the new system registers."
          fw_is_module="true"
          fw_is_module_external="true">
          
        <node id="SYSTEM"  address="0x00000000"  permission="r" description="GLIB system registers">
          <node id="BOARD_ID" address="0x0" description="GLIB board ID code">
            <node id="CHAR1"  mask="0xff000000"  permission="r" address="0x00000000"/>
            <node id="CHAR2"  mask="0x00ff0000"  permission="r" address="0x00000000"/>
            <node id="CHAR3"  mask="0x0000ff00"  permission="r" address="0x00000000"/>
            <node id="CHAR4"  mask="0x000000ff"  permission="r" address="0x00000000"/>              
          </node> <!--end board_id -->
          
          <node id="SYSTEM_ID"  address="0x1" permission="r" description="GLIB system ID code">
            <node id="CHAR1"  mask="0xff000000"  permission="r" address="0x00000000"/>
            <node id="CHAR2"  mask="0x00ff0000"  permission="r" address="0x00000000"/>
            <node id="CHAR3"  mask="0x0000ff00"  permission="r" address="0x00000000"/>
            <node id="CHAR4"  mask="0x000000ff"  permission="r" address="0x00000000"/>
          </node> <!--end system_id -->
          
          <node id="FIRMWARE"  address="0x2"  permission="r" description="GLIB firmware date (dd.mm.yy) and version number (x.y.z)">
            <node id="ID"     mask="0xffff0000"    permission="r" address="0x00000000"/>
            <node id="MAJOR"  mask="0xf0000000"    permission="r" address="0x00000000"/>
            <node id="MINOR"  mask="0x0f000000"    permission="r" address="0x00000000"/>
            <node id="BUILD"  mask="0x00ff0000"    permission="r" address="0x00000000"/>
            <node id="DATE"   mask="0x0000ffff"    permission="r" address="0x00000000"/>
            <node id="YY"     mask="0x0000fe00"    permission="r" address="0x00000000"/>
            <node id="MM"     mask="0x000001e0"    permission="r" address="0x00000000"/>
            <node id="DD"     mask="0x0000001f"    permission="r" address="0x00000000"/>
          </node> <!--end firmware_id -->
          
          <node id="TEST"  address="0x0"    mask="0xffffffff"  permission="r" description="Register for testing purposes only"/>

          <node id="CLK_CTRL"  address="0x0" description="Controls the external clocking circuitry">
            <node id="PCIE_CLK_FSEL"	  mask="0x00000001" address="0x0" permission="r"
            description="output multiplication factor:0->2.5x, 1->1.25x"/>
            <node id="PCIE_CLK_MR"	  mask="0x00000002" address="0x0" permission="r"
            description="master reset: 1 -> reset, 0 -> normal"/>
            <node id="PCIE_CLK_OE"	  mask="0x00000004" address="0x0" permission="r"
            description="output enable"/>
            <node id="CDCE_POWERUP"	  mask="0x00000010" address="0x0" permission="r"
            description="control power up of CDCE"/>
            <node id="CDCE_REFSEL"	  mask="0x00000020" address="0x0" permission="r"
            description="clock input selection: 1 -> CLK1, 0 -> CLK2"/>
            <node id="CDCE_SYNC"	          mask="0x00000040" address="0x0" permission="r"
            description="CDCE synchronization, transition from 0 to 1 needed to resync"/>
            <node id="CDCE_CTRLSEL"         mask="0x00000080" address="0x0" permission="r"
            description="who drives CDCE: 0 -> system, 1 -> user"/>
            <node id="TCLKB_DR_EN"	  mask="0x00000200" address="0x0" permission="r"
            description="TCKLB to backplane enable"/>
            <node id="XPOINT2" address="0x0" permission="r"
            description="configure the routing of the clocks on the xpoint2 switch
                   if bit 0 is 0 and bit 1 is 0, the output takes input 1 as the source
                   if bit 0 is 0 and bit 1 is 1, the output takes input 2 as the source
                   if bit 0 is 1 and bit 1 is 0, the output takes input 3 as the source
                   if bit 0 is 1 and bit 1 is 1, the output takes input 4 as the source
                   ">
              <node id="S10"	  mask="0x00001000" address="0x0" permission="r"
              description="output 1 first bit"/>
              <node id="S11"	  mask="0x00002000" address="0x0" permission="r"
              description="output 1 second bit"/>
            </node> <!-- end xpoint2 configuration-->
            <node id="XPOINT1" address="0x0" permission="r"
            description="configure the routing of the clocks on the xpoint1 switch
                   if bit 0 is 0 and bit 1 is 0, the output takes input 1 as the source
                   if bit 0 is 0 and bit 1 is 1, the output takes input 2 as the source
                   if bit 0 is 1 and bit 1 is 0, the output takes input 3 as the source
                   if bit 0 is 1 and bit 1 is 1, the output takes input 4 as the source
                   ">
              <node id="S10"	  mask="0x00010000" address="0x0" permission="r"
              description="output 1 first bit"/>
              <node id="S11"	  mask="0x00020000" address="0x0" permission="r"
              description="output 1 second bit"/>
              <node id="S20"	  mask="0x00040000" address="0x0" permission="r"
              description="output 2 first bit"/>
              <node id="S21"	  mask="0x00080000" address="0x0" permission="r"
              description="output 2 second bit"/>
              <node id="S30"	  mask="0x00100000" address="0x0" permission="r"
              description="output 3 first bit"/>
              <node id="S31"	  mask="0x00200000" address="0x0" permission="r"
              description="output 3 second bit"/>
              <node id="S40"	  mask="0x00400000" address="0x0" permission="r"
              description="output 4 first bit"/>
              <node id="S41"	  mask="0x00800000" address="0x0" permission="r"
              description="output 4 second bit"/>
            </node> <!-- end xpoint1 configuration-->

            <node id="GBT_PHASE_MON_RESET"  mask="0x04000000" address="0x0" permission="r"
            description=""/>
            <node id="FPGA_PROGRAM_B_TRST"  mask="0x10000000" address="0x0" permission="r"
            description=""/>              
          </node> <!--end ctrl-->

          <node id="FLASH_CTRL"  address="0x0"  permission="r"
          description="Flash control register">
            <node id="ICAP_PAGE"   mask="0x00000003" address="0x0"  permission="r"/>
            <node id="ICAP_TRIGG"  mask="0x00000010" address="0x0"  permission="r"/>
          </node> <!--end ctrl_2-->
          
          <node id="STATUS"  address="0x0" description="Status from various external components">
            <node id="SFP1"
            description="status bits for SFP cage 1">
              <node id="STATUS"      mask="0x00000007" address="0x0"  permission="r"
              description="SFP1 status, bit 1 Mod_abs, bit 2 RxLOS, bit 3 TxFault"/>   
              <node id="Mod_abs"     mask="0x00000001" address="0x0"  permission="r"/>   
              <node id="RxLOS" 	   mask="0x00000002" address="0x0"  permission="r"/>   
              <node id="TxFault"     mask="0x00000004" address="0x0"  permission="r"/>   
            </node>

            <node id="SFP2"
            description="status bits for SFP cage 2">
              <node id="STATUS"      mask="0x00000070" address="0x0"  permission="r"
              description="SFP2 status, bit 1 Mod_abs, bit 2 RxLOS, bit 3 TxFault"/>
              <node id="Mod_abs"     mask="0x00000010" address="0x0"  permission="r"/>
              <node id="RxLOS" 	   mask="0x00000020" address="0x0"  permission="r"/>
              <node id="TxFault"     mask="0x00000040" address="0x0"  permission="r"/>
            </node>

            <node id="SFP3"
            description="status bits for SFP cage 3">
              <node id="STATUS"      mask="0x00000700" address="0x0"  permission="r"
              description="SFP3 status, bit 1 Mod_abs, bit 2 RxLOS, bit 3 TxFault"/>
              <node id="Mod_abs"     mask="0x00000100" address="0x0"  permission="r"/>
              <node id="RxLOS" 	   mask="0x00000200" address="0x0"  permission="r"/>
              <node id="TxFault"     mask="0x00000400" address="0x0"  permission="r"/>
            </node>

            <node id="SFP4"
            description="status bits for SFP cage 4">
              <node id="STATUS"      mask="0x00007000" address="0x0"  permission="r"
              description="SFP4 status, bit 1 Mod_abs, bit 2 RxLOS, bit 3 TxFault"/>
              <node id="Mod_abs"     mask="0x00001000" address="0x0"  permission="r"/>
              <node id="RxLOS" 	   mask="0x00002000" address="0x0"  permission="r"/>
              <node id="TxFault"     mask="0x00004000" address="0x0"  permission="r"/>
            </node>

            <node id="GBE_INT" 		   mask="0x00010000" address="0x0"  permission="r"
            description="GBE Phy interrupt"/>
            <node id="FMC1_PRESENT"    	   mask="0x00020000" address="0x0"  permission="r"
            description="FMC present in FMC slot 1"/>
            <node id="FMC2_PRESENT"    	   mask="0x00040000" address="0x0"  permission="r"
            description="FMC present in FMC slot 2"/>
            <node id="FPGA_RESET"	           mask="0x00080000" address="0x0"  permission="r"
            description="state of the FPGA reset line, driven by the CPLD"/>
            <node id="V6_CPLD"         	   mask="0x03f00000" address="0x0"  permission="r"
            description="state of the 6-bit bus between the FPGA and the CPLD"/>
            <node id="CDCE_LOCK"             mask="0x08000000" address="0x0"  permission="r"
            description="State of the CDCE"/>

            <node id="SFP_PHASE_MON"
            description="">
              <node id="DONE"    mask="0x10000000" address="0x0"  permission="r"
              description=""/>
              <node id="OK"      mask="0x20000000" address="0x0"  permission="r"
              description=""/>
            </node>

            <node id="FMC1_PHASE_MON"
            description="">
              <node id="DONE"   mask="0x40000000" address="0x0"  permission="r"
              description=""/>
              <node id="OK"     mask="0x80000000" address="0x0"  permission="r"
              description=""/>
            </node>              
          </node>

          <node id="STATUS_2"   address="0x0"  mask="0xffffffff"  permission="r"
          description="Currently unused"/>

          <node id="SRAM" address="0x0"
          description="SRAM interface control and status registers, and banks 1 and 2">
            <node id="CTRL" address="0x0"  permission="r"
            description="SRAM interface control register">
              <node id="SRAM1_USER_LOGIC"	mask="0x00000001" address="0x0"  permission="r"/>
              <node id="SRAM1_BIST_RUN"	mask="0x00000002" address="0x0"  permission="r"/>
              <node id="SRAM2_USER_LOGIC"	mask="0x00010000" address="0x0"  permission="r"/>
              <node id="SRAM2_BIST_RUN"	mask="0x00020000" address="0x0"  permission="r"/>
              <node id="FLASH_SELECT"	mask="0x00100000" address="0x0"  permission="r"/>
            </node> <!--end ctrl_sram-->

            <node id="STATUS"  address="0x0"  permission="r"
            description="SRAM interface status register">
              <node id="SRAM1_BIST_DONE"	  mask="0x00000001" address="0x0"  permission="r"/>
              <node id="SRAM1_BIST_OK"	  mask="0x00000002" address="0x0"  permission="r"/>
              <node id="SRAM1_BIST_ERRORS"  mask="0x00000ff0" address="0x0"  permission="r"/>
              <node id="SRAM2_BIST_DONE"	  mask="0x00010000" address="0x0"  permission="r"/>
              <node id="SRAM2_BIST_OK"	  mask="0x00020000" address="0x0"  permission="r"/>
              <node id="SRAM2_BIST_ERRORS"  mask="0x0ff00000" address="0x0"  permission="r"/>
            </node> <!--end status_sram-->
          </node>
          
          <node id="SPI"  address="0x0"
          description="SPI interface: data from FPGA to clock synthesizer">
            <node id="TxDATA"  address="0x0"  mask="0xffffffff"  permission="r"
            description="SPI interface: data from FPGA to clock synthesizer"/>
            
            <node id="COM"  address="0x0"  permission="r"
            description="SPI interface: configuration (polarity, phase, frequency, etc.,">
              <node id="Autoclear"  mask="0xf0000000" address="0x0"  permission="r"
              description=""/>
              <node id="Reserved"   mask="0x0ffff000"  address="0x0"  permission="r"
              description="reserved, always keep to 0xFA38"/>
              <node id="Prescale"   mask="0x00000fff" address="0x0"  permission="r"
              description="SPI clk (MHz)=62.5/prescaler, suggested default 0x014"/>
              <node id="Strobe"     mask="0x80000000" address="0x0"  permission="r"
              description="execute transaction, clears automatically"/>
            </node> <!--end spi_command register-->
            
            <node id="RxDATA"  address="0x0"  mask="0xffffffff"  permission="r"
            description="SPI interface: data from clock synthesizer to FPGA"/>
          </node>
          
          <node id="I2C"  address="0x0" description="I2C interface">
            <node id="SETTINGS"  address="0x0"  permission="r"
            description="I2C interface: configuration (bus select, frequency, etc., only in bench mode)">
              <node id="ENABLE"      mask="0x00000800" address="0x0"  permission="r"
              description="for FW version 5.3 and higher, enable is bit 15(0x8000) instead of bit 11(0x800)"/>
              <node id="Reserved"    mask="0x00001000" address="0x0"  permission="r"
              description="for FW version 5.3 and higher, reserved bits are [14:13](0x6000) instead of bit 12(0x1000)"/>
              <node id="BUS_SELECT"  mask="0x00000400" address="0x0"  permission="r"
              description="for FW version 5.3 and higher, bus select is [12:10](0x1c00) instead of just bit 10(0x400)"/>
              <node id="PRESCALER"   mask="0x000003ff" address="0x0"  permission="r"
              description="I2C clk(kHz)=62.5/prescale"/>
            </node> <!--end i2c_settings-->

            <node id="COM"  address="0x0"  permission="r"
            description="I2C interface: transaction parameters (slave address, drive to slave, etc., only in bench mode)">
              <node id="Autoclear"   mask="0xf0000000" address="0x0"  permission="r"
              description="special feature of this register, clears automatically the upper 4 bits"/>
              <node id="Strobe"      mask="0x80000000" address="0x0"  permission="r"
              description="Execute I2C strobe signal, autoclears"/>
              <node id="MODE16"      mask="0x02000000" address="0x0"  permission="r"
              description="16-bit operation mode, (PHY only) 0-> standard 8-bit mode, 1->16-bit mode"/>
              <node id="Res2"        mask="0x01000000"  address="0x0"  permission="r"
              description="reserved, keep to 0"/>
              <node id="WRITE"       mask="0x00800000" address="0x0"  permission="r"
              description="Write enable"/>
              <node id="SLV_ADDR"    mask="0x007f0000" address="0x0"  permission="r"
              description="Slave address"/>
              <node id="Res"         mask="0x0000ff00" address="0x0"  permission="r"
              description="reserved, keep to 0x00"/>
              <node id="WRDATA"      mask="0x000000ff" address="0x0"  permission="r"
              description="Byte to write to the I2C slave"/>
            </node> <!--end i2c_command-->

            <node id="REPLY"  address="0x0"  permission="r"
            description="I2C interface: transaction reply (status, data from drive, etc., only in bench mode">
              <node id="STATUS"  mask="0x0c000000" address="0x0"  permission="r"
              description="status bits: 01->success, 11->failed,00/10->pending"/>
              <node id="DATA_LO" mask="0x000000ff" address="0x0"  permission="r"
              description="low 8 bits of reply"/>
              <node id="DATA_HI" mask="0x0000ff00" address="0x0"  permission="r"
              description="high 8 bits of reply"/>
              <node id="8b"      mask="0x000000ff" address="0x0"  permission="r"
              description="8-bit reply"/>
              <node id="16b"     mask="0x0000ffff" address="0x0"  permission="r"
              description="Full 16 bit reply"/>
            </node> <!--end i2c_reply-->
          </node>

          <node id="SFP_PHASE_MON">
            <node id="CTRL"  address="0x0"  permission="r" description="">
              <node id="LOWER"  mask="0x000000ff" address="0x0"  permission="r"/>
              <node id="UPPER"  mask="0x0000ff00" address="0x0"  permission="r"/>
            </node> <!--end sfp_phase_mon_ctrl-->
            
            <node id="STATS"  address="0x0"  mask="0xffffffff"  permission="r" description=""/>
          </node> <!--end sfp_phase_mon-->
          
          <node id="FMC1_PHASE_MON">
            <node id="CTRL"  address="0x0"  permission="r"
            description="">
              <node id="LOWER"  mask="0x000000ff" address="0x0"  permission="r"/>
              <node id="UPPER"  mask="0x0000ff00" address="0x0"  permission="r"/>
            </node> <!--end fmc1_phase_mon_ctrl-->

            <node id="STATS"  address="0x0"  mask="0xffffffff"  permission="r" description=""/>	
          </node> <!--end fmc1_phase_mon-->
          
          <node id="MAC"  address="0x0"  permission="r" description="firmware version 5.3 and above has different values, as in the description">
            <node id="IP_SOURCE"  address="0x0"  permission="r"  mask="0x0fff0000"
            description=""/>
            <node id="UPPER"      address="0x0"  permission="r"  mask="0x0000ffff"
            description="5.3 and up this is B1"/>
            <node id="B5"         address="0x0"  permission="r"  mask="0x0000ff00"
            description="5.3 and up this is B1"/>
            <node id="B4"         address="0x0"  permission="r"  mask="0x000000ff"
            description="5.3 and up this is B2"/>
            <node id="LOWER"      address="0x0"  permission="r"  mask="0xffffffff"
            description="5.3 and up this is B1"/>
            <node id="B3"         address="0x0"  permission="r"  mask="0xff000000"
            description="5.3 and up this is B3"/>
            <node id="B2"         address="0x0"  permission="r"  mask="0x00ff0000"
            description="5.3 and up this is B4"/>
            <node id="B1"         address="0x0"  permission="r"  mask="0x0000ff00"
            description="5.3 and up this is B5"/>
            <node id="B0"         address="0x0"  permission="r"  mask="0x000000ff"
            description="5.3 and up this is B6"/>
          </node> <!--end mac_info-->

          <node id="IP_INFO"  address="0x0"
          description="only in firmware versions less than 5.3">
            <node id="B3"   mask="0xff000000" address="0x0"  permission="r"/>
            <node id="B2"   mask="0x00ff0000" address="0x0"  permission="r"/>
            <node id="B1"   mask="0x0000ff00" address="0x0"  permission="r"/>
            <node id="B0"   mask="0x000000ff" address="0x0"  permission="r"/>
          </node> <!--end ip_info-->
          
          <node id="HW_ID"  address="0x0"
          description="only in firmware versions 5.3 and up">
            <node id="B1"   address="0x0"  permission="r"  mask="0x0000ff00" />
            <node id="B2"   address="0x0"  permission="r"  mask="0x000000ff" />
            <node id="B3"   address="0x0"  permission="r"  mask="0xff000000" />
            <node id="B4"   address="0x0"  permission="r"  mask="0x00ff0000" />
            <node id="B5"   address="0x0"  permission="r"  mask="0x0000ff00" />
            <node id="B6"   address="0x0"  permission="r"  mask="0x000000ff" />
          </node>
          <!--end ip_info-->
        </node> <!--end GLIB system registers -->

        <node id="SRAM1"  address="0x0"  mask="0xffffffff"  permission="r"
            description="SRAM1 memory space "/>

        <node id="SRAM2"  address="0x0"  mask="0xffffffff"  permission="r"
            description="SRAM2 memory space"/>

        <node id="ICAP"  address="0x0"  mode="non-incremental"  permission="r"
            description="ICAP memory space (seems to not work at the moment)"/>

        <node id="FLASH"  address="0x0"  description="FLASH memory banks">
          <node id="BANK_15" description="512Kword">
            <node id="BLOCK_130"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_129"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_128"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_127"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_126"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_125"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_124"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_123"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_15-->

          <node id="BANK_14" description="512Kword">
            <node id="BLOCK_122"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_121"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_120"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_119"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_118"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_117"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_116"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_115"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_14-->

          <node id="BANK_13" description="512Kword">
            <node id="BLOCK_114"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_113"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_112"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_111"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_110"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_109"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_108"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/> 
            <node id="BLOCK_107"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_13-->

          <node id="BANK_12" description="512Kword">
            <node id="BLOCK_106"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_105"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_104"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_103"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_102"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_101"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_100"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_99"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_12-->

          <node id="BANK_11" description="512Kword">
            <node id="BLOCK_98"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_97"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_96"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_95"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_94"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_93"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_92"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_91"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_11-->

          <node id="BANK_10" description="512Kword">
            <node id="BLOCK_90"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_89"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_88"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_87"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_86"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_85"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_84"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_83"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_10-->

          <node id="BANK_9" description="512Kword">
            <node id="BLOCK_82"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_81"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_80"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_79"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_78"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_77"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_76"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_75"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_9-->

          <node id="BANK_8" description="512Kword">
            <node id="BLOCK_74"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_73"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_72"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_71"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_70"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_69"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_68"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_67"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_8-->

          <node id="BANK_7" description="512Kword">
            <node id="BLOCK_66"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_65"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_64"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_63"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_62"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_61"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_60"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_59"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_7-->

          <node id="BANK_6" description="512Kword">
            <node id="BLOCK_58"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_57"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_56"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_55"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_54"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_53"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_52"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_51"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_6-->

          <node id="BANK_5" description="512Kword">
            <node id="BLOCK_50"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_49"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_48"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_47"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_46"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_45"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_44"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_43"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_5-->

          <node id="BANK_4" description="512Kword">
            <node id="BLOCK_42"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_41"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_40"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_39"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_38"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_37"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_36"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_35"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_4-->

          <node id="BANK_3" description="512Kword">
            <node id="BLOCK_34"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_33"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_32"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_31"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_30"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_29"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_28"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_27"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
          </node> <!--end BANK_3-->

          <node id="BANK_2" description="512Kword">
            <node id="BLOCK_26"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_25"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_24"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_23"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_22"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_21"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_20"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_19"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_2-->

          <node id="BANK_1" description="512Kword">
            <node id="BLOCK_18"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_17"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_16"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_15"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_14"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_13"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_12"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_11"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end BANK_1-->

          <node id="PARAM_BANK" description="512Kword">
            <node id="BLOCK_10"  address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
            <node id="BLOCK_9"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_8"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_7"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_6"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_5"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_4"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_3"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_2"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_1"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>	
            <node id="BLOCK_0"   address="0x0"  mask="0xffffffff"  permission="r" description="64Kword"/>
          </node> <!--end PARAM_BANK-->
        </node>              
              
        <node id="BOARD_ID" address="0x0" mask="0xffffffff" permission="r"
              description="GLIB Board ID code"
              fw_signal="legacy_board_id"/>
        <node id="SYSTEM_ID" address="0x1" mask="0xffffffff" permission="r"
              description="GLIB System ID code"
              fw_signal="legacy_sys_id"/>
        <node id="FIRMWARE_VERSION" address="0x2" mask="0xffffffff" permission="r"
              description="GLIB firmware version + firmware date"
              fw_signal="legacy_fw_version"/>
    </node> <!-- end of GLIB_SYSTEM -->
    
  </node>
</node>
