<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_Defs_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;gc/shared/collectedHeap.hpp&quot;
  36 #include &quot;nativeInst_x86.hpp&quot;
  37 #include &quot;oops/objArrayKlass.hpp&quot;
  38 #include &quot;runtime/frame.inline.hpp&quot;
  39 #include &quot;runtime/safepointMechanism.hpp&quot;
  40 #include &quot;runtime/sharedRuntime.hpp&quot;

  41 #include &quot;vmreg_x86.inline.hpp&quot;
  42 
  43 
  44 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  45 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  46 // fast versions of NegF/NegD and AbsF/AbsD.
  47 
  48 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  49 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  50   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  51   // of 128-bits operands for SSE instructions.
  52   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  53   // Store the value to a 128-bits operand.
  54   operand[0] = lo;
  55   operand[1] = hi;
  56   return operand;
  57 }
  58 
  59 // Buffer for 128-bits masks used by SSE instructions.
  60 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
</pre>
<hr />
<pre>
 891       move_regs(f_lo, t_lo);
 892       move_regs(f_hi, t_hi);
 893     }
 894 #endif // LP64
 895 
 896 #ifndef _LP64
 897     // special moves from fpu-register to xmm-register
 898     // necessary for method results
 899   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 900     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 901     __ fld_s(Address(rsp, 0));
 902   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 903     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 904     __ fld_d(Address(rsp, 0));
 905   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 906     __ fstp_s(Address(rsp, 0));
 907     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 908   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 909     __ fstp_d(Address(rsp, 0));
 910     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));
<span class="line-removed"> 911 </span>
<span class="line-removed"> 912   // move between fpu-registers (no instruction necessary because of fpu-stack)</span>
<span class="line-removed"> 913   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {</span>
<span class="line-removed"> 914     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);</span>
<span class="line-removed"> 915     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);</span>
 916 #endif // !_LP64
 917 
 918     // move between xmm-registers
 919   } else if (dest-&gt;is_single_xmm()) {
 920     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 921     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 922   } else if (dest-&gt;is_double_xmm()) {
 923     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 924     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 925 







 926   } else {
 927     ShouldNotReachHere();
 928   }
 929 }
 930 
 931 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 932   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 933   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 934 
 935   if (src-&gt;is_single_cpu()) {
 936     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 937     if (is_reference_type(type)) {
 938       __ verify_oop(src-&gt;as_register());
 939       __ movptr (dst, src-&gt;as_register());
 940     } else if (type == T_METADATA || type == T_ADDRESS) {
 941       __ movptr (dst, src-&gt;as_register());
 942     } else {
 943       __ movl (dst, src-&gt;as_register());
 944     }
 945 
</pre>
<hr />
<pre>
1578     case Bytecodes::_i2d:
1579       if (dest-&gt;is_single_xmm()) {
1580         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1581       } else if (dest-&gt;is_double_xmm()) {
1582         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1583       } else {
1584         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1585         __ movl(Address(rsp, 0), src-&gt;as_register());
1586         __ fild_s(Address(rsp, 0));
1587       }
1588       break;
1589 
1590     case Bytecodes::_l2f:
1591     case Bytecodes::_l2d:
1592       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1593       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1594       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1595       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1596       __ fild_d(Address(rsp, 0));
1597       // float result is rounded later through spilling

1598 
1599     case Bytecodes::_f2i:
1600     case Bytecodes::_d2i:
1601       if (src-&gt;is_single_xmm()) {
1602         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1603       } else if (src-&gt;is_double_xmm()) {
1604         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1605       } else {
1606         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1607         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1608         __ fist_s(Address(rsp, 0));
1609         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1610         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1611       }
1612       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1613       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1614       __ cmpl(dest-&gt;as_register(), 0x80000000);
1615       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1616       __ bind(*op-&gt;stub()-&gt;continuation());
1617       break;
</pre>
</td>
<td>
<hr />
<pre>
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;gc/shared/collectedHeap.hpp&quot;
  36 #include &quot;nativeInst_x86.hpp&quot;
  37 #include &quot;oops/objArrayKlass.hpp&quot;
  38 #include &quot;runtime/frame.inline.hpp&quot;
  39 #include &quot;runtime/safepointMechanism.hpp&quot;
  40 #include &quot;runtime/sharedRuntime.hpp&quot;
<span class="line-added">  41 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  42 #include &quot;vmreg_x86.inline.hpp&quot;
  43 
  44 
  45 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  46 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  47 // fast versions of NegF/NegD and AbsF/AbsD.
  48 
  49 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  50 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  51   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  52   // of 128-bits operands for SSE instructions.
  53   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  54   // Store the value to a 128-bits operand.
  55   operand[0] = lo;
  56   operand[1] = hi;
  57   return operand;
  58 }
  59 
  60 // Buffer for 128-bits masks used by SSE instructions.
  61 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
</pre>
<hr />
<pre>
 892       move_regs(f_lo, t_lo);
 893       move_regs(f_hi, t_hi);
 894     }
 895 #endif // LP64
 896 
 897 #ifndef _LP64
 898     // special moves from fpu-register to xmm-register
 899     // necessary for method results
 900   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 901     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 902     __ fld_s(Address(rsp, 0));
 903   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 904     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 905     __ fld_d(Address(rsp, 0));
 906   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 907     __ fstp_s(Address(rsp, 0));
 908     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 909   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 910     __ fstp_d(Address(rsp, 0));
 911     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));





 912 #endif // !_LP64
 913 
 914     // move between xmm-registers
 915   } else if (dest-&gt;is_single_xmm()) {
 916     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 917     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 918   } else if (dest-&gt;is_double_xmm()) {
 919     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 920     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 921 
<span class="line-added"> 922 #ifndef _LP64</span>
<span class="line-added"> 923     // move between fpu-registers (no instruction necessary because of fpu-stack)</span>
<span class="line-added"> 924   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {</span>
<span class="line-added"> 925     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);</span>
<span class="line-added"> 926     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);</span>
<span class="line-added"> 927 #endif // !_LP64</span>
<span class="line-added"> 928 </span>
 929   } else {
 930     ShouldNotReachHere();
 931   }
 932 }
 933 
 934 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 935   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 936   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 937 
 938   if (src-&gt;is_single_cpu()) {
 939     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 940     if (is_reference_type(type)) {
 941       __ verify_oop(src-&gt;as_register());
 942       __ movptr (dst, src-&gt;as_register());
 943     } else if (type == T_METADATA || type == T_ADDRESS) {
 944       __ movptr (dst, src-&gt;as_register());
 945     } else {
 946       __ movl (dst, src-&gt;as_register());
 947     }
 948 
</pre>
<hr />
<pre>
1581     case Bytecodes::_i2d:
1582       if (dest-&gt;is_single_xmm()) {
1583         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1584       } else if (dest-&gt;is_double_xmm()) {
1585         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1586       } else {
1587         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1588         __ movl(Address(rsp, 0), src-&gt;as_register());
1589         __ fild_s(Address(rsp, 0));
1590       }
1591       break;
1592 
1593     case Bytecodes::_l2f:
1594     case Bytecodes::_l2d:
1595       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1596       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1597       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1598       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1599       __ fild_d(Address(rsp, 0));
1600       // float result is rounded later through spilling
<span class="line-added">1601       break;</span>
1602 
1603     case Bytecodes::_f2i:
1604     case Bytecodes::_d2i:
1605       if (src-&gt;is_single_xmm()) {
1606         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1607       } else if (src-&gt;is_double_xmm()) {
1608         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1609       } else {
1610         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1611         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1612         __ fist_s(Address(rsp, 0));
1613         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1614         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1615       }
1616       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1617       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1618       __ cmpl(dest-&gt;as_register(), 0x80000000);
1619       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1620       __ bind(*op-&gt;stub()-&gt;continuation());
1621       break;
</pre>
</td>
</tr>
</table>
<center><a href="c1_Defs_x86.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>