============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Tue Jun 28 20:21:01 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../../../rtl/ethernet/ethernet.v(59)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/count.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.839355s wall, 1.671875s user + 0.156250s system = 1.828125s CPU (99.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 319 MB, peak memory is 352 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "ethernet/count/count" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/count/count as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 89 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/count/count to drive 7 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13115 instances
RUN-0007 : 8501 luts, 3407 seqs, 700 mslices, 365 lslices, 79 pads, 19 brams, 29 dsps
RUN-1001 : There are total 15614 nets
RUN-1001 : 9250 nets have 2 pins
RUN-1001 : 4859 nets have [3 - 5] pins
RUN-1001 : 857 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 297 nets have [21 - 99] pins
RUN-1001 : 22 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     107     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1059     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13113 instances, 8501 luts, 3407 seqs, 1065 slices, 187 macros(1065 instances: 700 mslices 365 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1519 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64836, tnet num: 15315, tinst num: 13113, tnode num: 76703, tedge num: 107161.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.462189s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.49922e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13113.
PHY-3001 : Level 1 #clusters 1876.
PHY-3001 : End clustering;  0.109603s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (85.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.31792e+06, overlap = 474.031
PHY-3002 : Step(2): len = 1.15658e+06, overlap = 492.812
PHY-3002 : Step(3): len = 836068, overlap = 604
PHY-3002 : Step(4): len = 738724, overlap = 674.812
PHY-3002 : Step(5): len = 590754, overlap = 738.062
PHY-3002 : Step(6): len = 517122, overlap = 785.406
PHY-3002 : Step(7): len = 401974, overlap = 886.312
PHY-3002 : Step(8): len = 357517, overlap = 941.438
PHY-3002 : Step(9): len = 298488, overlap = 1037.38
PHY-3002 : Step(10): len = 267471, overlap = 1074.94
PHY-3002 : Step(11): len = 233670, overlap = 1089.88
PHY-3002 : Step(12): len = 212998, overlap = 1129.66
PHY-3002 : Step(13): len = 188833, overlap = 1188.78
PHY-3002 : Step(14): len = 175270, overlap = 1207.28
PHY-3002 : Step(15): len = 159271, overlap = 1263.66
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55613e-06
PHY-3002 : Step(16): len = 166763, overlap = 1242.25
PHY-3002 : Step(17): len = 199156, overlap = 1168.09
PHY-3002 : Step(18): len = 204451, overlap = 1142.97
PHY-3002 : Step(19): len = 214977, overlap = 1110.41
PHY-3002 : Step(20): len = 215250, overlap = 1101.59
PHY-3002 : Step(21): len = 217160, overlap = 1088.09
PHY-3002 : Step(22): len = 213702, overlap = 1033.97
PHY-3002 : Step(23): len = 213536, overlap = 1018.53
PHY-3002 : Step(24): len = 211920, overlap = 1003.06
PHY-3002 : Step(25): len = 210686, overlap = 1022.41
PHY-3002 : Step(26): len = 207803, overlap = 1047.25
PHY-3002 : Step(27): len = 207029, overlap = 1032
PHY-3002 : Step(28): len = 205538, overlap = 1041
PHY-3002 : Step(29): len = 205412, overlap = 1038.56
PHY-3002 : Step(30): len = 203596, overlap = 1003.16
PHY-3002 : Step(31): len = 201083, overlap = 989.812
PHY-3002 : Step(32): len = 198173, overlap = 1000.22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.11225e-06
PHY-3002 : Step(33): len = 212498, overlap = 970.219
PHY-3002 : Step(34): len = 233320, overlap = 918.312
PHY-3002 : Step(35): len = 239419, overlap = 883.156
PHY-3002 : Step(36): len = 241367, overlap = 863.688
PHY-3002 : Step(37): len = 240703, overlap = 863.844
PHY-3002 : Step(38): len = 240879, overlap = 859.406
PHY-3002 : Step(39): len = 240914, overlap = 882.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.2245e-06
PHY-3002 : Step(40): len = 259361, overlap = 856.531
PHY-3002 : Step(41): len = 278558, overlap = 818.469
PHY-3002 : Step(42): len = 291388, overlap = 755.656
PHY-3002 : Step(43): len = 296359, overlap = 751.469
PHY-3002 : Step(44): len = 295040, overlap = 757.812
PHY-3002 : Step(45): len = 291735, overlap = 758.781
PHY-3002 : Step(46): len = 288691, overlap = 770.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.2449e-05
PHY-3002 : Step(47): len = 316928, overlap = 712.844
PHY-3002 : Step(48): len = 338972, overlap = 651.062
PHY-3002 : Step(49): len = 351845, overlap = 637.969
PHY-3002 : Step(50): len = 355439, overlap = 626.844
PHY-3002 : Step(51): len = 353089, overlap = 628.219
PHY-3002 : Step(52): len = 350738, overlap = 628.219
PHY-3002 : Step(53): len = 347749, overlap = 637.375
PHY-3002 : Step(54): len = 346517, overlap = 652.688
PHY-3002 : Step(55): len = 345528, overlap = 646.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.4898e-05
PHY-3002 : Step(56): len = 377309, overlap = 600.375
PHY-3002 : Step(57): len = 406079, overlap = 524.094
PHY-3002 : Step(58): len = 421574, overlap = 494.781
PHY-3002 : Step(59): len = 424365, overlap = 467.281
PHY-3002 : Step(60): len = 420440, overlap = 483.469
PHY-3002 : Step(61): len = 417400, overlap = 506.031
PHY-3002 : Step(62): len = 414340, overlap = 517.531
PHY-3002 : Step(63): len = 414056, overlap = 526.438
PHY-3002 : Step(64): len = 412769, overlap = 531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.9796e-05
PHY-3002 : Step(65): len = 444580, overlap = 461.5
PHY-3002 : Step(66): len = 462652, overlap = 385
PHY-3002 : Step(67): len = 469401, overlap = 382.594
PHY-3002 : Step(68): len = 472874, overlap = 375.312
PHY-3002 : Step(69): len = 472885, overlap = 383.781
PHY-3002 : Step(70): len = 473421, overlap = 375.875
PHY-3002 : Step(71): len = 471063, overlap = 383.438
PHY-3002 : Step(72): len = 469704, overlap = 380.406
PHY-3002 : Step(73): len = 469434, overlap = 379.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.95877e-05
PHY-3002 : Step(74): len = 494801, overlap = 351.25
PHY-3002 : Step(75): len = 510281, overlap = 336.094
PHY-3002 : Step(76): len = 513029, overlap = 301.969
PHY-3002 : Step(77): len = 516289, overlap = 267.938
PHY-3002 : Step(78): len = 520853, overlap = 252.812
PHY-3002 : Step(79): len = 524440, overlap = 249.969
PHY-3002 : Step(80): len = 523683, overlap = 254.469
PHY-3002 : Step(81): len = 525170, overlap = 252.844
PHY-3002 : Step(82): len = 527817, overlap = 234.594
PHY-3002 : Step(83): len = 528658, overlap = 248.594
PHY-3002 : Step(84): len = 526494, overlap = 252.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00019662
PHY-3002 : Step(85): len = 542067, overlap = 224.438
PHY-3002 : Step(86): len = 552982, overlap = 228.344
PHY-3002 : Step(87): len = 554880, overlap = 230.781
PHY-3002 : Step(88): len = 557658, overlap = 239.469
PHY-3002 : Step(89): len = 563691, overlap = 214.094
PHY-3002 : Step(90): len = 567784, overlap = 219.844
PHY-3002 : Step(91): len = 566892, overlap = 233.594
PHY-3002 : Step(92): len = 567739, overlap = 215.75
PHY-3002 : Step(93): len = 570165, overlap = 213.688
PHY-3002 : Step(94): len = 570908, overlap = 195.469
PHY-3002 : Step(95): len = 569835, overlap = 191.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000380476
PHY-3002 : Step(96): len = 578853, overlap = 198.312
PHY-3002 : Step(97): len = 586453, overlap = 206.625
PHY-3002 : Step(98): len = 590493, overlap = 191.688
PHY-3002 : Step(99): len = 593363, overlap = 197.219
PHY-3002 : Step(100): len = 596256, overlap = 188.219
PHY-3002 : Step(101): len = 598234, overlap = 195.969
PHY-3002 : Step(102): len = 597420, overlap = 191.656
PHY-3002 : Step(103): len = 597495, overlap = 186.938
PHY-3002 : Step(104): len = 598329, overlap = 195.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000733056
PHY-3002 : Step(105): len = 605055, overlap = 182.719
PHY-3002 : Step(106): len = 610905, overlap = 190
PHY-3002 : Step(107): len = 612379, overlap = 189.094
PHY-3002 : Step(108): len = 613628, overlap = 187.375
PHY-3002 : Step(109): len = 616413, overlap = 190.812
PHY-3002 : Step(110): len = 618195, overlap = 188.5
PHY-3002 : Step(111): len = 617763, overlap = 192.812
PHY-3002 : Step(112): len = 617952, overlap = 193.094
PHY-3002 : Step(113): len = 619406, overlap = 188.906
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00146336
PHY-3002 : Step(114): len = 622675, overlap = 188.719
PHY-3002 : Step(115): len = 627333, overlap = 183.562
PHY-3002 : Step(116): len = 630892, overlap = 183.375
PHY-3002 : Step(117): len = 633931, overlap = 184.125
PHY-3002 : Step(118): len = 635463, overlap = 179.625
PHY-3002 : Step(119): len = 636950, overlap = 184.812
PHY-3002 : Step(120): len = 637763, overlap = 165.812
PHY-3002 : Step(121): len = 639499, overlap = 162.562
PHY-3002 : Step(122): len = 641075, overlap = 165.406
PHY-3002 : Step(123): len = 642331, overlap = 166.781
PHY-3002 : Step(124): len = 642540, overlap = 166.062
PHY-3002 : Step(125): len = 643283, overlap = 161.594
PHY-3002 : Step(126): len = 644102, overlap = 157.562
PHY-3002 : Step(127): len = 644300, overlap = 155.656
PHY-3002 : Step(128): len = 643373, overlap = 156.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00236772
PHY-3002 : Step(129): len = 644913, overlap = 157.125
PHY-3002 : Step(130): len = 646214, overlap = 157.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019145s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (408.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 910576, over cnt = 2064(5%), over = 11232, worst = 127
PHY-1001 : End global iterations;  0.745548s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (159.3%)

PHY-1001 : Congestion index: top1 = 111.57, top5 = 80.03, top10 = 67.84, top15 = 60.22.
PHY-3001 : End congestion estimation;  0.948995s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.613566s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000289057
PHY-3002 : Step(131): len = 798499, overlap = 91.2812
PHY-3002 : Step(132): len = 797952, overlap = 76.4375
PHY-3002 : Step(133): len = 792900, overlap = 70.875
PHY-3002 : Step(134): len = 789048, overlap = 58.1562
PHY-3002 : Step(135): len = 787894, overlap = 47.4688
PHY-3002 : Step(136): len = 792043, overlap = 52.875
PHY-3002 : Step(137): len = 794471, overlap = 52.375
PHY-3002 : Step(138): len = 792236, overlap = 55.3438
PHY-3002 : Step(139): len = 790408, overlap = 51.0938
PHY-3002 : Step(140): len = 788084, overlap = 44
PHY-3002 : Step(141): len = 784714, overlap = 40.6562
PHY-3002 : Step(142): len = 779644, overlap = 40.5312
PHY-3002 : Step(143): len = 773903, overlap = 41.8438
PHY-3002 : Step(144): len = 770431, overlap = 41.7188
PHY-3002 : Step(145): len = 767662, overlap = 43.875
PHY-3002 : Step(146): len = 764328, overlap = 47.1562
PHY-3002 : Step(147): len = 761801, overlap = 49.7812
PHY-3002 : Step(148): len = 760361, overlap = 49.6875
PHY-3002 : Step(149): len = 760966, overlap = 49.4375
PHY-3002 : Step(150): len = 758580, overlap = 52.375
PHY-3002 : Step(151): len = 755956, overlap = 54.25
PHY-3002 : Step(152): len = 754594, overlap = 48.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000578114
PHY-3002 : Step(153): len = 760980, overlap = 52.5938
PHY-3002 : Step(154): len = 763880, overlap = 47.375
PHY-3002 : Step(155): len = 770435, overlap = 47.4688
PHY-3002 : Step(156): len = 774875, overlap = 49.5625
PHY-3002 : Step(157): len = 775587, overlap = 49.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00115623
PHY-3002 : Step(158): len = 778402, overlap = 48.4688
PHY-3002 : Step(159): len = 781243, overlap = 45.3438
PHY-3002 : Step(160): len = 787797, overlap = 47
PHY-3002 : Step(161): len = 795619, overlap = 46.0625
PHY-3002 : Step(162): len = 799392, overlap = 51.25
PHY-3002 : Step(163): len = 799981, overlap = 50.0625
PHY-3002 : Step(164): len = 801824, overlap = 47.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 61/15614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 931040, over cnt = 3065(8%), over = 13419, worst = 65
PHY-1001 : End global iterations;  0.963392s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (180.0%)

PHY-1001 : Congestion index: top1 = 98.84, top5 = 77.18, top10 = 67.28, top15 = 61.55.
PHY-3001 : End congestion estimation;  1.197899s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (164.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.681035s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000273763
PHY-3002 : Step(165): len = 796517, overlap = 121.438
PHY-3002 : Step(166): len = 784887, overlap = 103.312
PHY-3002 : Step(167): len = 774329, overlap = 95.5938
PHY-3002 : Step(168): len = 761180, overlap = 85.3438
PHY-3002 : Step(169): len = 751348, overlap = 83.0312
PHY-3002 : Step(170): len = 744064, overlap = 81.0625
PHY-3002 : Step(171): len = 737596, overlap = 83.5938
PHY-3002 : Step(172): len = 732621, overlap = 83.2188
PHY-3002 : Step(173): len = 726407, overlap = 93.5625
PHY-3002 : Step(174): len = 720945, overlap = 91.5938
PHY-3002 : Step(175): len = 717802, overlap = 88.0312
PHY-3002 : Step(176): len = 715424, overlap = 89.0625
PHY-3002 : Step(177): len = 711511, overlap = 92.8438
PHY-3002 : Step(178): len = 707783, overlap = 105.156
PHY-3002 : Step(179): len = 706054, overlap = 110.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000547525
PHY-3002 : Step(180): len = 714301, overlap = 99.75
PHY-3002 : Step(181): len = 716853, overlap = 97.0938
PHY-3002 : Step(182): len = 723251, overlap = 95.4062
PHY-3002 : Step(183): len = 730652, overlap = 93.625
PHY-3002 : Step(184): len = 733068, overlap = 87.7188
PHY-3002 : Step(185): len = 735876, overlap = 88.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109505
PHY-3002 : Step(186): len = 741508, overlap = 83.5938
PHY-3002 : Step(187): len = 745503, overlap = 83.625
PHY-3002 : Step(188): len = 751921, overlap = 80
PHY-3002 : Step(189): len = 756415, overlap = 75.9375
PHY-3002 : Step(190): len = 760139, overlap = 70.4688
PHY-3002 : Step(191): len = 761788, overlap = 73.2812
PHY-3002 : Step(192): len = 763041, overlap = 70.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64836, tnet num: 15315, tinst num: 13113, tnode num: 76703, tedge num: 107161.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.138814s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.2%)

RUN-1004 : used memory is 547 MB, reserved memory is 534 MB, peak memory is 634 MB
OPT-1001 : Total overflow 390.41 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 412/15614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 906120, over cnt = 3219(9%), over = 11873, worst = 31
PHY-1001 : End global iterations;  1.094040s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (177.1%)

PHY-1001 : Congestion index: top1 = 95.60, top5 = 72.64, top10 = 63.15, top15 = 57.97.
PHY-1001 : End incremental global routing;  1.336059s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (162.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.674294s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (99.6%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12997 has valid locations, 184 needs to be replaced
PHY-3001 : design contains 13273 instances, 8517 luts, 3551 seqs, 1065 slices, 187 macros(1065 instances: 700 mslices 365 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 779041
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13562/15774.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 915976, over cnt = 3257(9%), over = 11853, worst = 31
PHY-1001 : End global iterations;  0.202475s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (123.5%)

PHY-1001 : Congestion index: top1 = 95.82, top5 = 73.10, top10 = 63.56, top15 = 58.37.
PHY-3001 : End congestion estimation;  0.461348s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (115.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65433, tnet num: 15475, tinst num: 13273, tnode num: 77671, tedge num: 108035.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173186s wall, 1.093750s user + 0.078125s system = 1.171875s CPU (99.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 585 MB, peak memory is 646 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.883274s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 778504, overlap = 0.34375
PHY-3002 : Step(194): len = 778185, overlap = 0.34375
PHY-3002 : Step(195): len = 778082, overlap = 0.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13657/15774.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 915048, over cnt = 3259(9%), over = 11919, worst = 31
PHY-1001 : End global iterations;  0.174950s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 95.84, top5 = 73.28, top10 = 63.72, top15 = 58.45.
PHY-3001 : End congestion estimation;  0.422326s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.724278s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000624123
PHY-3002 : Step(196): len = 777943, overlap = 70.875
PHY-3002 : Step(197): len = 778043, overlap = 71.0625
PHY-3001 : Final: Len = 778043, Over = 71.0625
PHY-3001 : End incremental placement;  3.963278s wall, 3.703125s user + 0.421875s system = 4.125000s CPU (104.1%)

OPT-1001 : Total overflow 393.50 peak overflow 2.88
OPT-1001 : End high-fanout net optimization;  6.392761s wall, 6.984375s user + 0.609375s system = 7.593750s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 644, reserve = 631, peak = 658.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13645/15774.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 916480, over cnt = 3255(9%), over = 11343, worst = 31
PHY-1002 : len = 962656, over cnt = 2550(7%), over = 6896, worst = 31
PHY-1002 : len = 1.00672e+06, over cnt = 1374(3%), over = 3553, worst = 31
PHY-1002 : len = 1.05332e+06, over cnt = 294(0%), over = 661, worst = 18
PHY-1002 : len = 1.06206e+06, over cnt = 17(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  1.758930s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (125.3%)

PHY-1001 : Congestion index: top1 = 70.73, top5 = 62.45, top10 = 58.23, top15 = 55.46.
OPT-1001 : End congestion update;  2.007790s wall, 2.375000s user + 0.062500s system = 2.437500s CPU (121.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.554109s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.5%)

OPT-0007 : Start: WNS -28350 TNS -310592 NUM_FEPS 13
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 642, reserve = 628, peak = 658.
OPT-1001 : End physical optimization;  10.329344s wall, 11.296875s user + 0.671875s system = 11.968750s CPU (115.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8517 LUT to BLE ...
SYN-4008 : Packed 8517 LUT and 1403 SEQ to BLE.
SYN-4003 : Packing 2148 remaining SEQ's ...
SYN-4005 : Packed 1872 SEQ with LUT/SLICE
SYN-4006 : 5294 single LUT's are left
SYN-4006 : 276 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8793/10006 primitive instances ...
PHY-3001 : End packing;  0.859100s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (100.0%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6150 instances
RUN-1001 : 3004 mslices, 3004 lslices, 79 pads, 19 brams, 29 dsps
RUN-1001 : There are total 14631 nets
RUN-1001 : 7598 nets have 2 pins
RUN-1001 : 5175 nets have [3 - 5] pins
RUN-1001 : 1032 nets have [6 - 10] pins
RUN-1001 : 387 nets have [11 - 20] pins
RUN-1001 : 434 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6148 instances, 6008 slices, 187 macros(1065 instances: 700 mslices 365 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 797428, Over = 190.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8413/14631.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02863e+06, over cnt = 2128(6%), over = 3378, worst = 7
PHY-1002 : len = 1.03446e+06, over cnt = 1437(4%), over = 1990, worst = 6
PHY-1002 : len = 1.05136e+06, over cnt = 472(1%), over = 570, worst = 4
PHY-1002 : len = 1.05821e+06, over cnt = 139(0%), over = 163, worst = 4
PHY-1002 : len = 1.06206e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.665166s wall, 2.140625s user + 0.171875s system = 2.312500s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 71.36, top5 = 63.33, top10 = 58.54, top15 = 55.42.
PHY-3001 : End congestion estimation;  1.997007s wall, 2.468750s user + 0.171875s system = 2.640625s CPU (132.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63610, tnet num: 14332, tinst num: 6148, tnode num: 73685, tedge num: 108793.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.369847s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (97.0%)

RUN-1004 : used memory is 603 MB, reserved memory is 592 MB, peak memory is 658 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.049981s wall, 1.953125s user + 0.062500s system = 2.015625s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.89249e-05
PHY-3002 : Step(198): len = 778086, overlap = 192
PHY-3002 : Step(199): len = 765422, overlap = 210.25
PHY-3002 : Step(200): len = 757446, overlap = 212
PHY-3002 : Step(201): len = 751320, overlap = 212.25
PHY-3002 : Step(202): len = 747814, overlap = 209
PHY-3002 : Step(203): len = 745466, overlap = 213.25
PHY-3002 : Step(204): len = 743402, overlap = 221.5
PHY-3002 : Step(205): len = 740503, overlap = 227.5
PHY-3002 : Step(206): len = 736933, overlap = 223.25
PHY-3002 : Step(207): len = 733693, overlap = 229.5
PHY-3002 : Step(208): len = 730306, overlap = 235
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013785
PHY-3002 : Step(209): len = 746517, overlap = 209.5
PHY-3002 : Step(210): len = 754883, overlap = 188.75
PHY-3002 : Step(211): len = 762903, overlap = 183.25
PHY-3002 : Step(212): len = 766111, overlap = 181.25
PHY-3002 : Step(213): len = 767563, overlap = 179
PHY-3002 : Step(214): len = 768161, overlap = 174.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266857
PHY-3002 : Step(215): len = 783431, overlap = 147.75
PHY-3002 : Step(216): len = 789727, overlap = 144.75
PHY-3002 : Step(217): len = 796808, overlap = 142.5
PHY-3002 : Step(218): len = 802361, overlap = 142.25
PHY-3002 : Step(219): len = 804623, overlap = 141
PHY-3002 : Step(220): len = 805750, overlap = 142
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000533233
PHY-3002 : Step(221): len = 816455, overlap = 139.75
PHY-3002 : Step(222): len = 821901, overlap = 132
PHY-3002 : Step(223): len = 831117, overlap = 125.25
PHY-3002 : Step(224): len = 837125, overlap = 121
PHY-3002 : Step(225): len = 841342, overlap = 125
PHY-3002 : Step(226): len = 842334, overlap = 124
PHY-3002 : Step(227): len = 843714, overlap = 125.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.031719s wall, 0.718750s user + 1.953125s system = 2.671875s CPU (259.0%)

PHY-3001 : Trial Legalized: Len = 892495
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 327/14631.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06442e+06, over cnt = 2990(8%), over = 5417, worst = 8
PHY-1002 : len = 1.09026e+06, over cnt = 1814(5%), over = 2678, worst = 8
PHY-1002 : len = 1.11194e+06, over cnt = 807(2%), over = 1143, worst = 8
PHY-1002 : len = 1.1261e+06, over cnt = 166(0%), over = 240, worst = 6
PHY-1002 : len = 1.12982e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.411339s wall, 3.531250s user + 0.078125s system = 3.609375s CPU (149.7%)

PHY-1001 : Congestion index: top1 = 69.72, top5 = 62.66, top10 = 58.79, top15 = 55.87.
PHY-3001 : End congestion estimation;  2.764812s wall, 3.875000s user + 0.078125s system = 3.953125s CPU (143.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.710748s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243285
PHY-3002 : Step(228): len = 857407, overlap = 50.75
PHY-3002 : Step(229): len = 844963, overlap = 65.25
PHY-3002 : Step(230): len = 835036, overlap = 81.75
PHY-3002 : Step(231): len = 828655, overlap = 93.75
PHY-3002 : Step(232): len = 824428, overlap = 104.25
PHY-3002 : Step(233): len = 821466, overlap = 111.5
PHY-3002 : Step(234): len = 820192, overlap = 117.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486569
PHY-3002 : Step(235): len = 831861, overlap = 104.25
PHY-3002 : Step(236): len = 835323, overlap = 104.75
PHY-3002 : Step(237): len = 839845, overlap = 102
PHY-3002 : Step(238): len = 844388, overlap = 101
PHY-3002 : Step(239): len = 846390, overlap = 94.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-3001 : Legalized: Len = 866563, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.052178s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (89.8%)

PHY-3001 : 57 instances has been re-located, deltaX = 17, deltaY = 37, maxDist = 2.
PHY-3001 : Final: Len = 867248, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63610, tnet num: 14332, tinst num: 6148, tnode num: 73685, tedge num: 108793.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.626506s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (99.9%)

RUN-1004 : used memory is 624 MB, reserved memory is 630 MB, peak memory is 684 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4188/14631.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.05639e+06, over cnt = 2735(7%), over = 4524, worst = 6
PHY-1002 : len = 1.07143e+06, over cnt = 1715(4%), over = 2519, worst = 6
PHY-1002 : len = 1.08853e+06, over cnt = 931(2%), over = 1287, worst = 5
PHY-1002 : len = 1.10338e+06, over cnt = 359(1%), over = 479, worst = 5
PHY-1002 : len = 1.1108e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.227512s wall, 2.921875s user + 0.343750s system = 3.265625s CPU (146.6%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.60, top10 = 57.73, top15 = 55.11.
PHY-1001 : End incremental global routing;  2.541536s wall, 3.218750s user + 0.343750s system = 3.562500s CPU (140.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14332 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.672337s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6055 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 6152 instances, 6012 slices, 187 macros(1065 instances: 700 mslices 365 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 867744
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13393/14635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11144e+06, over cnt = 23(0%), over = 27, worst = 3
PHY-1002 : len = 1.1115e+06, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 1.11158e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11162e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.581925s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.59, top10 = 57.74, top15 = 55.14.
PHY-3001 : End congestion estimation;  0.907362s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (98.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63658, tnet num: 14336, tinst num: 6152, tnode num: 73745, tedge num: 108865.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.564003s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (99.9%)

RUN-1004 : used memory is 655 MB, reserved memory is 656 MB, peak memory is 694 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.290869s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(240): len = 867495, overlap = 0
PHY-3002 : Step(241): len = 867517, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13389/14635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11115e+06, over cnt = 15(0%), over = 19, worst = 3
PHY-1002 : len = 1.11119e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.11122e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.441197s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.59, top10 = 57.74, top15 = 55.12.
PHY-3001 : End congestion estimation;  0.765298s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.752198s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000127055
PHY-3002 : Step(242): len = 867494, overlap = 0.25
PHY-3002 : Step(243): len = 867494, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005169s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 867497, Over = 0
PHY-3001 : End spreading;  0.045764s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.4%)

PHY-3001 : Final: Len = 867497, Over = 0
PHY-3001 : End incremental placement;  5.126532s wall, 5.203125s user + 0.296875s system = 5.500000s CPU (107.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.769487s wall, 9.718750s user + 0.671875s system = 10.390625s CPU (118.5%)

OPT-1001 : Current memory(MB): used = 701, reserve = 694, peak = 704.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13393/14635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11129e+06, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 1.11137e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.11139e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452298s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (107.1%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.60, top10 = 57.75, top15 = 55.13.
OPT-1001 : End congestion update;  0.776565s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (102.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.569603s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (101.5%)

OPT-0007 : Start: WNS -26235 TNS -287035 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.348116s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 701, reserve = 694, peak = 704.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.583453s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13397/14635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11139e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131844s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.8%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.60, top10 = 57.75, top15 = 55.13.
PHY-1001 : End incremental global routing;  0.452381s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.755681s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13397/14635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11139e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136585s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (103.0%)

PHY-1001 : Congestion index: top1 = 68.49, top5 = 61.60, top10 = 57.75, top15 = 55.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.627848s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (102.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26235 TNS -287035 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 68.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26235ps with too many logic level 62 
RUN-1001 :       #2 path slack -26185ps with too many logic level 62 
RUN-1001 :       #3 path slack -26158ps with too many logic level 62 
RUN-1001 :       #4 path slack -26135ps with too many logic level 62 
RUN-1001 :       #5 path slack -26135ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14635 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14635 nets
OPT-1001 : End physical optimization;  14.931819s wall, 15.687500s user + 0.921875s system = 16.609375s CPU (111.2%)

RUN-1003 : finish command "place" in  48.031624s wall, 73.890625s user + 13.875000s system = 87.765625s CPU (182.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 606 MB, peak memory is 704 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.329972s wall, 3.890625s user + 0.062500s system = 3.953125s CPU (169.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 607 MB, peak memory is 704 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6154 instances
RUN-1001 : 3004 mslices, 3008 lslices, 79 pads, 19 brams, 29 dsps
RUN-1001 : There are total 14635 nets
RUN-1001 : 7597 nets have 2 pins
RUN-1001 : 5175 nets have [3 - 5] pins
RUN-1001 : 1034 nets have [6 - 10] pins
RUN-1001 : 389 nets have [11 - 20] pins
RUN-1001 : 435 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63658, tnet num: 14336, tinst num: 6152, tnode num: 73745, tedge num: 108865.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.439075s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (99.9%)

RUN-1004 : used memory is 635 MB, reserved memory is 631 MB, peak memory is 704 MB
PHY-1001 : 3004 mslices, 3008 lslices, 79 pads, 19 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0273e+06, over cnt = 2956(8%), over = 5317, worst = 8
PHY-1002 : len = 1.0495e+06, over cnt = 1841(5%), over = 2903, worst = 8
PHY-1002 : len = 1.07266e+06, over cnt = 963(2%), over = 1388, worst = 6
PHY-1002 : len = 1.09282e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.093e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.185677s wall, 3.328125s user + 0.203125s system = 3.531250s CPU (161.6%)

PHY-1001 : Congestion index: top1 = 68.51, top5 = 61.51, top10 = 57.64, top15 = 54.87.
PHY-1001 : End global routing;  2.494767s wall, 3.609375s user + 0.234375s system = 3.843750s CPU (154.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 693, reserve = 688, peak = 704.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 952, reserve = 948, peak = 952.
PHY-1001 : End build detailed router design. 4.117602s wall, 3.859375s user + 0.250000s system = 4.109375s CPU (99.8%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.543160s wall, 4.406250s user + 0.140625s system = 4.546875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 987, reserve = 984, peak = 987.
PHY-1001 : End phase 1; 4.549583s wall, 4.406250s user + 0.140625s system = 4.546875s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7648 net; 18.110185s wall, 17.500000s user + 0.500000s system = 18.000000s CPU (99.4%)

PHY-1022 : len = 2.04851e+06, over cnt = 751(0%), over = 753, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1000, reserve = 995, peak = 1000.
PHY-1001 : End initial routed; 54.463618s wall, 70.687500s user + 1.734375s system = 72.421875s CPU (133.0%)

PHY-1001 : Update timing.....
PHY-1001 : 2737/13438(20%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -42.500  |  -2059.512  |  640  
RUN-1001 :   Hold   |   0.102   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.621998s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 1007, reserve = 1003, peak = 1007.
PHY-1001 : End phase 2; 57.085668s wall, 73.171875s user + 1.843750s system = 75.015625s CPU (131.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1322 nets with SWNS -40.525ns STNS -1554.910ns FEP 618.
PHY-1001 : End OPT Iter 1; 0.733184s wall, 3.828125s user + 0.031250s system = 3.859375s CPU (526.4%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 891 nets with SWNS -39.655ns STNS -777.947ns FEP 451.
PHY-1001 : End OPT Iter 2; 2.334869s wall, 4.437500s user + 0.140625s system = 4.578125s CPU (196.1%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 78 pins with SWNS -38.183ns STNS -761.003ns FEP 449.
PHY-1001 : End OPT Iter 3; 0.450137s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.7%)

PHY-1022 : len = 2.07211e+06, over cnt = 3115(0%), over = 3156, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.741581s wall, 8.921875s user + 0.187500s system = 9.109375s CPU (243.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03814e+06, over cnt = 683(0%), over = 695, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 8.817670s wall, 8.781250s user + 0.203125s system = 8.984375s CPU (101.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.03982e+06, over cnt = 78(0%), over = 80, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 6.801284s wall, 6.625000s user + 0.187500s system = 6.812500s CPU (100.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04066e+06, over cnt = 42(0%), over = 43, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 7.432359s wall, 7.281250s user + 0.125000s system = 7.406250s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04113e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 10.652092s wall, 10.406250s user + 0.265625s system = 10.671875s CPU (100.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.04154e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 12.968319s wall, 12.796875s user + 0.140625s system = 12.937500s CPU (99.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.04148e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 15.014918s wall, 14.765625s user + 0.218750s system = 14.984375s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.04114e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 15.860820s wall, 15.453125s user + 0.359375s system = 15.812500s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.04105e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 14.271004s wall, 14.140625s user + 0.125000s system = 14.265625s CPU (100.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.04116e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 15.205411s wall, 14.953125s user + 0.250000s system = 15.203125s CPU (100.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.0412e+06, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 13.467735s wall, 13.359375s user + 0.093750s system = 13.453125s CPU (99.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.04158e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 11.596731s wall, 11.468750s user + 0.125000s system = 11.593750s CPU (100.0%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.04178e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 6.791264s wall, 6.765625s user + 0.078125s system = 6.843750s CPU (100.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.04193e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 9.250962s wall, 9.125000s user + 0.125000s system = 9.250000s CPU (100.0%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.04206e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 4.998010s wall, 4.953125s user + 0.031250s system = 4.984375s CPU (99.7%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.04199e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.171532s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (100.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.04182e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.211562s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (96.0%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.04192e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.205048s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.1%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.04191e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.254244s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (110.6%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.04183e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.474388s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (98.8%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.04186e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.153895s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.5%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.04179e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.172913s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (117.5%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.04182e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.196045s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (119.6%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.04208e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.289853s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.4%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.04207e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.391009s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (99.9%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.04178e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.489627s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.9%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.04178e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.174245s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.6%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.04183e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.180368s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.0%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.04203e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.188559s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (91.2%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.0421e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 29; 0.174372s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.6%)

PHY-1001 : ==== DR Iter 30 ====
PHY-1022 : len = 2.04214e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 30; 0.273446s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (91.4%)

PHY-1001 : ==== DR Iter 31 ====
PHY-1022 : len = 2.04215e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 31; 0.314247s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (99.4%)

PHY-1001 : ==== DR Iter 32 ====
PHY-1022 : len = 2.04222e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 32; 0.877984s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (99.7%)

PHY-1001 : ===== DR Iter 33 =====
PHY-1022 : len = 2.04225e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 33; 0.154742s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.0%)

PHY-1001 : ==== DR Iter 34 ====
PHY-1022 : len = 2.04225e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 34; 0.154002s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.5%)

PHY-1001 : ==== DR Iter 35 ====
PHY-1022 : len = 2.04231e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 35; 0.155327s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.6%)

PHY-1001 : ==== DR Iter 36 ====
PHY-1022 : len = 2.04248e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 36; 0.151855s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.9%)

PHY-1001 : Update timing.....
PHY-1001 : 2284/13438(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.905  |  -820.120  |  505  
RUN-1001 :   Hold   |   0.102   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.486595s wall, 2.390625s user + 0.078125s system = 2.468750s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 1206 feed throughs used by 801 nets
PHY-1001 : End commit to database; 1.831394s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1098, reserve = 1098, peak = 1098.
PHY-1001 : End phase 3; 167.355168s wall, 169.921875s user + 2.875000s system = 172.796875s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1098 nets with SWNS -38.816ns STNS -704.706ns FEP 421.
PHY-1001 : End OPT Iter 1; 0.749925s wall, 4.078125s user + 0.156250s system = 4.234375s CPU (564.6%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 51 pins with SWNS -38.213ns STNS -696.449ns FEP 421.
PHY-1001 : End OPT Iter 2; 0.386754s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.0%)

PHY-1022 : len = 2.04426e+06, over cnt = 603(0%), over = 603, worst = 1, crit = 14
PHY-1001 : End optimize timing; 1.329452s wall, 4.656250s user + 0.156250s system = 4.812500s CPU (362.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.213ns, -696.449ns, 421}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04081e+06, over cnt = 137(0%), over = 137, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.078230s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (117.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0403e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.562529s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04047e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.376654s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04055e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 1.427004s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (99.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.04056e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.591137s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (99.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.04058e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 2.430284s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.04061e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 2.053926s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (100.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.04069e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.320738s wall, 2.265625s user + 0.062500s system = 2.328125s CPU (100.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.0407e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 1.809196s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (100.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.04066e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 1.255761s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (99.5%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.04074e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.717506s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (100.2%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.04078e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.150955s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.5%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.04074e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.167868s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (130.3%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.04074e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.164474s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.0%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.04078e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.174701s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (134.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.04074e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.210025s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.2%)

PHY-1001 : ===== DR Iter 17 =====
PHY-1022 : len = 2.04076e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.143156s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.2%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.04074e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.164817s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (123.2%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.04078e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.176311s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (97.5%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.04078e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.145609s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.3%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.04082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.230541s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.9%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.04081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.243187s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (102.8%)

PHY-1001 : ===== DR Iter 23 =====
PHY-1022 : len = 2.04081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.143604s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.9%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.04082e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.147724s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (137.5%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.04081e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.161486s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.8%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 2.04086e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.170120s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.04074e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 27; 0.146452s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.0%)

PHY-1001 : Update timing.....
PHY-1001 : 1975/13438(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.299  |  -758.607  |  472  
RUN-1001 :   Hold   |   0.102   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.453722s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 1325 feed throughs used by 890 nets
PHY-1001 : End commit to database; 1.988986s wall, 1.859375s user + 0.109375s system = 1.968750s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 1107, reserve = 1107, peak = 1107.
PHY-1001 : End phase 4; 26.245204s wall, 29.328125s user + 0.765625s system = 30.093750s CPU (114.7%)

PHY-1003 : Routed, final wirelength = 2.04074e+06
PHY-1001 : Current memory(MB): used = 1110, reserve = 1110, peak = 1110.
PHY-1001 : End export database. 0.092532s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.3%)

PHY-1001 : End detail routing;  259.818083s wall, 281.140625s user + 5.875000s system = 287.015625s CPU (110.5%)

RUN-1003 : finish command "route" in  264.631390s wall, 286.953125s user + 6.218750s system = 293.171875s CPU (110.8%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1105 MB, peak memory is 1110 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11372   out of  19600   58.02%
#reg                     3744   out of  19600   19.10%
#le                     11648
  #lut only              7904   out of  11648   67.86%
  #reg only               276   out of  11648    2.37%
  #lut&reg               3468   out of  11648   29.77%
#dsp                       29   out of     29  100.00%
#bram                      11   out of     64   17.19%
  #bram9k                   4
  #fifo9k                   7
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      13   out of     16   81.25%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2320
#2        differentiator/filter/CLK                  GCLK               lslice             RSSI_reader/reg2_syn_49.q0                                286
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            79
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        62
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        23
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             UART/read_mux_byte0[7]_syn_7.q0                           16
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 8
#8        ethernet/count/count                       GCLK               lslice             Interface_9341/next_state[0]_syn_14.q0                    7
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_181.q0    4
#10       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_76.f1                            3
#11       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                       2
#12       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#13       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#14       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11648  |10388   |984     |3750    |19      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |8      |8       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |97     |84      |10      |65      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |14     |14      |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |113    |96      |15      |66      |0       |0       |
|    KeyToCol                            |KeyToCol                        |94     |77      |15      |49      |0       |0       |
|  Buzzer                                |Buzzer                          |607    |539     |44      |304     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |58     |58      |0       |42      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |61     |53      |8       |31      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |30      |0       |0       |
|    BDMA_BGM                            |BDMA                            |35     |35      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |37     |37      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |54     |45      |8       |28      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |55     |38      |8       |32      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |12     |12      |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |6      |6       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |100    |94      |6       |26      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |107    |101     |6       |23      |0       |0       |
|  Interface_9341                        |Interface_9341                  |7      |7       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |140    |134     |6       |31      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |355    |322     |26      |146     |0       |0       |
|    LCD_ini                             |LCD_ini                         |78     |62      |9       |25      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |72     |72      |0       |35      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |73     |73      |0       |32      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |49     |49      |0       |14      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |8      |8       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |22     |18      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |161    |156     |0       |82      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |23     |23      |0       |12      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |18     |18      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |15     |10      |0       |15      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |10     |10      |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |53     |53      |0       |17      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |53     |53      |0       |17      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |12     |12      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |12     |12      |0       |2       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |14     |14      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |12     |12      |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |96     |74      |22      |11      |0       |0       |
|  Timer                                 |Timer                           |43     |29      |10      |25      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |187    |174     |12      |104     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |81     |80      |0       |19      |0       |0       |
|  differentiator                        |differentiator                  |1267   |574     |487     |467     |0       |26      |
|    filter                              |filter                          |1107   |486     |415     |449     |0       |24      |
|  ethernet                              |ethernet                        |248    |228     |20      |79      |7       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |232    |212     |20      |63      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |16     |16      |0       |16      |0       |0       |
|    count                               |count                           |0      |0       |0       |0       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |3       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |4       |0       |
|  i2c                                   |i2c                             |418    |323     |92      |80      |0       |0       |
|    DUT_APB                             |apb                             |18     |15      |0       |16      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |66     |66      |0       |17      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |334    |242     |92      |47      |0       |0       |
|  pwm_dac                               |pwm                             |488    |356     |132     |44      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |4      |4       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5970   |5905    |59      |1573    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1057   |1012    |37      |557     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |114    |112     |0       |108     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |16     |16      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |647    |610     |37      |205     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |79     |74      |5       |21      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |69     |55      |14      |32      |0       |0       |
|      u_txreg                           |spi_master_tx                   |479    |461     |18      |149     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |280    |274     |0       |239     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7521  
    #2          2       3042  
    #3          3       1362  
    #4          4       767   
    #5        5-10      1103  
    #6        11-50     724   
    #7       51-100      25   
    #8       101-500     1    
  Average     3.23            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.112260s wall, 3.437500s user + 0.078125s system = 3.515625s CPU (166.4%)

RUN-1004 : used memory is 1106 MB, reserved memory is 1105 MB, peak memory is 1146 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63658, tnet num: 14336, tinst num: 6152, tnode num: 73745, tedge num: 108865.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.285805s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.6%)

RUN-1004 : used memory is 1102 MB, reserved memory is 1101 MB, peak memory is 1146 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 14 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	ethernet/count/count_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6152
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14635, pip num: 162997
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1325
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3168 valid insts, and 445040 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.802165s wall, 154.640625s user + 3.250000s system = 157.890625s CPU (1337.8%)

RUN-1004 : used memory is 1128 MB, reserved memory is 1136 MB, peak memory is 1315 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220628_202101.log"
