vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/s1111408_lab08_2/lab08_2/lab08_2.vhd
source_file = 1, C:/Users/User/Desktop/s1111408_lab08_2/lab08_2/test.v
source_file = 1, C:/Users/User/Desktop/s1111408_lab08_2/lab08_2/db/lab08_2.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = lab08_2
instance = comp, \Q[0]~output , Q[0]~output, lab08_2, 1
instance = comp, \Q[1]~output , Q[1]~output, lab08_2, 1
instance = comp, \clk~input , clk~input, lab08_2, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, lab08_2, 1
instance = comp, \preQ[0]~1 , preQ[0]~1, lab08_2, 1
instance = comp, \clrn~input , clrn~input, lab08_2, 1
instance = comp, \clrn~inputclkctrl , clrn~inputclkctrl, lab08_2, 1
instance = comp, \preQ[0] , preQ[0], lab08_2, 1
instance = comp, \preQ[1]~0 , preQ[1]~0, lab08_2, 1
instance = comp, \preQ[1] , preQ[1], lab08_2, 1
