

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Jan 22 14:54:19 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F2550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATBbits	set	3978
    48   000000                     _TRISBbits	set	3987
    49   000000                     _ADCON1bits	set	4033
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   000842                     __pcinit:
    55                           	callstack 0
    56   000842                     start_initialization:
    57                           	callstack 0
    58   000842                     __initialization:
    59                           	callstack 0
    60   000842                     end_of_initialization:
    61                           	callstack 0
    62   000842                     __end_of__initialization:
    63                           	callstack 0
    64   000842  0100               	movlb	0
    65   000844  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 76 in file "Blinking_2550.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   000802                     __ptext0:
   108                           	callstack 0
   109   000802                     _main:
   110                           	callstack 31
   111   000802                     
   112                           ;Blinking_2550.c: 77:     ADCON1bits.PCFG = 0x0F;
   113   000802  0E0F               	movlw	15
   114   000804  12C1               	iorwf	193,f,c	;volatile
   115   000806                     
   116                           ;Blinking_2550.c: 78:     TRISBbits.RB0 = 0;
   117   000806  9093               	bcf	147,0,c	;volatile
   118   000808                     
   119                           ;Blinking_2550.c: 79:     LATBbits.LB0 = 0;
   120   000808  908A               	bcf	138,0,c	;volatile
   121   00080A                     l698:
   122                           
   123                           ;Blinking_2550.c: 81:         LATBbits.LB0 = 1;
   124   00080A  808A               	bsf	138,0,c	;volatile
   125   00080C                     
   126                           ;Blinking_2550.c: 82:           _delay((unsigned long)((1000)*(8000000/4000.0)));
   127   00080C  0E0B               	movlw	11
   128   00080E  6E02               	movwf	(??_main+1)^0,c
   129   000810  0E26               	movlw	38
   130   000812  6E01               	movwf	??_main^0,c
   131   000814  0E5E               	movlw	94
   132   000816                     u17:
   133   000816  2EE8               	decfsz	wreg,f,c
   134   000818  D7FE               	bra	u17
   135   00081A  2E01               	decfsz	??_main^0,f,c
   136   00081C  D7FC               	bra	u17
   137   00081E  2E02               	decfsz	(??_main+1)^0,f,c
   138   000820  D7FA               	bra	u17
   139   000822                     
   140                           ;Blinking_2550.c: 83:         LATBbits.LB0 = 0;
   141   000822  908A               	bcf	138,0,c	;volatile
   142   000824                     
   143                           ;Blinking_2550.c: 84:           _delay((unsigned long)((1000)*(8000000/4000.0)));
   144   000824  0E0B               	movlw	11
   145   000826  6E02               	movwf	(??_main+1)^0,c
   146   000828  0E26               	movlw	38
   147   00082A  6E01               	movwf	??_main^0,c
   148   00082C  0E5E               	movlw	94
   149   00082E                     u27:
   150   00082E  2EE8               	decfsz	wreg,f,c
   151   000830  D7FE               	bra	u27
   152   000832  2E01               	decfsz	??_main^0,f,c
   153   000834  D7FC               	bra	u27
   154   000836  2E02               	decfsz	(??_main+1)^0,f,c
   155   000838  D7FA               	bra	u27
   156   00083A  EF05  F004         	goto	l698
   157   00083E  EF00  F000         	goto	start
   158   000842                     __end_of_main:
   159                           	callstack 0
   160                           
   161                           	psect	smallconst
   162   000800                     __psmallconst:
   163                           	callstack 0
   164   000800  00                 	db	0
   165   000801  00                 	db	0	; dummy byte at the end
   166   000000                     
   167                           	psect	rparam
   168   000000                     
   169                           	psect	config
   170                           
   171                           ;Config register CONFIG1L @ 0x300000
   172                           ;	PLL Prescaler Selection bits
   173                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   174                           ;	System Clock Postscaler Selection bits
   175                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   176                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   177                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   178   300000                     	org	3145728
   179   300000  00                 	db	0
   180                           
   181                           ;Config register CONFIG1H @ 0x300001
   182                           ;	Oscillator Selection bits
   183                           ;	FOSC = HS, HS oscillator (HS)
   184                           ;	Fail-Safe Clock Monitor Enable bit
   185                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   186                           ;	Internal/External Oscillator Switchover bit
   187                           ;	IESO = OFF, Oscillator Switchover mode disabled
   188   300001                     	org	3145729
   189   300001  0C                 	db	12
   190                           
   191                           ;Config register CONFIG2L @ 0x300002
   192                           ;	Power-up Timer Enable bit
   193                           ;	PWRT = ON, PWRT enabled
   194                           ;	Brown-out Reset Enable bits
   195                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   196                           ;	Brown-out Reset Voltage bits
   197                           ;	BORV = 3, Minimum setting 2.05V
   198                           ;	USB Voltage Regulator Enable bit
   199                           ;	VREGEN = OFF, USB voltage regulator disabled
   200   300002                     	org	3145730
   201   300002  18                 	db	24
   202                           
   203                           ;Config register CONFIG2H @ 0x300003
   204                           ;	Watchdog Timer Enable bit
   205                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   206                           ;	Watchdog Timer Postscale Select bits
   207                           ;	WDTPS = 32768, 1:32768
   208   300003                     	org	3145731
   209   300003  1E                 	db	30
   210                           
   211                           ; Padding undefined space
   212   300004                     	org	3145732
   213   300004  FF                 	db	255
   214                           
   215                           ;Config register CONFIG3H @ 0x300005
   216                           ;	CCP2 MUX bit
   217                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   218                           ;	PORTB A/D Enable bit
   219                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   220                           ;	Low-Power Timer 1 Oscillator Enable bit
   221                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   222                           ;	MCLR Pin Enable bit
   223                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   224   300005                     	org	3145733
   225   300005  81                 	db	129
   226                           
   227                           ;Config register CONFIG4L @ 0x300006
   228                           ;	Stack Full/Underflow Reset Enable bit
   229                           ;	STVREN = ON, Stack full/underflow will cause Reset
   230                           ;	Single-Supply ICSP Enable bit
   231                           ;	LVP = ON, Single-Supply ICSP enabled
   232                           ;	Extended Instruction Set Enable bit
   233                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   234                           ;	Background Debugger Enable bit
   235                           ;	DEBUG = 0x1, unprogrammed default
   236   300006                     	org	3145734
   237   300006  85                 	db	133
   238                           
   239                           ; Padding undefined space
   240   300007                     	org	3145735
   241   300007  FF                 	db	255
   242                           
   243                           ;Config register CONFIG5L @ 0x300008
   244                           ;	Code Protection bit
   245                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   246                           ;	Code Protection bit
   247                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   248                           ;	Code Protection bit
   249                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   250                           ;	Code Protection bit
   251                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   252   300008                     	org	3145736
   253   300008  0F                 	db	15
   254                           
   255                           ;Config register CONFIG5H @ 0x300009
   256                           ;	Boot Block Code Protection bit
   257                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   258                           ;	Data EEPROM Code Protection bit
   259                           ;	CPD = OFF, Data EEPROM is not code-protected
   260   300009                     	org	3145737
   261   300009  C0                 	db	192
   262                           
   263                           ;Config register CONFIG6L @ 0x30000A
   264                           ;	Write Protection bit
   265                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   266                           ;	Write Protection bit
   267                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   268                           ;	Write Protection bit
   269                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   270                           ;	Write Protection bit
   271                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   272   30000A                     	org	3145738
   273   30000A  0F                 	db	15
   274                           
   275                           ;Config register CONFIG6H @ 0x30000B
   276                           ;	Configuration Register Write Protection bit
   277                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   278                           ;	Boot Block Write Protection bit
   279                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   280                           ;	Data EEPROM Write Protection bit
   281                           ;	WRTD = OFF, Data EEPROM is not write-protected
   282   30000B                     	org	3145739
   283   30000B  E0                 	db	224
   284                           
   285                           ;Config register CONFIG7L @ 0x30000C
   286                           ;	Table Read Protection bit
   287                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   288                           ;	Table Read Protection bit
   289                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   290                           ;	Table Read Protection bit
   291                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   292                           ;	Table Read Protection bit
   293                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   294   30000C                     	org	3145740
   295   30000C  0F                 	db	15
   296                           
   297                           ;Config register CONFIG7H @ 0x30000D
   298                           ;	Boot Block Table Read Protection bit
   299                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   300   30000D                     	org	3145741
   301   30000D  40                 	db	64
   302                           tosu	equ	0xFFF
   303                           tosh	equ	0xFFE
   304                           tosl	equ	0xFFD
   305                           stkptr	equ	0xFFC
   306                           pclatu	equ	0xFFB
   307                           pclath	equ	0xFFA
   308                           pcl	equ	0xFF9
   309                           tblptru	equ	0xFF8
   310                           tblptrh	equ	0xFF7
   311                           tblptrl	equ	0xFF6
   312                           tablat	equ	0xFF5
   313                           prodh	equ	0xFF4
   314                           prodl	equ	0xFF3
   315                           indf0	equ	0xFEF
   316                           postinc0	equ	0xFEE
   317                           postdec0	equ	0xFED
   318                           preinc0	equ	0xFEC
   319                           plusw0	equ	0xFEB
   320                           fsr0h	equ	0xFEA
   321                           fsr0l	equ	0xFE9
   322                           wreg	equ	0xFE8
   323                           indf1	equ	0xFE7
   324                           postinc1	equ	0xFE6
   325                           postdec1	equ	0xFE5
   326                           preinc1	equ	0xFE4
   327                           plusw1	equ	0xFE3
   328                           fsr1h	equ	0xFE2
   329                           fsr1l	equ	0xFE1
   330                           bsr	equ	0xFE0
   331                           indf2	equ	0xFDF
   332                           postinc2	equ	0xFDE
   333                           postdec2	equ	0xFDD
   334                           preinc2	equ	0xFDC
   335                           plusw2	equ	0xFDB
   336                           fsr2h	equ	0xFDA
   337                           fsr2l	equ	0xFD9
   338                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Jan 22 14:54:19 2024

                     u17 0816                       u27 082E                      l700 080C  
                    l702 0822                      l704 0824                      l692 0802  
                    l694 0806                      l696 0808                      l698 080A  
                    wreg 0FE8                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001          __initialization 0842  
           __end_of_main 0842                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0842            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0842                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 0842                _TRISBbits 0F93      start_initialization 0842  
            __smallconst 0800                 _LATBbits 0F8A               _ADCON1bits 0FC1  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
