Assembler report for LED
Wed Aug 21 08:21:14 2013
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/FPGA/Project/FuncTest V1.2/LED/LED.sof
  7. Assembler Device Options: D:/FPGA/Project/FuncTest V1.2/LED/LED.pof
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Aug 21 08:21:14 2013 ;
; Revision Name         ; LED                                   ;
; Top-level Entity Name ; LED                                   ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C5T144C8                           ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; Off      ; Off           ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+-------------------------------------------+
; Assembler Generated Files                 ;
+-------------------------------------------+
; File Name                                 ;
+-------------------------------------------+
; D:/FPGA/Project/FuncTest V1.2/LED/LED.sof ;
; D:/FPGA/Project/FuncTest V1.2/LED/LED.pof ;
+-------------------------------------------+


+---------------------------------------------------------------------+
; Assembler Device Options: D:/FPGA/Project/FuncTest V1.2/LED/LED.sof ;
+----------------+----------------------------------------------------+
; Option         ; Setting                                            ;
+----------------+----------------------------------------------------+
; Device         ; EP2C5T144C8                                        ;
; JTAG usercode  ; 0xFFFFFFFF                                         ;
; Checksum       ; 0x000FE712                                         ;
+----------------+----------------------------------------------------+


+---------------------------------------------------------------------+
; Assembler Device Options: D:/FPGA/Project/FuncTest V1.2/LED/LED.pof ;
+--------------------+------------------------------------------------+
; Option             ; Setting                                        ;
+--------------------+------------------------------------------------+
; Device             ; EPCS4                                          ;
; JTAG usercode      ; 0x00000000                                     ;
; Checksum           ; 0x074445F6                                     ;
; Compression Ratio  ; 2                                              ;
+--------------------+------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Aug 21 08:21:12 2013
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LED -c LED
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Wed Aug 21 08:21:14 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


