// Seed: 4037133832
module module_0 (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    input wor id_6,
    input tri1 id_7
);
  if (({1, id_0}) - id_1) begin : id_9
    id_10(
        .id_0(1 ** 1), .id_1(1), .id_2(id_2)
    );
  end
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(id_5 - id_2)
  );
endmodule
module module_0 (
    inout supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output uwire module_1,
    output wor id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15,
    input tri id_16,
    input wand id_17,
    output wor id_18,
    output supply1 id_19,
    output tri0 id_20,
    input wor id_21,
    output tri0 id_22,
    input wire id_23,
    input wire id_24,
    output wire id_25,
    output wire id_26,
    input tri0 id_27,
    input supply0 id_28,
    output tri1 id_29,
    input wand id_30,
    input uwire id_31,
    input tri0 id_32,
    input wor id_33,
    output supply1 id_34,
    output wire id_35,
    input wor id_36,
    input supply0 id_37
);
  assign id_26 = 1'b0;
  module_0(
      id_36, id_5, id_24, id_27, id_35, id_4, id_10, id_28
  );
endmodule
