#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5591f5a9a290 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x5591f5ac0ad0_0 .var "clk", 0 0;
v0x5591f5ac0b90_0 .var "p0", 7 0;
v0x5591f5ac0c50_0 .var "p1", 7 0;
v0x5591f5ac0cf0_0 .var "reset", 0 0;
S_0x5591f5a94350 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x5591f5a9a290;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "in_p0";
    .port_info 3 /INPUT 8 "in_p1";
    .port_info 4 /OUTPUT 8 "out_p0";
    .port_info 5 /OUTPUT 8 "out_p1";
v0x5591f5abfb00_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  1 drivers
v0x5591f5abfbc0_0 .net "in_p0", 7 0, v0x5591f5ac0b90_0;  1 drivers
v0x5591f5abfd10_0 .net "in_p1", 7 0, v0x5591f5ac0c50_0;  1 drivers
v0x5591f5abfe40_0 .net "op_alu", 2 0, v0x5591f5abefe0_0;  1 drivers
v0x5591f5abff00_0 .net "opcode", 5 0, L_0x5591f5ac17f0;  1 drivers
v0x5591f5abffc0_0 .net "out_p0", 7 0, v0x5591f5ab5b90_0;  1 drivers
v0x5591f5ac0110_0 .net "out_p1", 7 0, v0x5591f5ab62b0_0;  1 drivers
v0x5591f5ac0260_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  1 drivers
v0x5591f5ac0300_0 .net "s_inc", 0 0, L_0x5591f5ac0ee0;  1 drivers
v0x5591f5ac0430_0 .net "s_jret", 0 0, L_0x5591f5ac1640;  1 drivers
v0x5591f5ac04d0_0 .net "s_we_stack", 0 0, L_0x5591f5ac1550;  1 drivers
v0x5591f5ac0600_0 .net "sel_inputs", 1 0, L_0x5591f5ac0d90;  1 drivers
v0x5591f5ac06c0_0 .net "we3", 0 0, L_0x5591f5ac1180;  1 drivers
v0x5591f5ac0760_0 .net "we_port", 0 0, L_0x5591f5ac14b0;  1 drivers
v0x5591f5ac0890_0 .net "wez", 0 0, L_0x5591f5ac1340;  1 drivers
v0x5591f5ac0930_0 .net "z", 0 0, v0x5591f5aaf110_0;  1 drivers
S_0x5591f5a898b0 .scope module, "CAMINO_DATOS" "cd" 3 13, 4 1 0, S_0x5591f5a94350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 1 "wez";
    .port_info 5 /INPUT 1 "s_we_port";
    .port_info 6 /INPUT 1 "s_we_stack";
    .port_info 7 /INPUT 1 "s_jalret";
    .port_info 8 /INPUT 3 "op_alu";
    .port_info 9 /INPUT 2 "sel_inputs";
    .port_info 10 /INPUT 8 "in_p0";
    .port_info 11 /INPUT 8 "in_p1";
    .port_info 12 /OUTPUT 1 "z";
    .port_info 13 /OUTPUT 6 "opcode";
    .port_info 14 /OUTPUT 8 "out_p0";
    .port_info 15 /OUTPUT 8 "out_p1";
v0x5591f5abc440_0 .net "RA1", 3 0, L_0x5591f5ac19d0;  1 drivers
v0x5591f5abc500_0 .net "RA2", 3 0, L_0x5591f5ac1930;  1 drivers
v0x5591f5abc5a0_0 .net "RD1", 7 0, L_0x5591f5ad24c0;  1 drivers
v0x5591f5abc690_0 .net "RD2", 7 0, L_0x5591f5ad2bc0;  1 drivers
v0x5591f5abc730_0 .net "WA3", 3 0, L_0x5591f5ac1890;  1 drivers
v0x5591f5abc840_0 .net "WD3", 7 0, L_0x5591f5ad3540;  1 drivers
v0x5591f5abc8e0_0 .net "ZALU", 0 0, L_0x5591f5ad2eb0;  1 drivers
v0x5591f5abc9d0_0 .net "alu_to_mux4", 7 0, v0x5591f5a88a80_0;  1 drivers
v0x5591f5abca90_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5abcb30_0 .net "dir", 9 0, v0x5591f5ab2fc0_0;  1 drivers
v0x5591f5abcbf0_0 .net "dir_in", 9 0, L_0x5591f5ac1da0;  1 drivers
v0x5591f5abcd40_0 .net "dir_out", 9 0, L_0x5591f5ad3fe0;  1 drivers
v0x5591f5abce00_0 .net "dir_salto", 9 0, L_0x5591f5ac1750;  1 drivers
v0x5591f5abcec0_0 .net "in_p0", 7 0, v0x5591f5ac0b90_0;  alias, 1 drivers
v0x5591f5abcf60_0 .net "in_p1", 7 0, v0x5591f5ac0c50_0;  alias, 1 drivers
v0x5591f5abd020_0 .net "inm_to_mux4", 7 0, L_0x5591f5ac1a70;  1 drivers
v0x5591f5abd0e0_0 .net "instruccion", 15 0, L_0x5591f5ac1e40;  1 drivers
v0x5591f5abd2b0_0 .net "io_port", 0 0, L_0x5591f5ac1b50;  1 drivers
v0x5591f5abd350_0 .net "jump_address", 9 0, L_0x5591f5ad3830;  1 drivers
v0x5591f5abd3f0_0 .net "mux1_to_pc", 9 0, L_0x5591f5ac1d00;  1 drivers
v0x5591f5abd4b0_0 .net "op_alu", 2 0, v0x5591f5abefe0_0;  alias, 1 drivers
v0x5591f5abd570_0 .net "opcode", 5 0, L_0x5591f5ac17f0;  alias, 1 drivers
v0x5591f5abd630_0 .net "out_p0", 7 0, v0x5591f5ab5b90_0;  alias, 1 drivers
v0x5591f5abd6f0_0 .net "out_p1", 7 0, v0x5591f5ab62b0_0;  alias, 1 drivers
v0x5591f5abd7b0_0 .net "ports_to_mux4", 7 0, L_0x5591f5ad2f20;  1 drivers
v0x5591f5abd870_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
v0x5591f5abd910_0 .net "s_inc", 0 0, L_0x5591f5ac0ee0;  alias, 1 drivers
v0x5591f5abd9b0_0 .net "s_jalret", 0 0, L_0x5591f5ac1640;  alias, 1 drivers
v0x5591f5abda50_0 .net "s_we_port", 0 0, L_0x5591f5ac14b0;  alias, 1 drivers
v0x5591f5abdb40_0 .net "s_we_stack", 0 0, L_0x5591f5ac1550;  alias, 1 drivers
v0x5591f5abdc30_0 .net "sel_inputs", 1 0, L_0x5591f5ac0d90;  alias, 1 drivers
o0x7f6e2e668858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5591f5abdcd0_0 .net "stack_to_mux4", 7 0, o0x7f6e2e668858;  0 drivers
v0x5591f5abddc0_0 .net "we3", 0 0, L_0x5591f5ac1180;  alias, 1 drivers
v0x5591f5abe070_0 .net "wez", 0 0, L_0x5591f5ac1340;  alias, 1 drivers
v0x5591f5abe110_0 .net "z", 0 0, v0x5591f5aaf110_0;  alias, 1 drivers
L_0x5591f5ac1750 .part L_0x5591f5ac1e40, 0, 10;
L_0x5591f5ac17f0 .part L_0x5591f5ac1e40, 10, 6;
L_0x5591f5ac1890 .part L_0x5591f5ac1e40, 0, 4;
L_0x5591f5ac1930 .part L_0x5591f5ac1e40, 4, 4;
L_0x5591f5ac19d0 .part L_0x5591f5ac1e40, 8, 4;
L_0x5591f5ac1a70 .part L_0x5591f5ac1e40, 4, 8;
L_0x5591f5ac1b50 .part L_0x5591f5ac1e40, 8, 1;
S_0x5591f5a8efb0 .scope module, "ALU" "alu" 4 29, 5 1 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x5591f5ad2eb0 .functor NOT 1, L_0x5591f5ad2e10, C4<0>, C4<0>, C4<0>;
v0x5591f5a93180_0 .net *"_ivl_3", 0 0, L_0x5591f5ad2e10;  1 drivers
v0x5591f5a93250_0 .net "a", 7 0, L_0x5591f5ad24c0;  alias, 1 drivers
v0x5591f5a929f0_0 .net "b", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5a92a90_0 .net "op_alu", 2 0, v0x5591f5abefe0_0;  alias, 1 drivers
v0x5591f5a88a80_0 .var "s", 7 0;
v0x5591f5a88b50_0 .net "y", 7 0, v0x5591f5a88a80_0;  alias, 1 drivers
v0x5591f5aaeb50_0 .net "zero", 0 0, L_0x5591f5ad2eb0;  alias, 1 drivers
E_0x5591f5a25400 .event edge, v0x5591f5a92a90_0, v0x5591f5a929f0_0, v0x5591f5a93250_0;
L_0x5591f5ad2e10 .reduce/or v0x5591f5a88a80_0;
S_0x5591f5aaecb0 .scope module, "FFD" "ffd" 4 28, 6 74 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5591f5aaeed0_0 .net "carga", 0 0, L_0x5591f5ac1340;  alias, 1 drivers
v0x5591f5aaefb0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5aaf070_0 .net "d", 0 0, L_0x5591f5ad2eb0;  alias, 1 drivers
v0x5591f5aaf110_0 .var "q", 0 0;
v0x5591f5aaf1b0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
E_0x5591f5a9bdd0 .event posedge, v0x5591f5aaf1b0_0, v0x5591f5aaefb0_0;
S_0x5591f5aaf340 .scope module, "MEMPROG" "memprog" 4 25, 7 3 0, S_0x5591f5a898b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 16 "rd";
P_0x5591f5a9af10 .param/l "ELEMENTOS" 0 7 3, +C4<00000000000000000000010000000000>;
P_0x5591f5a9af50 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000010000>;
L_0x5591f5ac1e40 .functor BUFZ 16, L_0x5591f5ad1ec0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5591f5aaf640_0 .net *"_ivl_0", 15 0, L_0x5591f5ad1ec0;  1 drivers
v0x5591f5aaf740_0 .net *"_ivl_2", 11 0, L_0x5591f5ad1f60;  1 drivers
L_0x7f6e2e61f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5591f5aaf820_0 .net *"_ivl_5", 1 0, L_0x7f6e2e61f060;  1 drivers
v0x5591f5aaf910_0 .net "a", 9 0, v0x5591f5ab2fc0_0;  alias, 1 drivers
v0x5591f5aaf9f0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5aafae0 .array "mem", 1023 0, 15 0;
v0x5591f5aafb80_0 .net "rd", 15 0, L_0x5591f5ac1e40;  alias, 1 drivers
L_0x5591f5ad1ec0 .array/port v0x5591f5aafae0, L_0x5591f5ad1f60;
L_0x5591f5ad1f60 .concat [ 10 2 0 0], v0x5591f5ab2fc0_0, L_0x7f6e2e61f060;
S_0x5591f5aafce0 .scope module, "MUX_JUMPS" "mux2" 4 34, 6 50 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x5591f5aafec0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5591f5aaffc0_0 .net "d0", 9 0, L_0x5591f5ac1750;  alias, 1 drivers
v0x5591f5ab00a0_0 .net "d1", 9 0, L_0x5591f5ad3fe0;  alias, 1 drivers
v0x5591f5ab0180_0 .net "s", 0 0, L_0x5591f5ac1640;  alias, 1 drivers
v0x5591f5ab0250_0 .net "y", 9 0, L_0x5591f5ad3830;  alias, 1 drivers
L_0x5591f5ad3830 .functor MUXZ 10, L_0x5591f5ac1750, L_0x5591f5ad3fe0, L_0x5591f5ac1640, C4<>;
S_0x5591f5ab03e0 .scope module, "MUX_OF_INPUTS" "mux4" 4 32, 6 59 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0x5591f5ab0610 .param/l "WIDTH" 0 6 59, +C4<00000000000000000000000000001000>;
v0x5591f5ab1c20_0 .net "d0", 7 0, v0x5591f5a88a80_0;  alias, 1 drivers
v0x5591f5ab1d50_0 .net "d1", 7 0, L_0x5591f5ad2f20;  alias, 1 drivers
v0x5591f5ab1e10_0 .net "d2", 7 0, o0x7f6e2e668858;  alias, 0 drivers
v0x5591f5ab1ee0_0 .net "d3", 7 0, L_0x5591f5ac1a70;  alias, 1 drivers
v0x5591f5ab1fb0_0 .net "outM1", 7 0, L_0x5591f5ad31e0;  1 drivers
v0x5591f5ab20f0_0 .net "outM2", 7 0, L_0x5591f5ad3370;  1 drivers
v0x5591f5ab21e0_0 .net "s", 1 0, L_0x5591f5ac0d90;  alias, 1 drivers
v0x5591f5ab22c0_0 .net "y", 7 0, L_0x5591f5ad3540;  alias, 1 drivers
L_0x5591f5ad3280 .part L_0x5591f5ac0d90, 0, 1;
L_0x5591f5ad34a0 .part L_0x5591f5ac0d90, 0, 1;
L_0x5591f5ad3790 .part L_0x5591f5ac0d90, 1, 1;
S_0x5591f5ab0750 .scope module, "m1" "mux2" 6 66, 6 50 0, S_0x5591f5ab03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x5591f5ab0950 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5591f5ab0a20_0 .net "d0", 7 0, v0x5591f5a88a80_0;  alias, 1 drivers
v0x5591f5ab0b30_0 .net "d1", 7 0, L_0x5591f5ad2f20;  alias, 1 drivers
v0x5591f5ab0bf0_0 .net "s", 0 0, L_0x5591f5ad3280;  1 drivers
v0x5591f5ab0cc0_0 .net "y", 7 0, L_0x5591f5ad31e0;  alias, 1 drivers
L_0x5591f5ad31e0 .functor MUXZ 8, v0x5591f5a88a80_0, L_0x5591f5ad2f20, L_0x5591f5ad3280, C4<>;
S_0x5591f5ab0e50 .scope module, "m2" "mux2" 6 67, 6 50 0, S_0x5591f5ab03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x5591f5ab1050 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5591f5ab1120_0 .net "d0", 7 0, o0x7f6e2e668858;  alias, 0 drivers
v0x5591f5ab1200_0 .net "d1", 7 0, L_0x5591f5ac1a70;  alias, 1 drivers
v0x5591f5ab12e0_0 .net "s", 0 0, L_0x5591f5ad34a0;  1 drivers
v0x5591f5ab13b0_0 .net "y", 7 0, L_0x5591f5ad3370;  alias, 1 drivers
L_0x5591f5ad3370 .functor MUXZ 8, o0x7f6e2e668858, L_0x5591f5ac1a70, L_0x5591f5ad34a0, C4<>;
S_0x5591f5ab1540 .scope module, "m3" "mux2" 6 68, 6 50 0, S_0x5591f5ab03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x5591f5ab1720 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5591f5ab1820_0 .net "d0", 7 0, L_0x5591f5ad31e0;  alias, 1 drivers
v0x5591f5ab1910_0 .net "d1", 7 0, L_0x5591f5ad3370;  alias, 1 drivers
v0x5591f5ab19e0_0 .net "s", 0 0, L_0x5591f5ad3790;  1 drivers
v0x5591f5ab1ab0_0 .net "y", 7 0, L_0x5591f5ad3540;  alias, 1 drivers
L_0x5591f5ad3540 .functor MUXZ 8, L_0x5591f5ad31e0, L_0x5591f5ad3370, L_0x5591f5ad3790, C4<>;
S_0x5591f5ab2420 .scope module, "MUX_PC" "mux2" 4 22, 6 50 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x5591f5ab2600 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5591f5ab26a0_0 .net "d0", 9 0, L_0x5591f5ad3830;  alias, 1 drivers
v0x5591f5ab27b0_0 .net "d1", 9 0, L_0x5591f5ac1da0;  alias, 1 drivers
v0x5591f5ab2870_0 .net "s", 0 0, L_0x5591f5ac0ee0;  alias, 1 drivers
v0x5591f5ab2940_0 .net "y", 9 0, L_0x5591f5ac1d00;  alias, 1 drivers
L_0x5591f5ac1d00 .functor MUXZ 10, L_0x5591f5ad3830, L_0x5591f5ac1da0, L_0x5591f5ac0ee0, C4<>;
S_0x5591f5ab2ad0 .scope module, "PC_REGISTER" "registro" 4 21, 6 38 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x5591f5ab2cb0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5591f5ab2df0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab2f00_0 .net "d", 9 0, L_0x5591f5ac1d00;  alias, 1 drivers
v0x5591f5ab2fc0_0 .var "q", 9 0;
v0x5591f5ab30c0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
S_0x5591f5ab31e0 .scope module, "PORTS_MODULE" "io_module" 4 31, 8 1 0, S_0x5591f5a898b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sel_port";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 8 "in_p0";
    .port_info 5 /INPUT 8 "in_p1";
    .port_info 6 /INPUT 8 "in_RD2";
    .port_info 7 /OUTPUT 8 "out_p0";
    .port_info 8 /OUTPUT 8 "out_p1";
    .port_info 9 /OUTPUT 8 "in_port_out";
v0x5591f5ab6d40_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab6e00_0 .net "in_RD2", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5ab6ec0_0 .net "in_p0", 7 0, v0x5591f5ac0b90_0;  alias, 1 drivers
v0x5591f5ab6f60_0 .net "in_p1", 7 0, v0x5591f5ac0c50_0;  alias, 1 drivers
v0x5591f5ab7070_0 .net "in_port_out", 7 0, L_0x5591f5ad2f20;  alias, 1 drivers
v0x5591f5ab7180_0 .net "out_p0", 7 0, v0x5591f5ab5b90_0;  alias, 1 drivers
v0x5591f5ab7240_0 .net "out_p1", 7 0, v0x5591f5ab62b0_0;  alias, 1 drivers
v0x5591f5ab7350_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
v0x5591f5ab73f0_0 .net "sel_port", 0 0, L_0x5591f5ac1b50;  alias, 1 drivers
v0x5591f5ab7490_0 .net "we", 0 0, L_0x5591f5ac14b0;  alias, 1 drivers
S_0x5591f5ab34c0 .scope module, "IN_MODULE" "input_module" 8 4, 9 1 0, S_0x5591f5ab31e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sel_port";
    .port_info 3 /INPUT 8 "in_p0";
    .port_info 4 /INPUT 8 "in_p1";
    .port_info 5 /OUTPUT 8 "out";
v0x5591f5ab4cf0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab4db0_0 .net "in_p0", 7 0, v0x5591f5ac0b90_0;  alias, 1 drivers
v0x5591f5ab4e70_0 .net "in_p1", 7 0, v0x5591f5ac0c50_0;  alias, 1 drivers
v0x5591f5ab4f70_0 .net "out", 7 0, L_0x5591f5ad2f20;  alias, 1 drivers
v0x5591f5ab5010_0 .net "p0_2Mux", 7 0, v0x5591f5ab43a0_0;  1 drivers
v0x5591f5ab5100_0 .net "p1_2Mux", 7 0, v0x5591f5ab4ac0_0;  1 drivers
v0x5591f5ab5210_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
v0x5591f5ab52b0_0 .net "sel_port", 0 0, L_0x5591f5ac1b50;  alias, 1 drivers
S_0x5591f5ab3760 .scope module, "MUX_PORT" "mux2" 9 9, 6 50 0, S_0x5591f5ab34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x5591f5ab3960 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5591f5ab3aa0_0 .net "d0", 7 0, v0x5591f5ab43a0_0;  alias, 1 drivers
v0x5591f5ab3ba0_0 .net "d1", 7 0, v0x5591f5ab4ac0_0;  alias, 1 drivers
v0x5591f5ab3c80_0 .net "s", 0 0, L_0x5591f5ac1b50;  alias, 1 drivers
v0x5591f5ab3d50_0 .net "y", 7 0, L_0x5591f5ad2f20;  alias, 1 drivers
L_0x5591f5ad2f20 .functor MUXZ 8, v0x5591f5ab43a0_0, v0x5591f5ab4ac0_0, L_0x5591f5ac1b50, C4<>;
S_0x5591f5ab3ee0 .scope module, "P0" "registro" 9 5, 6 38 0, S_0x5591f5ab34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5591f5ab40e0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x5591f5ab4220_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab42c0_0 .net "d", 7 0, v0x5591f5ac0b90_0;  alias, 1 drivers
v0x5591f5ab43a0_0 .var "q", 7 0;
v0x5591f5ab44a0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
S_0x5591f5ab45f0 .scope module, "P1" "registro" 9 7, 6 38 0, S_0x5591f5ab34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5591f5ab47d0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x5591f5ab4940_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab49e0_0 .net "d", 7 0, v0x5591f5ac0c50_0;  alias, 1 drivers
v0x5591f5ab4ac0_0 .var "q", 7 0;
v0x5591f5ab4bc0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
S_0x5591f5ab53f0 .scope module, "OUT_MODULE" "output_module" 8 6, 10 1 0, S_0x5591f5ab31e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sel_port";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 8 "in_RD2";
    .port_info 5 /OUTPUT 8 "out_from_p0";
    .port_info 6 /OUTPUT 8 "out_from_p1";
L_0x5591f5ad2fc0 .functor AND 1, v0x5591f5ac0ad0_0, L_0x5591f5ac14b0, C4<1>, C4<1>;
L_0x5591f5ad30d0 .functor AND 1, L_0x5591f5ad2fc0, L_0x5591f5ad3030, C4<1>, C4<1>;
v0x5591f5ab64c0_0 .net *"_ivl_1", 0 0, L_0x5591f5ad2fc0;  1 drivers
v0x5591f5ab65a0_0 .net *"_ivl_3", 0 0, L_0x5591f5ad3030;  1 drivers
v0x5591f5ab6660_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab6700_0 .net "ctrl_port", 0 0, L_0x5591f5ad30d0;  1 drivers
v0x5591f5ab67f0_0 .net "in_RD2", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5ab68e0_0 .net "out_from_p0", 7 0, v0x5591f5ab5b90_0;  alias, 1 drivers
v0x5591f5ab69a0_0 .net "out_from_p1", 7 0, v0x5591f5ab62b0_0;  alias, 1 drivers
v0x5591f5ab6a40_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
v0x5591f5ab6ae0_0 .net "sel_port", 0 0, L_0x5591f5ac1b50;  alias, 1 drivers
v0x5591f5ab6b80_0 .net "we", 0 0, L_0x5591f5ac14b0;  alias, 1 drivers
L_0x5591f5ad3030 .reduce/nor L_0x5591f5ac1b50;
S_0x5591f5ab5650 .scope module, "P0" "registro" 10 8, 6 38 0, S_0x5591f5ab53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5591f5ab5830 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x5591f5ab59c0_0 .net "clk", 0 0, L_0x5591f5ad30d0;  alias, 1 drivers
v0x5591f5ab5aa0_0 .net "d", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5ab5b90_0 .var "q", 7 0;
v0x5591f5ab5c60_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
E_0x5591f5ab5940 .event posedge, v0x5591f5aaf1b0_0, v0x5591f5ab59c0_0;
S_0x5591f5ab5db0 .scope module, "P1" "registro" 10 10, 6 38 0, S_0x5591f5ab53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5591f5ab5fb0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x5591f5ab60f0_0 .net "clk", 0 0, L_0x5591f5ad30d0;  alias, 1 drivers
v0x5591f5ab61c0_0 .net "d", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5ab62b0_0 .var "q", 7 0;
v0x5591f5ab6370_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
S_0x5591f5ab7650 .scope module, "REGFILE" "regfile" 4 26, 6 4 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
v0x5591f5ab7980_0 .net *"_ivl_0", 31 0, L_0x5591f5ad2000;  1 drivers
v0x5591f5ab7a80_0 .net *"_ivl_10", 5 0, L_0x5591f5ad22f0;  1 drivers
L_0x7f6e2e61f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab7b60_0 .net *"_ivl_13", 1 0, L_0x7f6e2e61f138;  1 drivers
L_0x7f6e2e61f180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab7c20_0 .net/2u *"_ivl_14", 7 0, L_0x7f6e2e61f180;  1 drivers
v0x5591f5ab7d00_0 .net *"_ivl_18", 31 0, L_0x5591f5ad2650;  1 drivers
L_0x7f6e2e61f1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab7e30_0 .net *"_ivl_21", 27 0, L_0x7f6e2e61f1c8;  1 drivers
L_0x7f6e2e61f210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab7f10_0 .net/2u *"_ivl_22", 31 0, L_0x7f6e2e61f210;  1 drivers
v0x5591f5ab7ff0_0 .net *"_ivl_24", 0 0, L_0x5591f5ad2780;  1 drivers
v0x5591f5ab80b0_0 .net *"_ivl_26", 7 0, L_0x5591f5ad28c0;  1 drivers
v0x5591f5ab8220_0 .net *"_ivl_28", 5 0, L_0x5591f5ad29b0;  1 drivers
L_0x7f6e2e61f0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab8300_0 .net *"_ivl_3", 27 0, L_0x7f6e2e61f0a8;  1 drivers
L_0x7f6e2e61f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab83e0_0 .net *"_ivl_31", 1 0, L_0x7f6e2e61f258;  1 drivers
L_0x7f6e2e61f2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab84c0_0 .net/2u *"_ivl_32", 7 0, L_0x7f6e2e61f2a0;  1 drivers
L_0x7f6e2e61f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab85a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6e2e61f0f0;  1 drivers
v0x5591f5ab8680_0 .net *"_ivl_6", 0 0, L_0x5591f5ad2110;  1 drivers
v0x5591f5ab8740_0 .net *"_ivl_8", 7 0, L_0x5591f5ad2250;  1 drivers
v0x5591f5ab8820_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab89d0_0 .net "ra1", 3 0, L_0x5591f5ac19d0;  alias, 1 drivers
v0x5591f5ab8ab0_0 .net "ra2", 3 0, L_0x5591f5ac1930;  alias, 1 drivers
v0x5591f5ab8b90_0 .net "rd1", 7 0, L_0x5591f5ad24c0;  alias, 1 drivers
v0x5591f5ab8c50_0 .net "rd2", 7 0, L_0x5591f5ad2bc0;  alias, 1 drivers
v0x5591f5ab8cf0 .array "regb", 15 0, 7 0;
v0x5591f5ab8db0_0 .net "wa3", 3 0, L_0x5591f5ac1890;  alias, 1 drivers
v0x5591f5ab8e90_0 .net "wd3", 7 0, L_0x5591f5ad3540;  alias, 1 drivers
v0x5591f5ab8f50_0 .net "we3", 0 0, L_0x5591f5ac1180;  alias, 1 drivers
E_0x5591f5a9bbe0 .event posedge, v0x5591f5aaefb0_0;
L_0x5591f5ad2000 .concat [ 4 28 0 0], L_0x5591f5ac19d0, L_0x7f6e2e61f0a8;
L_0x5591f5ad2110 .cmp/ne 32, L_0x5591f5ad2000, L_0x7f6e2e61f0f0;
L_0x5591f5ad2250 .array/port v0x5591f5ab8cf0, L_0x5591f5ad22f0;
L_0x5591f5ad22f0 .concat [ 4 2 0 0], L_0x5591f5ac19d0, L_0x7f6e2e61f138;
L_0x5591f5ad24c0 .functor MUXZ 8, L_0x7f6e2e61f180, L_0x5591f5ad2250, L_0x5591f5ad2110, C4<>;
L_0x5591f5ad2650 .concat [ 4 28 0 0], L_0x5591f5ac1930, L_0x7f6e2e61f1c8;
L_0x5591f5ad2780 .cmp/ne 32, L_0x5591f5ad2650, L_0x7f6e2e61f210;
L_0x5591f5ad28c0 .array/port v0x5591f5ab8cf0, L_0x5591f5ad29b0;
L_0x5591f5ad29b0 .concat [ 4 2 0 0], L_0x5591f5ac1930, L_0x7f6e2e61f258;
L_0x5591f5ad2bc0 .functor MUXZ 8, L_0x7f6e2e61f2a0, L_0x5591f5ad28c0, L_0x5591f5ad2780, C4<>;
S_0x5591f5ab9160 .scope module, "STACK_M" "stack_module" 4 36, 11 1 0, S_0x5591f5a898b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we_stack";
    .port_info 3 /INPUT 1 "s_jalret";
    .port_info 4 /INPUT 10 "data_in";
    .port_info 5 /OUTPUT 10 "data_out";
L_0x5591f5ad3a90 .functor NOT 1, v0x5591f5ac0ad0_0, C4<0>, C4<0>, C4<0>;
L_0x5591f5ad3e30 .functor AND 1, L_0x5591f5ad3a90, L_0x5591f5ac1550, C4<1>, C4<1>;
v0x5591f5abb3f0_0 .net *"_ivl_4", 0 0, L_0x5591f5ad3a90;  1 drivers
v0x5591f5abb4d0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5abb590_0 .net "data_in", 9 0, L_0x5591f5ac1da0;  alias, 1 drivers
v0x5591f5abb6b0_0 .net "data_out", 9 0, L_0x5591f5ad3fe0;  alias, 1 drivers
v0x5591f5abb7a0_0 .net "out_mux", 3 0, L_0x5591f5ad3bb0;  1 drivers
v0x5591f5abb900_0 .net "out_sp", 3 0, v0x5591f5ababa0_0;  1 drivers
v0x5591f5abb9c0_0 .net "out_sum", 3 0, L_0x5591f5ad39f0;  1 drivers
v0x5591f5abbad0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
v0x5591f5abbb70_0 .net "s_jalret", 0 0, L_0x5591f5ac1640;  alias, 1 drivers
v0x5591f5abbc10_0 .net "we_stack", 0 0, L_0x5591f5ac1550;  alias, 1 drivers
S_0x5591f5ab93d0 .scope module, "MEM_STACK" "memstack" 11 10, 7 20 0, S_0x5591f5ab9160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 10 "data_in";
    .port_info 4 /OUTPUT 10 "data_out";
P_0x5591f5a9bd40 .param/l "ELEMENTOS" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x5591f5a9bd80 .param/l "WIDTH" 0 7 20, +C4<00000000000000000000000000001010>;
L_0x5591f5ad3fe0 .functor BUFZ 10, L_0x5591f5ad3ea0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5591f5ab9670_0 .net *"_ivl_0", 9 0, L_0x5591f5ad3ea0;  1 drivers
v0x5591f5ab9770_0 .net *"_ivl_2", 5 0, L_0x5591f5ad3f40;  1 drivers
L_0x7f6e2e61f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5591f5ab9850_0 .net *"_ivl_5", 1 0, L_0x7f6e2e61f378;  1 drivers
v0x5591f5ab9910_0 .net "a", 3 0, v0x5591f5ababa0_0;  alias, 1 drivers
v0x5591f5ab99f0_0 .net "clk", 0 0, v0x5591f5ac0ad0_0;  alias, 1 drivers
v0x5591f5ab9ae0_0 .net "data_in", 9 0, L_0x5591f5ac1da0;  alias, 1 drivers
v0x5591f5ab9ba0_0 .net "data_out", 9 0, L_0x5591f5ad3fe0;  alias, 1 drivers
v0x5591f5ab9c70 .array "mem", 15 0, 9 0;
v0x5591f5ab9d10_0 .net "we", 0 0, L_0x5591f5ac1550;  alias, 1 drivers
L_0x5591f5ad3ea0 .array/port v0x5591f5ab9c70, L_0x5591f5ad3f40;
L_0x5591f5ad3f40 .concat [ 4 2 0 0], v0x5591f5ababa0_0, L_0x7f6e2e61f378;
S_0x5591f5ab9ea0 .scope module, "MUX_TO_INCDEC" "mux2" 11 7, 6 50 0, S_0x5591f5ab9160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5591f5aba050 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000000100>;
L_0x7f6e2e61f2e8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5591f5aba220_0 .net "d0", 3 0, L_0x7f6e2e61f2e8;  1 drivers
L_0x7f6e2e61f330 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5591f5aba300_0 .net "d1", 3 0, L_0x7f6e2e61f330;  1 drivers
v0x5591f5aba3e0_0 .net "s", 0 0, L_0x5591f5ac1640;  alias, 1 drivers
v0x5591f5aba4e0_0 .net "y", 3 0, L_0x5591f5ad3bb0;  alias, 1 drivers
L_0x5591f5ad3bb0 .functor MUXZ 4, L_0x7f6e2e61f2e8, L_0x7f6e2e61f330, L_0x5591f5ac1640, C4<>;
S_0x5591f5aba630 .scope module, "STACK_POINTER" "registro" 11 9, 6 38 0, S_0x5591f5ab9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5591f5aba810 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000000100>;
v0x5591f5aba9e0_0 .net "clk", 0 0, L_0x5591f5ad3e30;  1 drivers
v0x5591f5abaac0_0 .net "d", 3 0, L_0x5591f5ad39f0;  alias, 1 drivers
v0x5591f5ababa0_0 .var "q", 3 0;
v0x5591f5abaca0_0 .net "reset", 0 0, v0x5591f5ac0cf0_0;  alias, 1 drivers
E_0x5591f5aba980 .event posedge, v0x5591f5aaf1b0_0, v0x5591f5aba9e0_0;
S_0x5591f5abadd0 .scope module, "SUMADOR" "sum" 11 6, 6 30 0, S_0x5591f5ab9160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
P_0x5591f5abafb0 .param/l "WIDTH" 0 6 30, +C4<00000000000000000000000000000100>;
v0x5591f5abb0c0_0 .net "a", 3 0, v0x5591f5ababa0_0;  alias, 1 drivers
v0x5591f5abb1f0_0 .net "b", 3 0, L_0x5591f5ad3bb0;  alias, 1 drivers
v0x5591f5abb2b0_0 .net "y", 3 0, L_0x5591f5ad39f0;  alias, 1 drivers
L_0x5591f5ad39f0 .arith/sum 4, v0x5591f5ababa0_0, L_0x5591f5ad3bb0;
S_0x5591f5abbd90 .scope module, "SUMADOR" "sum" 4 23, 6 30 0, S_0x5591f5a898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
P_0x5591f5abbf70 .param/l "WIDTH" 0 6 30, +C4<00000000000000000000000000001010>;
L_0x7f6e2e61f018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5591f5abc110_0 .net "a", 9 0, L_0x7f6e2e61f018;  1 drivers
v0x5591f5abc210_0 .net "b", 9 0, v0x5591f5ab2fc0_0;  alias, 1 drivers
v0x5591f5abc320_0 .net "y", 9 0, L_0x5591f5ac1da0;  alias, 1 drivers
L_0x5591f5ac1da0 .arith/sum 10, L_0x7f6e2e61f018, v0x5591f5ab2fc0_0;
S_0x5591f5abe3e0 .scope module, "unidadControl" "uc" 3 9, 12 1 0, S_0x5591f5a94350;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_inc";
    .port_info 3 /OUTPUT 1 "we3";
    .port_info 4 /OUTPUT 1 "wez";
    .port_info 5 /OUTPUT 1 "we_stack";
    .port_info 6 /OUTPUT 1 "s_jret";
    .port_info 7 /OUTPUT 3 "op_alu";
    .port_info 8 /OUTPUT 2 "sel_inputs";
    .port_info 9 /OUTPUT 1 "we_port";
P_0x5591f5abe5e0 .param/l "ARITH" 0 12 4, C4<10011000>;
P_0x5591f5abe620 .param/l "IN" 0 12 8, C4<10110000>;
P_0x5591f5abe660 .param/l "JAL" 0 12 11, C4<00000010>;
P_0x5591f5abe6a0 .param/l "JUMP" 0 12 6, C4<00000000>;
P_0x5591f5abe6e0 .param/l "LOADINM" 0 12 5, C4<11110000>;
P_0x5591f5abe720 .param/l "NOJUMP" 0 12 7, C4<10000000>;
P_0x5591f5abe760 .param/l "NOP" 0 12 10, C4<00000000>;
P_0x5591f5abe7a0 .param/l "OUT" 0 12 9, C4<10000100>;
P_0x5591f5abe7e0 .param/l "RET" 0 12 12, C4<00000011>;
v0x5591f5abed40_0 .net *"_ivl_0", 0 0, L_0x5591f5ac1010;  1 drivers
v0x5591f5abee40_0 .net *"_ivl_15", 7 0, v0x5591f5abf430_0;  1 drivers
v0x5591f5abef20_0 .net *"_ivl_2", 0 0, L_0x5591f5ac10b0;  1 drivers
v0x5591f5abefe0_0 .var "op_alu", 2 0;
v0x5591f5abf0f0_0 .net "opcode", 5 0, L_0x5591f5ac17f0;  alias, 1 drivers
v0x5591f5abf200_0 .net "s_inc", 0 0, L_0x5591f5ac0ee0;  alias, 1 drivers
v0x5591f5abf2f0_0 .net "s_jret", 0 0, L_0x5591f5ac1640;  alias, 1 drivers
v0x5591f5abf390_0 .net "sel_inputs", 1 0, L_0x5591f5ac0d90;  alias, 1 drivers
v0x5591f5abf430_0 .var "signals", 7 0;
v0x5591f5abf5a0_0 .net "we3", 0 0, L_0x5591f5ac1180;  alias, 1 drivers
v0x5591f5abf640_0 .net "we_port", 0 0, L_0x5591f5ac14b0;  alias, 1 drivers
v0x5591f5abf6e0_0 .net "we_stack", 0 0, L_0x5591f5ac1550;  alias, 1 drivers
v0x5591f5abf780_0 .net "wez", 0 0, L_0x5591f5ac1340;  alias, 1 drivers
v0x5591f5abf870_0 .net "z", 0 0, v0x5591f5aaf110_0;  alias, 1 drivers
E_0x5591f5ab92f0 .event edge, v0x5591f5abd570_0;
L_0x5591f5ac0d90 .concat8 [ 1 1 0 0], L_0x5591f5ac10b0, L_0x5591f5ac1010;
L_0x5591f5ac0ee0 .part v0x5591f5abf430_0, 7, 1;
L_0x5591f5ac1010 .part v0x5591f5abf430_0, 6, 1;
L_0x5591f5ac10b0 .part v0x5591f5abf430_0, 5, 1;
L_0x5591f5ac1180 .part v0x5591f5abf430_0, 4, 1;
L_0x5591f5ac1340 .part v0x5591f5abf430_0, 3, 1;
L_0x5591f5ac14b0 .part v0x5591f5abf430_0, 2, 1;
L_0x5591f5ac1550 .part v0x5591f5abf430_0, 1, 1;
L_0x5591f5ac1640 .part v0x5591f5abf430_0, 0, 1;
    .scope S_0x5591f5abe3e0;
T_0 ;
    %wait E_0x5591f5ab92f0;
    %load/vec4 v0x5591f5abf0f0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5591f5abefe0_0, 0, 3;
    %load/vec4 v0x5591f5abf0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 1, 6;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x5591f5abf0f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x5591f5abf870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5591f5abf870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
T_0.15 ;
T_0.11 ;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 132, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5591f5abf430_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5591f5ab2ad0;
T_1 ;
    %wait E_0x5591f5a9bdd0;
    %load/vec4 v0x5591f5ab30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5591f5ab2fc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5591f5ab2f00_0;
    %assign/vec4 v0x5591f5ab2fc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5591f5aaf340;
T_2 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5591f5aafae0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5591f5ab7650;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5591f5ab8cf0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5591f5ab7650;
T_4 ;
    %wait E_0x5591f5a9bbe0;
    %load/vec4 v0x5591f5ab8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5591f5ab8e90_0;
    %load/vec4 v0x5591f5ab8db0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5591f5ab8cf0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5591f5aaecb0;
T_5 ;
    %wait E_0x5591f5a9bdd0;
    %load/vec4 v0x5591f5aaf1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5591f5aaf110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5591f5aaeed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5591f5aaf070_0;
    %assign/vec4 v0x5591f5aaf110_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5591f5a8efb0;
T_6 ;
    %wait E_0x5591f5a25400;
    %load/vec4 v0x5591f5a92a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x5591f5a93250_0;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x5591f5a93250_0;
    %inv;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5591f5a93250_0;
    %load/vec4 v0x5591f5a929f0_0;
    %add;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5591f5a93250_0;
    %load/vec4 v0x5591f5a929f0_0;
    %sub;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5591f5a93250_0;
    %load/vec4 v0x5591f5a929f0_0;
    %and;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5591f5a93250_0;
    %load/vec4 v0x5591f5a929f0_0;
    %or;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5591f5a93250_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5591f5a929f0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5591f5a88a80_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5591f5ab3ee0;
T_7 ;
    %wait E_0x5591f5a9bdd0;
    %load/vec4 v0x5591f5ab44a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5591f5ab43a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5591f5ab42c0_0;
    %assign/vec4 v0x5591f5ab43a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5591f5ab45f0;
T_8 ;
    %wait E_0x5591f5a9bdd0;
    %load/vec4 v0x5591f5ab4bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5591f5ab4ac0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5591f5ab49e0_0;
    %assign/vec4 v0x5591f5ab4ac0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5591f5ab5650;
T_9 ;
    %wait E_0x5591f5ab5940;
    %load/vec4 v0x5591f5ab5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5591f5ab5b90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5591f5ab5aa0_0;
    %assign/vec4 v0x5591f5ab5b90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5591f5ab5db0;
T_10 ;
    %wait E_0x5591f5ab5940;
    %load/vec4 v0x5591f5ab6370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5591f5ab62b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5591f5ab61c0_0;
    %assign/vec4 v0x5591f5ab62b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5591f5aba630;
T_11 ;
    %wait E_0x5591f5aba980;
    %load/vec4 v0x5591f5abaca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5591f5ababa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5591f5abaac0_0;
    %assign/vec4 v0x5591f5ababa0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5591f5ab93d0;
T_12 ;
    %wait E_0x5591f5a9bbe0;
    %load/vec4 v0x5591f5ab9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5591f5ab9ae0_0;
    %load/vec4 v0x5591f5ab9910_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5591f5ab9c70, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5591f5a9a290;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5591f5ac0ad0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591f5ac0ad0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5591f5a9a290;
T_14 ;
    %vpi_call 2 25 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5591f5ac0cf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591f5ac0cf0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5591f5a9a290;
T_15 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5591f5ac0b90_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5591f5ac0c50_0, 0, 8;
    %delay 192000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "io_module.v";
    "input.v";
    "output.v";
    "stack_module.v";
    "uc.v";
