```verilog

if ((enc\_p == 16'hFFFF) \&\& (enc\_c == 16'h0703))

    $display("Ciphertext is correct");

```

