#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13df27c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13df26880 .scope module, "fifo_tb" "fifo_tb" 3 2;
 .timescale -9 -12;
v0x13df3b460_0 .var/2u "clk", 0 0;
v0x13df3b4f0_0 .var/2u "ram0", 31 0;
v0x13df3b580_0 .var/2u "ram1", 31 0;
v0x13df3b630_0 .var/2u "ram2", 31 0;
v0x13df3b6e0_0 .var/2u "ram3", 31 0;
v0x13df3b7d0_0 .var/2u "ram4", 31 0;
v0x13df3b880_0 .var/2u "ram5", 31 0;
v0x13df3b930_0 .var/2u "ram6", 31 0;
v0x13df3b9e0_0 .var/2u "ram7", 31 0;
S_0x13df26550 .scope module, "dut" "fifo" 3 10, 4 1 0, S_0x13df26880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "io_write_ready";
    .port_info 1 /INPUT 1 "io_write_valid";
    .port_info 2 /INPUT 32 "io_write_bits";
    .port_info 3 /INPUT 1 "io_wr_rst";
    .port_info 4 /INPUT 1 "io_wr_clk";
    .port_info 5 /INPUT 1 "io_read_ready";
    .port_info 6 /OUTPUT 1 "io_read_valid";
    .port_info 7 /OUTPUT 32 "io_read_bits";
    .port_info 8 /INPUT 1 "io_rd_rst";
    .port_info 9 /INPUT 1 "io_rd_clk";
L_0x13df3bd90 .functor XOR 1, L_0x13df3bbb0, L_0x13df3bc90, C4<0>, C4<0>;
L_0x13df3c1d0 .functor AND 1, L_0x13df3bd90, L_0x13df3c0b0, C4<1>, C4<1>;
L_0x13df3c280 .functor AND 1, v0x13df3afc0_0, L_0x13df3cdb0, C4<1>, C4<1>;
L_0x13df3c370 .functor AND 1, L_0x13df3cef0, v0x13df3aa90_0, C4<1>, C4<1>;
L_0x13df3c700 .functor AND 1, L_0x13df3cef0, v0x13df3aa90_0, C4<1>, C4<1>;
L_0x13df3cac0 .functor BUFZ 32, L_0x13df3c860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13df3cb30 .functor BUFZ 32, v0x13df3aca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13df3cd40 .functor AND 1, v0x13df3afc0_0, L_0x13df3cdb0, C4<1>, C4<1>;
L_0x13df3cdb0 .functor NOT 1, L_0x13df3c1d0, C4<0>, C4<0>, C4<0>;
L_0x13df3cef0 .functor NOT 1, L_0x13df3baf0, C4<0>, C4<0>, C4<0>;
L_0x13df3cfe0 .functor BUFZ 32, v0x13df398d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13df2b970_0 .net *"_ivl_11", 2 0, L_0x13df3bfa0;  1 drivers
v0x13df383c0_0 .net *"_ivl_12", 0 0, L_0x13df3c0b0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13df38460_0 .net/2u *"_ivl_20", 3 0, L_0x140078010;  1 drivers
L_0x140078058 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13df38500_0 .net/2u *"_ivl_24", 3 0, L_0x140078058;  1 drivers
v0x13df385b0_0 .net *"_ivl_3", 0 0, L_0x13df3bbb0;  1 drivers
v0x13df386a0_0 .net *"_ivl_32", 31 0, L_0x13df3c860;  1 drivers
v0x13df38750_0 .net *"_ivl_34", 4 0, L_0x13df3c900;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13df38800_0 .net *"_ivl_37", 1 0, L_0x1400780a0;  1 drivers
v0x13df388b0_0 .net *"_ivl_5", 0 0, L_0x13df3bc90;  1 drivers
v0x13df389c0_0 .net *"_ivl_6", 0 0, L_0x13df3bd90;  1 drivers
v0x13df38a60_0 .net *"_ivl_9", 2 0, L_0x13df3bec0;  1 drivers
v0x13df38b10_0 .net "_rd_ptr_T_1", 3 0, L_0x13df3c5c0;  1 drivers
v0x13df38bc0_0 .net "_wr_ptr_T_1", 3 0, L_0x13df3c480;  1 drivers
v0x13df38c70_0 .net "io_rd_clk", 0 0, v0x13df3aa00_0;  1 drivers
v0x13df38d10_0 .net "io_rd_rst", 0 0, v0x13df3ab20_0;  1 drivers
v0x13df38db0_0 .net "io_read_bits", 31 0, L_0x13df3cfe0;  1 drivers
v0x13df38e60_0 .net "io_read_ready", 0 0, v0x13df3aa90_0;  1 drivers
v0x13df38ff0_0 .net "io_read_valid", 0 0, L_0x13df3cef0;  1 drivers
v0x13df39080_0 .net "io_wr_clk", 0 0, v0x13df3ad50_0;  1 drivers
v0x13df39110_0 .net "io_wr_rst", 0 0, v0x13df3af30_0;  1 drivers
v0x13df391a0_0 .net "io_write_bits", 31 0, v0x13df3aca0_0;  1 drivers
v0x13df39250_0 .net "io_write_ready", 0 0, L_0x13df3cdb0;  1 drivers
v0x13df392f0_0 .net "io_write_valid", 0 0, v0x13df3afc0_0;  1 drivers
v0x13df39390 .array "ram", 7 0, 31 0;
v0x13df39430_0 .net "ram_MPORT_addr", 2 0, L_0x13df3cc20;  1 drivers
v0x13df394e0_0 .net "ram_MPORT_data", 31 0, L_0x13df3cb30;  1 drivers
v0x13df39590_0 .net "ram_MPORT_en", 0 0, L_0x13df3cd40;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13df39630_0 .net "ram_MPORT_mask", 0 0, L_0x1400780e8;  1 drivers
v0x13df396d0_0 .net "ram_rd_bits_MPORT_addr", 2 0, L_0x13df3c770;  1 drivers
v0x13df39780_0 .net "ram_rd_bits_MPORT_data", 31 0, L_0x13df3cac0;  1 drivers
v0x13df39830_0 .net "ram_rd_bits_MPORT_en", 0 0, L_0x13df3c700;  1 drivers
v0x13df398d0_0 .var "rd_bits", 31 0;
v0x13df39980_0 .net "rd_empty", 0 0, L_0x13df3baf0;  1 drivers
v0x13df38f00_0 .net "rd_en", 0 0, L_0x13df3c370;  1 drivers
v0x13df39c10_0 .var "rd_ptr", 3 0;
v0x13df39ca0_0 .var "rd_ptr_w", 3 0;
v0x13df39d30_0 .var "rd_ptr_w_ptr_1", 3 0;
v0x13df39dd0_0 .net "wr_en", 0 0, L_0x13df3c280;  1 drivers
v0x13df39e70_0 .net "wr_full", 0 0, L_0x13df3c1d0;  1 drivers
v0x13df39f10_0 .var "wr_ptr", 3 0;
v0x13df39fc0_0 .var "wr_ptr_r", 3 0;
v0x13df3a070_0 .var "wr_ptr_r_ptr_1", 3 0;
E_0x13df0ca90 .event posedge, v0x13df38c70_0;
E_0x13df10dc0 .event posedge, v0x13df39080_0;
L_0x13df3baf0 .cmp/eq 4, v0x13df39c10_0, v0x13df39fc0_0;
L_0x13df3bbb0 .part v0x13df39f10_0, 3, 1;
L_0x13df3bc90 .part v0x13df39ca0_0, 3, 1;
L_0x13df3bec0 .part v0x13df39f10_0, 0, 3;
L_0x13df3bfa0 .part v0x13df39ca0_0, 0, 3;
L_0x13df3c0b0 .cmp/eq 3, L_0x13df3bec0, L_0x13df3bfa0;
L_0x13df3c480 .arith/sum 4, v0x13df39f10_0, L_0x140078010;
L_0x13df3c5c0 .arith/sum 4, v0x13df39c10_0, L_0x140078058;
L_0x13df3c770 .part v0x13df39c10_0, 0, 3;
L_0x13df3c860 .array/port v0x13df39390, L_0x13df3c900;
L_0x13df3c900 .concat [ 3 2 0 0], L_0x13df3c770, L_0x1400780a0;
L_0x13df3cc20 .part v0x13df39f10_0, 0, 3;
S_0x13df3a210 .scope task, "rdOnly" "rdOnly" 3 67, 3 67 0, S_0x13df26880;
 .timescale -9 -12;
TD_fifo_tb.rdOnly ;
    %fork t_1, S_0x13df3a380;
    %jmp t_0;
    .scope S_0x13df3a380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13df3a4f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13df3a4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 3 69 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x13df3aa90_0, 0, 1;
    %wait E_0x13df0ca90;
    %delay 2000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13df3a4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13df3a4f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x13df3a210;
t_0 %join;
    %end;
S_0x13df3a380 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13df3a210;
 .timescale -9 -12;
v0x13df3a4f0_0 .var/2s "i", 31 0;
S_0x13df3a590 .scope module, "tb_if" "fifo_if" 3 8, 5 1 0, S_0x13df26880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
P_0x13df3a770 .param/l "width" 0 5 1, +C4<00000000000000000000000000100000>;
v0x13df3a8b0_0 .net/2u "clk", 0 0, v0x13df3b460_0;  1 drivers
v0x13df3a960_0 .net "rd_bits", 31 0, L_0x13df3cfe0;  alias, 1 drivers
v0x13df3aa00_0 .var "rd_clk", 0 0;
v0x13df3aa90_0 .var "rd_ready", 0 0;
v0x13df3ab20_0 .var "rd_rst", 0 0;
v0x13df3abf0_0 .net "rd_valid", 0 0, L_0x13df3cef0;  alias, 1 drivers
v0x13df3aca0_0 .var "wr_bits", 31 0;
v0x13df3ad50_0 .var "wr_clk", 0 0;
v0x13df3ae00_0 .net "wr_ready", 0 0, L_0x13df3cdb0;  alias, 1 drivers
v0x13df3af30_0 .var "wr_rst", 0 0;
v0x13df3afc0_0 .var "wr_valid", 0 0;
S_0x13df3b050 .scope task, "wrOnly" "wrOnly" 3 75, 3 75 0, S_0x13df26880;
 .timescale -9 -12;
TD_fifo_tb.wrOnly ;
    %fork t_3, S_0x13df3b210;
    %jmp t_2;
    .scope S_0x13df3b210;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13df3b3d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13df3b3d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x13df3afc0_0, 0, 1;
    %vpi_func 3 78 "$random" 32 {0 0 0};
    %store/vec4 v0x13df3aca0_0, 0, 32;
    %wait E_0x13df10dc0;
    %delay 7000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13df3b3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13df3b3d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x13df3b050;
t_2 %join;
    %end;
S_0x13df3b210 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 76, 3 76 0, S_0x13df3b050;
 .timescale -9 -12;
v0x13df3b3d0_0 .var/2s "i", 31 0;
    .scope S_0x13df26550;
T_2 ;
    %wait E_0x13df10dc0;
    %load/vec4 v0x13df39590_0;
    %load/vec4 v0x13df39630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x13df394e0_0;
    %load/vec4 v0x13df39430_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13df39390, 0, 4;
T_2.0 ;
    %load/vec4 v0x13df39110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13df39f10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13df39dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13df38bc0_0;
    %assign/vec4 v0x13df39f10_0, 0;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x13df39c10_0;
    %assign/vec4 v0x13df39d30_0, 0;
    %load/vec4 v0x13df39d30_0;
    %assign/vec4 v0x13df39ca0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13df26550;
T_3 ;
    %wait E_0x13df0ca90;
    %load/vec4 v0x13df38d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13df39c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13df38f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13df38b10_0;
    %assign/vec4 v0x13df39c10_0, 0;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x13df39f10_0;
    %assign/vec4 v0x13df3a070_0, 0;
    %load/vec4 v0x13df3a070_0;
    %assign/vec4 v0x13df39fc0_0, 0;
    %load/vec4 v0x13df38d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13df398d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x13df38f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x13df39780_0;
    %assign/vec4 v0x13df398d0_0, 0;
T_3.6 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13df26550;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x13df26880;
T_5 ;
    %vpi_call/w 3 25 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13df26880 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13df26880;
T_6 ;
    %delay 10000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b4f0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b580_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b630_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b6e0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b7d0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b880_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b930_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13df39390, 4;
    %cast2;
    %store/vec4 v0x13df3b9e0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13df26880;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3af30_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13df3af30_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13df3af30_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x13df26880;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x13df3aa00_0;
    %inv;
    %store/vec4 v0x13df3aa00_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13df26880;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x13df3ad50_0;
    %inv;
    %store/vec4 v0x13df3ad50_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13df26880;
T_10 ;
    %wait E_0x13df10dc0;
    %fork TD_fifo_tb.wrOnly, S_0x13df3b050;
    %join;
    %fork TD_fifo_tb.rdOnly, S_0x13df3a210;
    %join;
    %fork TD_fifo_tb.wrOnly, S_0x13df3b050;
    %join;
    %fork TD_fifo_tb.rdOnly, S_0x13df3a210;
    %join;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "./tb/fifo_tb.sv";
    "./gen/fifo.v";
    "./tb/fifo_if.sv";
