
*** Running vivado
    with args -log Data_memory.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Data_memory.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Data_memory.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1334.023 ; gain = 0.023 ; free physical = 8278 ; free virtual = 19769
Command: link_design -top Data_memory -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1629.156 ; gain = 0.000 ; free physical = 8002 ; free virtual = 19492
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Data_memory' is not ideal for floorplanning, since the cellview 'Data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.938 ; gain = 0.000 ; free physical = 7912 ; free virtual = 19403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1724.750 ; gain = 390.727 ; free physical = 7907 ; free virtual = 19397
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1812.562 ; gain = 87.812 ; free physical = 7877 ; free virtual = 19367

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 146811e43

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.422 ; gain = 496.859 ; free physical = 7470 ; free virtual = 18960

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 146811e43

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2596.211 ; gain = 0.000 ; free physical = 7186 ; free virtual = 18676
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 146811e43

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2596.211 ; gain = 0.000 ; free physical = 7186 ; free virtual = 18676
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1092e0ee1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2596.211 ; gain = 0.000 ; free physical = 7186 ; free virtual = 18676
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 256 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1092e0ee1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2628.227 ; gain = 32.016 ; free physical = 7186 ; free virtual = 18676
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1732ccedb

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2628.227 ; gain = 32.016 ; free physical = 7186 ; free virtual = 18676
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1732ccedb

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2628.227 ; gain = 32.016 ; free physical = 7185 ; free virtual = 18676
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             256  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.227 ; gain = 0.000 ; free physical = 7185 ; free virtual = 18676
Ending Logic Optimization Task | Checksum: 1732ccedb

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2628.227 ; gain = 32.016 ; free physical = 7185 ; free virtual = 18676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1732ccedb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2628.227 ; gain = 0.000 ; free physical = 7185 ; free virtual = 18676

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1732ccedb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.227 ; gain = 0.000 ; free physical = 7185 ; free virtual = 18676

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.227 ; gain = 0.000 ; free physical = 7185 ; free virtual = 18676
Ending Netlist Obfuscation Task | Checksum: 1732ccedb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.227 ; gain = 0.000 ; free physical = 7185 ; free virtual = 18676
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2628.227 ; gain = 903.477 ; free physical = 7185 ; free virtual = 18676
INFO: [runtcl-4] Executing : report_drc -file Data_memory_drc_opted.rpt -pb Data_memory_drc_opted.pb -rpx Data_memory_drc_opted.rpx
Command: report_drc -file Data_memory_drc_opted.rpt -pb Data_memory_drc_opted.pb -rpx Data_memory_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_drc_opted.rpt.
report_drc completed successfully
INFO: [Common 17-1381] The checkpoint '/home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7166 ; free virtual = 18657
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f266c40b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7166 ; free virtual = 18657
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7166 ; free virtual = 18657

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1948285c1

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7154 ; free virtual = 18644

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7153 ; free virtual = 18643

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7153 ; free virtual = 18643
Phase 1 Placer Initialization | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18643

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18642

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18642

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ec22bd7b

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7152 ; free virtual = 18642

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 2298aea0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610
Phase 2 Global Placement | Checksum: 2298aea0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2298aea0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d30dcbc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 275cecdd0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 275cecdd0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7119 ; free virtual = 18610

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609
Phase 3 Detail Placement | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609
Phase 4.3 Placer Reporting | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 195678f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609
Ending Placer Task | Checksum: 105567a2e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7118 ; free virtual = 18609
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Data_memory_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7114 ; free virtual = 18605
INFO: [runtcl-4] Executing : report_utilization -file Data_memory_utilization_placed.rpt -pb Data_memory_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Data_memory_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7109 ; free virtual = 18600
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7102 ; free virtual = 18596
INFO: [Common 17-1381] The checkpoint '/home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2748.285 ; gain = 0.000 ; free physical = 7095 ; free virtual = 18587
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2761.117 ; gain = 12.832 ; free physical = 7081 ; free virtual = 18576
INFO: [Common 17-1381] The checkpoint '/home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 12efb623 ConstDB: 0 ShapeSum: f266c40b RouteDB: 0
Post Restoration Checksum: NetGraph: ac994059 | NumContArr: 266dd71 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: c80a7377

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2835.832 ; gain = 28.957 ; free physical = 6985 ; free virtual = 18477

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c80a7377

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.832 ; gain = 58.957 ; free physical = 6957 ; free virtual = 18449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c80a7377

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.832 ; gain = 58.957 ; free physical = 6957 ; free virtual = 18449
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2565
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2565
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17ef43020

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2881.832 ; gain = 74.957 ; free physical = 6941 ; free virtual = 18433

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17ef43020

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2881.832 ; gain = 74.957 ; free physical = 6941 ; free virtual = 18433
Phase 3 Initial Routing | Checksum: 10c6d1742

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6923 ; free virtual = 18415

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415
Phase 4 Rip-up And Reroute | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415
Phase 6 Post Hold Fix | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.878498 %
  Global Horizontal Routing Utilization  = 1.08498 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18415

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19cab2d45

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18414

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ba6ae17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18414
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1886db6dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18414

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.832 ; gain = 92.957 ; free physical = 6922 ; free virtual = 18414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.832 ; gain = 138.715 ; free physical = 6922 ; free virtual = 18414
INFO: [runtcl-4] Executing : report_drc -file Data_memory_drc_routed.rpt -pb Data_memory_drc_routed.pb -rpx Data_memory_drc_routed.rpx
Command: report_drc -file Data_memory_drc_routed.rpt -pb Data_memory_drc_routed.pb -rpx Data_memory_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Data_memory_methodology_drc_routed.rpt -pb Data_memory_methodology_drc_routed.pb -rpx Data_memory_methodology_drc_routed.rpx
Command: report_methodology -file Data_memory_methodology_drc_routed.rpt -pb Data_memory_methodology_drc_routed.pb -rpx Data_memory_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Data_memory_power_routed.rpt -pb Data_memory_power_summary_routed.pb -rpx Data_memory_power_routed.rpx
Command: report_power -file Data_memory_power_routed.rpt -pb Data_memory_power_summary_routed.pb -rpx Data_memory_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Data_memory_route_status.rpt -pb Data_memory_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Data_memory_timing_summary_routed.rpt -pb Data_memory_timing_summary_routed.pb -rpx Data_memory_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Data_memory_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Data_memory_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Data_memory_bus_skew_routed.rpt -pb Data_memory_bus_skew_routed.pb -rpx Data_memory_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3001.684 ; gain = 0.000 ; free physical = 6892 ; free virtual = 18389
INFO: [Common 17-1381] The checkpoint '/home/barnavon/Bureau/4A/Projet_Sys_Info/Projet-Systeme-Informatique/ALU/ALU.runs/impl_1/Data_memory_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May  6 15:09:20 2024...
