<stg><name>kernel_mhsa_Outline_SOFTMAX_HEADS</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %add141_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add141

]]></Node>
<StgValue><ssdm name="add141_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln141 = store i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc142:0 %h_1 = load i4 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc142:1 %add_ln141 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc142:2 %icmp_ln141 = icmp_eq  i4 %h_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc142:3 %br_ln141 = br i1 %icmp_ln141, void %for.inc142.split, void %for.inc152.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc142.split:0 %speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln141"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc142.split:1 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc142.split:2 %switch_ln143 = switch i4 %h_1, void %.case.11, i4 0, void %xlx_occurrence..case.0.12, i4 1, void %xlx_occurrence..case.1.11, i4 2, void %xlx_occurrence..case.2.10, i4 3, void %xlx_occurrence..case.3.9, i4 4, void %xlx_occurrence..case.4.8, i4 5, void %xlx_occurrence..case.5.7, i4 6, void %xlx_occurrence..case.6.6, i4 7, void %xlx_occurrence..case.7.5, i4 8, void %xlx_occurrence..case.8.4, i4 9, void %xlx_occurrence..case.9.3, i4 10, void %xlx_occurrence..case.10.2

]]></Node>
<StgValue><ssdm name="switch_ln143"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.10.2:1 %call_ln143 = call void @kernel_softmax, i32 %att_10, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.9.3:1 %call_ln143 = call void @kernel_softmax, i32 %att_9, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.8.4:1 %call_ln143 = call void @kernel_softmax, i32 %att_8, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.7.5:1 %call_ln143 = call void @kernel_softmax, i32 %att_7, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.6.6:1 %call_ln143 = call void @kernel_softmax, i32 %att_6, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.5.7:1 %call_ln143 = call void @kernel_softmax, i32 %att_5, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.4.8:1 %call_ln143 = call void @kernel_softmax, i32 %att_4, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.3.9:1 %call_ln143 = call void @kernel_softmax, i32 %att_3, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.2.10:1 %call_ln143 = call void @kernel_softmax, i32 %att_2, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.1.11:1 %call_ln143 = call void @kernel_softmax, i32 %att_1, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.0.12:1 %call_ln143 = call void @kernel_softmax, i32 %att, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_1" val="!0"/>
<literal name="h_1" val="!1"/>
<literal name="h_1" val="!2"/>
<literal name="h_1" val="!3"/>
<literal name="h_1" val="!4"/>
<literal name="h_1" val="!5"/>
<literal name="h_1" val="!6"/>
<literal name="h_1" val="!7"/>
<literal name="h_1" val="!8"/>
<literal name="h_1" val="!9"/>
<literal name="h_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.11:0 %call_ln143 = call void @kernel_softmax, i32 %att_11, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
for.inc152.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.10.2:0 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.10.2:1 %call_ln143 = call void @kernel_softmax, i32 %att_10, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.10.2:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.10.2:3 %rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend451"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.10.2:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.9.3:0 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.9.3:1 %call_ln143 = call void @kernel_softmax, i32 %att_9, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.9.3:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.9.3:3 %rend467 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend467"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.9.3:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.8.4:0 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.8.4:1 %call_ln143 = call void @kernel_softmax, i32 %att_8, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.8.4:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.8.4:3 %rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend465"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.8.4:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.7.5:0 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.7.5:1 %call_ln143 = call void @kernel_softmax, i32 %att_7, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.7.5:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.7.5:3 %rend463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend463"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.7.5:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.6.6:0 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.6.6:1 %call_ln143 = call void @kernel_softmax, i32 %att_6, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.6.6:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.6.6:3 %rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend461"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.6.6:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.5.7:0 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.5.7:1 %call_ln143 = call void @kernel_softmax, i32 %att_5, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.5.7:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.5.7:3 %rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend459"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.5.7:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.4.8:0 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.4.8:1 %call_ln143 = call void @kernel_softmax, i32 %att_4, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.4.8:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.4.8:3 %rend457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend457"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.4.8:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.3.9:0 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.3.9:1 %call_ln143 = call void @kernel_softmax, i32 %att_3, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.3.9:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.3.9:3 %rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend455"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.3.9:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.2.10:0 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.2.10:1 %call_ln143 = call void @kernel_softmax, i32 %att_2, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.2.10:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.2.10:3 %rend453 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend453"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.2.10:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.1.11:0 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.1.11:1 %call_ln143 = call void @kernel_softmax, i32 %att_1, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.1.11:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.1.11:3 %rend449 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend449"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.1.11:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence..case.0.12:0 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.0.12:1 %call_ln143 = call void @kernel_softmax, i32 %att, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence..case.0.12:2 %specoccurrence_ln143 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_115

]]></Node>
<StgValue><ssdm name="specoccurrence_ln143"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence..case.0.12:3 %rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend447"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence..case.0.12:4 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="!0"/>
<literal name="h_1" val="!1"/>
<literal name="h_1" val="!2"/>
<literal name="h_1" val="!3"/>
<literal name="h_1" val="!4"/>
<literal name="h_1" val="!5"/>
<literal name="h_1" val="!6"/>
<literal name="h_1" val="!7"/>
<literal name="h_1" val="!8"/>
<literal name="h_1" val="!9"/>
<literal name="h_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.case.11:0 %call_ln143 = call void @kernel_softmax, i32 %att_11, i32 %add141_read

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1" val="!0"/>
<literal name="h_1" val="!1"/>
<literal name="h_1" val="!2"/>
<literal name="h_1" val="!3"/>
<literal name="h_1" val="!4"/>
<literal name="h_1" val="!5"/>
<literal name="h_1" val="!6"/>
<literal name="h_1" val="!7"/>
<literal name="h_1" val="!8"/>
<literal name="h_1" val="!9"/>
<literal name="h_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.case.11:1 %br_ln143 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:0 %store_ln141 = store i4 %add_ln141, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.exit:1 %br_ln141 = br void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
