{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@182:192@HdlIdDef", "  wire              trigger_out_holdoff;\n\n  wire              streaming;\n\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n  wire    [15:0]    adc_data_mn;\n\n  genvar i;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@179:189", "  wire    [ 1:0]    pg_fall_edge;\n\n  wire    [31:0]    trigger_holdoff;\n  wire              trigger_out_holdoff;\n\n  wire              streaming;\n\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@185:195", "\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n  wire    [15:0]    adc_data_mn;\n\n  genvar i;\n\n  // signal name changes\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@181:191", "  wire    [31:0]    trigger_holdoff;\n  wire              trigger_out_holdoff;\n\n  wire              streaming;\n\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n  wire    [15:0]    adc_data_mn;\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@183:193", "\n  wire              streaming;\n\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n  wire    [15:0]    adc_data_mn;\n\n  genvar i;\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@184:194", "  wire              streaming;\n\n  wire    [ 4:0]    in_data_delay;\n  wire    [ 4:0]    up_data_delay;\n  wire              master_delay_ctrl;\n  wire    [ 9:0]    data_delay_control;\n  wire    [15:0]    adc_data_mn;\n\n  genvar i;\n\n  // signal name changes\n"]], "Diff Content": {"Delete": [[187, "  wire    [ 4:0]    up_data_delay;\n"]], "Add": [[187, "  wire    [ 3:0]    in_data_delay;\n"], [187, "  wire    [ 3:0]    up_data_delay;\n"]]}}