// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_ram) {
        ram[0] = "0b00111101100001100011010110011000";
        ram[1] = "0b10111111001011010101110110101010";
        ram[2] = "0b10111101010010110110010100100000";
        ram[3] = "0b00111110111100101110010000101110";
        ram[4] = "0b10111111100100110100011110111100";
        ram[5] = "0b10111111001011100111000011111111";
        ram[6] = "0b10111111000000100101101111101001";
        ram[7] = "0b10111111101101000110010111001011";
        ram[8] = "0b00111111010100110101110100111011";
        ram[9] = "0b00111111101100110111001000110001";
        ram[10] = "0b10111110000010110100100000011001";
        ram[11] = "0b10111111100110011010111001011000";
        ram[12] = "0b10111110001100001100111010101110";
        ram[13] = "0b10111111010011110110101111110110";
        ram[14] = "0b10111110100100010101110011101101";
        ram[15] = "0b10111110000010101000010001011100";
        ram[16] = "0b10111110101011101010100000101001";
        ram[17] = "0b10111101110010000100111111100011";
        ram[18] = "0b10111110111101110000010000011111";
        ram[19] = "0b01000000000111110111011000000110";
        ram[20] = "0b10111110110111111101100001101100";
        ram[21] = "0b10111111010101100111010110011010";
        ram[22] = "0b00111101111001010100110111011011";
        ram[23] = "0b10111100001110111111111011100110";
        ram[24] = "0b10111110010011101111101100101001";
        ram[25] = "0b00111110000011001001101011110000";
        ram[26] = "0b00111110101101111000001010010110";
        ram[27] = "0b00111100111111100000000011001111";
        ram[28] = "0b10111101100000100001001011001111";
        ram[29] = "0b10111110100111100111101010001110";
        ram[30] = "0b01000000000111000000111010010011";
        ram[31] = "0b00111110101111010111100100101101";
        ram[32] = "0b10111110101110110001110111110011";
        ram[33] = "0b00111101001011110110110101000101";
        ram[34] = "0b00111101101001110100110101101001";
        ram[35] = "0b10111110010010010110011000011110";
        ram[36] = "0b10111110100011111100101111000111";
        ram[37] = "0b10111101010010010000010001010100";
        ram[38] = "0b10111111100100101110111001100110";
        ram[39] = "0b10111111100110101111001000011101";
        ram[40] = "0b01000000001111010101100000011111";
        ram[41] = "0b10111110010000010111001101100101";
        ram[42] = "0b10111111000001010110110100000100";
        ram[43] = "0b10111110001011111001111100000110";
        ram[44] = "0b10111101011011100101100110101111";
        ram[45] = "0b10111100101100010100011101111111";
        ram[46] = "0b00111101101001011111100000000101";
        ram[47] = "0b10111111000111001010011100010111";
        ram[48] = "0b10111111001111011110001000111110";
        ram[49] = "0b00111100000111010110010010100101";
        ram[50] = "0b00111111111001100011011110100100";
        ram[51] = "0b00111101111010011101110011101001";
        ram[52] = "0b00111110001101101001001111101011";
        ram[53] = "0b00111110001101110101110000110101";
        ram[54] = "0b00111101110010001101111001100100";
        ram[55] = "0b00111101110111011010111001001000";
        ram[56] = "0b00111110111010000000110011111100";
        ram[57] = "0b00111101111010101111101110010001";
        ram[58] = "0b00111110010110100110101001100100";
        ram[59] = "0b00111111100001010111111110001111";
        ram[60] = "0b10111111000011101010011001010100";
        ram[61] = "0b00111111100100111100110010011110";
        ram[62] = "0b00111111011011110010010010101111";
        ram[63] = "0b00111111100011011101011000100011";
        ram[64] = "0b00111111010001101101010001010111";
        ram[65] = "0b00111111001001011100110010010110";
        ram[66] = "0b00111101110101110100110001011110";
        ram[67] = "0b00111101111001110001000101101101";
        ram[68] = "0b00111110101111010001010000011110";
        ram[69] = "0b10111110100011101001010101010101";
        ram[70] = "0b10111111100101101101001010000111";
        ram[71] = "0b00111100111111000110001110110101";
        ram[72] = "0b10111111010111101000100110111000";
        ram[73] = "0b10111111011000110000001110001100";
        ram[74] = "0b10111110100101010110001001110111";
        ram[75] = "0b10111110101001110001011110010110";
        ram[76] = "0b00111110001011111011000100101000";
        ram[77] = "0b00111110111010001100111011001011";
        ram[78] = "0b00111110001111100011111101011111";
        ram[79] = "0b10111111000010111110011111110111";
        ram[80] = "0b00111111001111001011011010001000";
        ram[81] = "0b10111111010101110100110000101110";
        ram[82] = "0b00111110010101101011011010110100";
        ram[83] = "0b10111110001100111111000110000110";
        ram[84] = "0b10111110100011000100101101001111";
        ram[85] = "0b10111110110111000011001011101011";
        ram[86] = "0b10111111001100111110001001011101";
        ram[87] = "0b10111101100111100111001101110000";
        ram[88] = "0b10111110010000100001110010100010";
        ram[89] = "0b00111111100110101110111100010110";
        ram[90] = "0b01000000001000101000011011111111";
        ram[91] = "0b10111110110111010101001000010101";
        ram[92] = "0b00111110110010100000111000111011";
        ram[93] = "0b00111111000111001101010111110101";
        ram[94] = "0b00111111001001001010010000101011";
        ram[95] = "0b00111110110000000011011011010011";
        ram[96] = "0b10111110100111101101001101011011";
        ram[97] = "0b00111111001101000110101100001011";
        ram[98] = "0b00111111010100010110110110111100";
        ram[99] = "0b01000000000100111010010100011011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_ram("nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13() {
    delete meminst;
}


};//endmodule
#endif
