Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: display_decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_decoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_decoder"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : display_decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab3_3\SSD_Decoder.v" into library work
Parsing module <SSD_Decoder>.
Analyzing Verilog file "D:\Programming\EE2230\Lab3_3\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "D:\Programming\EE2230\Lab3_3\bcd_counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "D:\Programming\EE2230\Lab3_3\display_decoder.v" into library work
Parsing module <display_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230\Lab3_3\display_decoder.v" Line 42: Port clk_add is not connected to this instance

Elaborating module <display_decoder>.

Elaborating module <freq_div>.

Elaborating module <counter>.

Elaborating module <SSD_Decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <display_decoder>.
    Related source file is "D:\Programming\EE2230\Lab3_3\display_decoder.v".
INFO:Xst:3210 - "D:\Programming\EE2230\Lab3_3\display_decoder.v" line 42: Output port <clk_add> of the instance <fsd_1> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <display_decoder> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "D:\Programming\EE2230\Lab3_3\freq_div.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\Programming\EE2230\Lab3_3\bcd_counter.v".
    Found 4-bit register for signal <bcd>.
    Found 1-bit register for signal <clk_add>.
    Found 4-bit adder for signal <bcd[3]_GND_3_o_add_1_OUT> created at line 42.
    Found 4-bit comparator lessequal for signal <n0001> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <SSD_Decoder>.
    Related source file is "D:\Programming\EE2230\Lab3_3\SSD_Decoder.v".
    Found 16x15-bit Read Only RAM for signal <D_ssd>
    Summary:
	inferred   1 RAM(s).
Unit <SSD_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 8
 1-bit register                                        : 3
 15-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 5
 19-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SSD_Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_D_ssd> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <D_ssd>         |          |
    -----------------------------------------------------------------------
Unit <SSD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <bcd>: 1 register on signal <bcd>.
Unit <counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 2
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 2
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 3
 19-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <fsd_1/clk_add> of sequential type is unconnected in block <display_decoder>.

Optimizing unit <display_decoder> ...

Optimizing unit <freq_div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_decoder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : display_decoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT3                        : 4
#      LUT4                        : 12
#      LUT5                        : 5
#      LUT6                        : 6
#      MUXCY                       : 24
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 34
#      FDC                         : 33
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  18224     0%  
 Number of Slice LUTs:                   54  out of   9112     0%  
    Number used as Logic:                54  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      20  out of     54    37%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    34  out of     54    62%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
divider/clk_cnt                    | NONE(fsd_0/clk_add)    | 5     |
fsd_0/clk_add                      | NONE(fsd_1/bcd_0)      | 4     |
oscillator                         | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.191ns (Maximum Frequency: 456.319MHz)
   Minimum input arrival time before clock: 3.780ns
   Maximum output required time after clock: 6.135ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_cnt'
  Clock period: 1.957ns (frequency: 510.960MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               1.957ns (Levels of Logic = 1)
  Source:            fsd_0/bcd_3 (FF)
  Destination:       fsd_0/clk_add (FF)
  Source Clock:      divider/clk_cnt rising
  Destination Clock: divider/clk_cnt rising

  Data Path: fsd_0/bcd_3 to fsd_0/clk_add
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.205  fsd_0/bcd_3 (fsd_0/bcd_3)
     LUT4:I0->O            1   0.203   0.000  fsd_0/Mcount_bcd_xor<2>11 (fsd_0/Mcount_bcd2)
     FDC:D                     0.102          fsd_0/bcd_2
    ----------------------------------------
    Total                      1.957ns (0.752ns logic, 1.205ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fsd_0/clk_add'
  Clock period: 1.908ns (frequency: 524.164MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               1.908ns (Levels of Logic = 1)
  Source:            fsd_1/bcd_0 (FF)
  Destination:       fsd_1/bcd_0 (FF)
  Source Clock:      fsd_0/clk_add rising
  Destination Clock: fsd_0/clk_add rising

  Data Path: fsd_1/bcd_0 to fsd_1/bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.156  fsd_1/bcd_0 (fsd_1/bcd_0)
     LUT4:I0->O            1   0.203   0.000  fsd_1/Mcount_bcd_xor<0>11 (fsd_1/Mcount_bcd)
     FDC:D                     0.102          fsd_1/bcd_0
    ----------------------------------------
    Total                      1.908ns (0.752ns logic, 1.156ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'oscillator'
  Clock period: 2.191ns (frequency: 456.319MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.191ns (Levels of Logic = 11)
  Source:            divider/clk_scn_0 (FF)
  Destination:       divider/clk_cnt (FF)
  Source Clock:      oscillator rising
  Destination Clock: oscillator rising

  Data Path: divider/clk_scn_0 to divider/clk_cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.933  divider/clk_scn_0 (divider/clk_scn_0)
     LUT1:I0->O            1   0.205   0.000  divider/Madd_cnt_tmp_cy<15>_rt (divider/Madd_cnt_tmp_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  divider/Madd_cnt_tmp_cy<15> (divider/Madd_cnt_tmp_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<16> (divider/Madd_cnt_tmp_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<17> (divider/Madd_cnt_tmp_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<18> (divider/Madd_cnt_tmp_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<19> (divider/Madd_cnt_tmp_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<20> (divider/Madd_cnt_tmp_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<21> (divider/Madd_cnt_tmp_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<22> (divider/Madd_cnt_tmp_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  divider/Madd_cnt_tmp_cy<23> (divider/Madd_cnt_tmp_cy<23>)
     XORCY:CI->O           1   0.180   0.000  divider/Madd_cnt_tmp_xor<24> (divider/cnt_tmp<24>)
     FDC:D                     0.102          divider/clk_cnt
    ----------------------------------------
    Total                      2.191ns (1.258ns logic, 0.933ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider/clk_cnt'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.780ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       fsd_0/bcd_0 (FF)
  Destination Clock: divider/clk_cnt rising

  Data Path: rst_n to fsd_0/bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             33   0.206   1.305  rst_n_inv1_INV_0 (divider/rst_n_inv)
     FDC:CLR                   0.430          fsd_0/bcd_0
    ----------------------------------------
    Total                      3.780ns (1.858ns logic, 1.922ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fsd_0/clk_add'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.780ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       fsd_1/bcd_0 (FF)
  Destination Clock: fsd_0/clk_add rising

  Data Path: rst_n to fsd_1/bcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             33   0.206   1.305  rst_n_inv1_INV_0 (divider/rst_n_inv)
     FDC:CLR                   0.430          fsd_1/bcd_0
    ----------------------------------------
    Total                      3.780ns (1.858ns logic, 1.922ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'oscillator'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.780ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       divider/clk_scn_1 (FF)
  Destination Clock: oscillator rising

  Data Path: rst_n to divider/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             33   0.206   1.305  rst_n_inv1_INV_0 (divider/rst_n_inv)
     FDC:CLR                   0.430          divider/cnt_l_0
    ----------------------------------------
    Total                      3.780ns (1.858ns logic, 1.922ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'oscillator'
  Total number of paths / destination ports: 17 / 12
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 3)
  Source:            divider/clk_scn_0 (FF)
  Destination:       display<14> (PAD)
  Source Clock:      oscillator rising

  Data Path: divider/clk_scn_0 to display<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.161  divider/clk_scn_0 (divider/clk_scn_0)
     LUT3:I0->O            1   0.205   0.808  Mmux_display131 (Mmux_display13)
     LUT6:I3->O            1   0.205   0.579  Mmux_display51 (display_14_OBUF)
     OBUF:I->O                 2.571          display_14_OBUF (display<14>)
    ----------------------------------------
    Total                      5.976ns (3.428ns logic, 2.548ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider/clk_cnt'
  Total number of paths / destination ports: 56 / 10
-------------------------------------------------------------------------
Offset:              6.135ns (Levels of Logic = 3)
  Source:            fsd_0/bcd_1 (FF)
  Destination:       display<14> (PAD)
  Source Clock:      divider/clk_cnt rising

  Data Path: fsd_0/bcd_1 to display<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.186  fsd_0/bcd_1 (fsd_0/bcd_1)
     LUT3:I0->O            1   0.205   0.944  Mmux_display111 (Mmux_display11)
     LUT6:I0->O            1   0.203   0.579  Mmux_display51 (display_14_OBUF)
     OBUF:I->O                 2.571          display_14_OBUF (display<14>)
    ----------------------------------------
    Total                      6.135ns (3.426ns logic, 2.709ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fsd_0/clk_add'
  Total number of paths / destination ports: 40 / 10
-------------------------------------------------------------------------
Offset:              5.826ns (Levels of Logic = 3)
  Source:            fsd_1/bcd_3 (FF)
  Destination:       display<14> (PAD)
  Source Clock:      fsd_0/clk_add rising

  Data Path: fsd_1/bcd_3 to display<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.013  fsd_1/bcd_3 (fsd_1/bcd_3)
     LUT3:I1->O            1   0.203   0.808  Mmux_display131 (Mmux_display13)
     LUT6:I3->O            1   0.205   0.579  Mmux_display51 (display_14_OBUF)
     OBUF:I->O                 2.571          display_14_OBUF (display<14>)
    ----------------------------------------
    Total                      5.826ns (3.426ns logic, 2.399ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock divider/clk_cnt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider/clk_cnt|    1.957|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsd_0/clk_add
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fsd_0/clk_add  |    1.908|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    2.191|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.18 secs
 
--> 

Total memory usage is 223304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

