

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri Dec  9 11:05:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.500 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |layer2_reg_ifs_c_blk_n  |   9|          2|    1|          2|
    |out1_c_blk_n            |   9|          2|    1|          2|
    |out2_c_blk_n            |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|        entry_proc|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|        entry_proc|  return value|
|out1                             |   in|   64|     ap_none|              out1|        scalar|
|out1_c_din                       |  out|   64|     ap_fifo|            out1_c|       pointer|
|out1_c_num_data_valid            |   in|    3|     ap_fifo|            out1_c|       pointer|
|out1_c_fifo_cap                  |   in|    3|     ap_fifo|            out1_c|       pointer|
|out1_c_full_n                    |   in|    1|     ap_fifo|            out1_c|       pointer|
|out1_c_write                     |  out|    1|     ap_fifo|            out1_c|       pointer|
|out2                             |   in|   64|     ap_none|              out2|        scalar|
|out2_c_din                       |  out|   64|     ap_fifo|            out2_c|       pointer|
|out2_c_num_data_valid            |   in|    3|     ap_fifo|            out2_c|       pointer|
|out2_c_fifo_cap                  |   in|    3|     ap_fifo|            out2_c|       pointer|
|out2_c_full_n                    |   in|    1|     ap_fifo|            out2_c|       pointer|
|out2_c_write                     |  out|    1|     ap_fifo|            out2_c|       pointer|
|layer2_reg_ifs                   |   in|   16|     ap_none|    layer2_reg_ifs|        scalar|
|layer2_reg_ifs_c_din             |  out|   16|     ap_fifo|  layer2_reg_ifs_c|       pointer|
|layer2_reg_ifs_c_num_data_valid  |   in|    3|     ap_fifo|  layer2_reg_ifs_c|       pointer|
|layer2_reg_ifs_c_fifo_cap        |   in|    3|     ap_fifo|  layer2_reg_ifs_c|       pointer|
|layer2_reg_ifs_c_full_n          |   in|    1|     ap_fifo|  layer2_reg_ifs_c|       pointer|
|layer2_reg_ifs_c_write           |  out|    1|     ap_fifo|  layer2_reg_ifs_c|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

