%TF.GenerationSoftware,KiCad,Pcbnew,(7.0.0)*%
%TF.CreationDate,2023-03-18T13:26:34-04:00*%
%TF.ProjectId,FPGAs-Ard_RPi_BB,46504741-732d-4417-9264-5f5250695f42,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (7.0.0)) date 2023-03-18 13:26:34*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.200000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.200000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,3.708400X1.498600*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.498600X3.708400*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,0.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22O,2.400000X0.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23O,1.700000X0.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24R,1.200000X1.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD25C,1.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD26R,2.000000X1.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27O,2.000000X1.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD28R,1.860000X1.860000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD29C,1.860000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31R,2.600000X2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD32C,2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD33O,1.507998X4.008120*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD34O,1.507998X3.507994*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD35O,3.507994X1.507998*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD37O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD38O,1.200000X1.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD39C,1.450000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD40R,1.500000X2.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD41O,1.500000X2.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD42C,0.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD43R,1.980000X3.960000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD44O,1.980000X3.960000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD45C,0.101600*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD46C,0.500000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD47C,0.254000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD48C,0.355600*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD49C,0.304800*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD50C,0.058000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD51C,0.056800*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD52C,0.101600*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD53C,0.203200*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD54C,0.152400*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,Net-(PCIe_J3-TRST#)*%
%TO.C,PCIe_J3_JTAG1*%
X334849999Y-27499999D03*
D11*
%TO.N,Net-(PCIe_J3-TCK)*%
X333579999Y-27499999D03*
%TO.N,Net-(PCIe_J3-TDI)*%
X332309999Y-27499999D03*
%TO.N,Net-(PCIe_J3-TDO)*%
X331039999Y-27499999D03*
%TO.N,Net-(PCIe_J3-TMS)*%
X329769999Y-27499999D03*
%TD*%
D10*
%TO.N,Net-(PCIe_J2-TRST#)*%
%TO.C,PCIe_J2_JTAG1*%
X267299999Y-28189999D03*
D11*
%TO.N,Net-(PCIe_J2-TCK)*%
X267299999Y-29459999D03*
%TO.N,Net-(PCIe_J2-TDI)*%
X267299999Y-30729999D03*
%TO.N,Net-(PCIe_J2-TDO)*%
X267299999Y-31999999D03*
%TO.N,Net-(PCIe_J2-TMS)*%
X267299999Y-33269999D03*
%TD*%
D10*
%TO.N,Net-(PCIe_J1-TRST#)*%
%TO.C,PCIe_J1_JTAG1*%
X343599999Y-104309999D03*
D11*
%TO.N,Net-(PCIe_J1-TCK)*%
X343599999Y-103039999D03*
%TO.N,Net-(PCIe_J1-TDI)*%
X343599999Y-101769999D03*
%TO.N,Net-(PCIe_J1-TDO)*%
X343599999Y-100499999D03*
%TO.N,Net-(PCIe_J1-TMS)*%
X343599999Y-99229999D03*
%TD*%
D12*
%TO.N,Net-(PWR_DC_IN1-Pin_1)*%
%TO.C,PR_C9*%
X268400000Y-145450000D03*
%TO.N,GND*%
X268400000Y-147950000D03*
%TD*%
D13*
%TO.N,unconnected-(U2-3V3-Pad1)*%
%TO.C,U2*%
X187279999Y-197599999D03*
D14*
%TO.N,unconnected-(U2-CHIP_PU-Pad2)*%
X189819999Y-197599999D03*
%TO.N,unconnected-(U2-SENSOR_VP{slash}GPIO36{slash}ADC1_CH0-Pad3)*%
X192359999Y-197599999D03*
%TO.N,unconnected-(U2-SENSOR_VN{slash}GPIO39{slash}ADC1_CH3-Pad4)*%
X194899999Y-197599999D03*
%TO.N,unconnected-(U2-VDET_1{slash}GPIO34{slash}ADC1_CH6-Pad5)*%
X197439999Y-197599999D03*
%TO.N,unconnected-(U2-VDET_2{slash}GPIO35{slash}ADC1_CH7-Pad6)*%
X199979999Y-197599999D03*
%TO.N,unconnected-(U2-32K_XP{slash}GPIO32{slash}ADC1_CH4-Pad7)*%
X202519999Y-197599999D03*
%TO.N,unconnected-(U2-32K_XN{slash}GPIO33{slash}ADC1_CH5-Pad8)*%
X205059999Y-197599999D03*
%TO.N,unconnected-(U2-DAC_1{slash}ADC2_CH8{slash}GPIO25-Pad9)*%
X207599999Y-197599999D03*
%TO.N,unconnected-(U2-DAC_2{slash}ADC2_CH9{slash}GPIO26-Pad10)*%
X210139999Y-197599999D03*
%TO.N,unconnected-(U2-ADC2_CH7{slash}GPIO27-Pad11)*%
X212679999Y-197599999D03*
%TO.N,unconnected-(U2-MTMS{slash}GPIO14{slash}ADC2_CH6-Pad12)*%
X215219999Y-197599999D03*
%TO.N,unconnected-(U2-MTDI{slash}GPIO12{slash}ADC2_CH5-Pad13)*%
X217759999Y-197599999D03*
%TO.N,GND*%
X220299999Y-197599999D03*
%TO.N,unconnected-(U2-MTCK{slash}GPIO13{slash}ADC2_CH4-Pad15)*%
X222839999Y-197599999D03*
%TO.N,unconnected-(U2-SD_DATA2{slash}GPIO9-Pad16)*%
X225379999Y-197599999D03*
%TO.N,unconnected-(U2-SD_DATA3{slash}GPIO10-Pad17)*%
X227919999Y-197599999D03*
%TO.N,unconnected-(U2-CMD-Pad18)*%
X230459999Y-197599999D03*
%TO.N,unconnected-(U2-5V-Pad19)*%
X232999999Y-197599999D03*
%TO.N,unconnected-(U2-SD_CLK{slash}GPIO6-Pad20)*%
X232997279Y-172203679D03*
%TO.N,unconnected-(U2-SD_DATA0{slash}GPIO7-Pad21)*%
X230457279Y-172203679D03*
%TO.N,unconnected-(U2-SD_DATA1{slash}GPIO8-Pad22)*%
X227919999Y-172199999D03*
%TO.N,unconnected-(U2-MTDO{slash}GPIO15{slash}ADC2_CH3-Pad23)*%
X225379999Y-172199999D03*
%TO.N,unconnected-(U2-ADC2_CH2{slash}GPIO2-Pad24)*%
X222839999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO0{slash}BOOT{slash}ADC2_CH1-Pad25)*%
X220299999Y-172199999D03*
%TO.N,unconnected-(U2-ADC2_CH0{slash}GPIO4-Pad26)*%
X217759999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO16-Pad27)*%
X215219999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO17-Pad28)*%
X212679999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO5-Pad29)*%
X210139999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO18-Pad30)*%
X207599999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO19-Pad31)*%
X205059999Y-172199999D03*
%TO.N,GND*%
X202519999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO21-Pad33)*%
X199979999Y-172199999D03*
%TO.N,unconnected-(U2-U0RXD{slash}GPIO3-Pad34)*%
X197439999Y-172199999D03*
%TO.N,unconnected-(U2-U0TXD{slash}GPIO1-Pad35)*%
X194899999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO22-Pad36)*%
X192359999Y-172199999D03*
%TO.N,unconnected-(U2-GPIO23-Pad37)*%
X189819999Y-172199999D03*
%TO.N,GND*%
X187279999Y-172199999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_9-Pin_1-Pad1)*%
%TO.C,BO_9*%
X356927999Y-29971999D03*
D16*
%TO.N,unconnected-(BO_9-Pin_2-Pad2)*%
X357927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_3-Pad3)*%
X358927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_4-Pad4)*%
X359927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_5-Pad5)*%
X360927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_6-Pad6)*%
X361927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_7-Pad7)*%
X362927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_8-Pad8)*%
X363927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_9-Pad9)*%
X364927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_10-Pad10)*%
X365927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_11-Pad11)*%
X366927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_12-Pad12)*%
X367927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_13-Pad13)*%
X368927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_14-Pad14)*%
X369927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_15-Pad15)*%
X370927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_16-Pad16)*%
X371927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_17-Pad17)*%
X372927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_18-Pad18)*%
X373927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_19-Pad19)*%
X374927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_20-Pad20)*%
X375927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_21-Pad21)*%
X376927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_22-Pad22)*%
X377927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_23-Pad23)*%
X378927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_24-Pad24)*%
X379927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_25-Pad25)*%
X380927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_26-Pad26)*%
X381927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_27-Pad27)*%
X382927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_28-Pad28)*%
X383927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_29-Pad29)*%
X384927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_30-Pad30)*%
X385927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_31-Pad31)*%
X386927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_32-Pad32)*%
X387927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_33-Pad33)*%
X388927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_34-Pad34)*%
X389927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_35-Pad35)*%
X390927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_36-Pad36)*%
X391927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_37-Pad37)*%
X392927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_38-Pad38)*%
X393927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_39-Pad39)*%
X394927999Y-29971999D03*
%TO.N,unconnected-(BO_9-Pin_40-Pad40)*%
X395927999Y-29971999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_6-Pin_1-Pad1)*%
%TO.C,BO_6*%
X401573999Y-115063999D03*
D16*
%TO.N,unconnected-(BO_6-Pin_2-Pad2)*%
X401573999Y-116063999D03*
%TO.N,unconnected-(BO_6-Pin_3-Pad3)*%
X401573999Y-117063999D03*
%TO.N,unconnected-(BO_6-Pin_4-Pad4)*%
X401573999Y-118063999D03*
%TO.N,unconnected-(BO_6-Pin_5-Pad5)*%
X401573999Y-119063999D03*
%TO.N,unconnected-(BO_6-Pin_6-Pad6)*%
X401573999Y-120063999D03*
%TO.N,unconnected-(BO_6-Pin_7-Pad7)*%
X401573999Y-121063999D03*
%TO.N,unconnected-(BO_6-Pin_8-Pad8)*%
X401573999Y-122063999D03*
%TO.N,unconnected-(BO_6-Pin_9-Pad9)*%
X401573999Y-123063999D03*
%TO.N,unconnected-(BO_6-Pin_10-Pad10)*%
X401573999Y-124063999D03*
%TO.N,unconnected-(BO_6-Pin_11-Pad11)*%
X401573999Y-125063999D03*
%TO.N,unconnected-(BO_6-Pin_12-Pad12)*%
X401573999Y-126063999D03*
%TO.N,unconnected-(BO_6-Pin_13-Pad13)*%
X401573999Y-127063999D03*
%TO.N,unconnected-(BO_6-Pin_14-Pad14)*%
X401573999Y-128063999D03*
%TO.N,unconnected-(BO_6-Pin_15-Pad15)*%
X401573999Y-129063999D03*
%TO.N,unconnected-(BO_6-Pin_16-Pad16)*%
X401573999Y-130063999D03*
%TO.N,unconnected-(BO_6-Pin_17-Pad17)*%
X401573999Y-131063999D03*
%TO.N,unconnected-(BO_6-Pin_18-Pad18)*%
X401573999Y-132063999D03*
%TO.N,unconnected-(BO_6-Pin_19-Pad19)*%
X401573999Y-133063999D03*
%TO.N,unconnected-(BO_6-Pin_20-Pad20)*%
X401573999Y-134063999D03*
%TO.N,unconnected-(BO_6-Pin_21-Pad21)*%
X401573999Y-135063999D03*
%TO.N,unconnected-(BO_6-Pin_22-Pad22)*%
X401573999Y-136063999D03*
%TO.N,unconnected-(BO_6-Pin_23-Pad23)*%
X401573999Y-137063999D03*
%TO.N,unconnected-(BO_6-Pin_24-Pad24)*%
X401573999Y-138063999D03*
%TO.N,unconnected-(BO_6-Pin_25-Pad25)*%
X401573999Y-139063999D03*
%TO.N,unconnected-(BO_6-Pin_26-Pad26)*%
X401573999Y-140063999D03*
%TO.N,unconnected-(BO_6-Pin_27-Pad27)*%
X401573999Y-141063999D03*
%TO.N,unconnected-(BO_6-Pin_28-Pad28)*%
X401573999Y-142063999D03*
%TO.N,unconnected-(BO_6-Pin_29-Pad29)*%
X401573999Y-143063999D03*
%TO.N,unconnected-(BO_6-Pin_30-Pad30)*%
X401573999Y-144063999D03*
%TO.N,unconnected-(BO_6-Pin_31-Pad31)*%
X401573999Y-145063999D03*
%TO.N,unconnected-(BO_6-Pin_32-Pad32)*%
X401573999Y-146063999D03*
%TO.N,unconnected-(BO_6-Pin_33-Pad33)*%
X401573999Y-147063999D03*
%TO.N,unconnected-(BO_6-Pin_34-Pad34)*%
X401573999Y-148063999D03*
%TO.N,unconnected-(BO_6-Pin_35-Pad35)*%
X401573999Y-149063999D03*
%TO.N,unconnected-(BO_6-Pin_36-Pad36)*%
X401573999Y-150063999D03*
%TO.N,unconnected-(BO_6-Pin_37-Pad37)*%
X401573999Y-151063999D03*
%TO.N,unconnected-(BO_6-Pin_38-Pad38)*%
X401573999Y-152063999D03*
%TO.N,unconnected-(BO_6-Pin_39-Pad39)*%
X401573999Y-153063999D03*
%TO.N,unconnected-(BO_6-Pin_40-Pad40)*%
X401573999Y-154063999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_5-Pin_1-Pad1)*%
%TO.C,BO_5*%
X401065999Y-162815999D03*
D16*
%TO.N,unconnected-(BO_5-Pin_2-Pad2)*%
X401065999Y-163815999D03*
%TO.N,unconnected-(BO_5-Pin_3-Pad3)*%
X401065999Y-164815999D03*
%TO.N,unconnected-(BO_5-Pin_4-Pad4)*%
X401065999Y-165815999D03*
%TO.N,unconnected-(BO_5-Pin_5-Pad5)*%
X401065999Y-166815999D03*
%TO.N,unconnected-(BO_5-Pin_6-Pad6)*%
X401065999Y-167815999D03*
%TO.N,unconnected-(BO_5-Pin_7-Pad7)*%
X401065999Y-168815999D03*
%TO.N,unconnected-(BO_5-Pin_8-Pad8)*%
X401065999Y-169815999D03*
%TO.N,unconnected-(BO_5-Pin_9-Pad9)*%
X401065999Y-170815999D03*
%TO.N,unconnected-(BO_5-Pin_10-Pad10)*%
X401065999Y-171815999D03*
%TO.N,unconnected-(BO_5-Pin_11-Pad11)*%
X401065999Y-172815999D03*
%TO.N,unconnected-(BO_5-Pin_12-Pad12)*%
X401065999Y-173815999D03*
%TO.N,unconnected-(BO_5-Pin_13-Pad13)*%
X401065999Y-174815999D03*
%TO.N,unconnected-(BO_5-Pin_14-Pad14)*%
X401065999Y-175815999D03*
%TO.N,unconnected-(BO_5-Pin_15-Pad15)*%
X401065999Y-176815999D03*
%TO.N,unconnected-(BO_5-Pin_16-Pad16)*%
X401065999Y-177815999D03*
%TO.N,unconnected-(BO_5-Pin_17-Pad17)*%
X401065999Y-178815999D03*
%TO.N,unconnected-(BO_5-Pin_18-Pad18)*%
X401065999Y-179815999D03*
%TO.N,unconnected-(BO_5-Pin_19-Pad19)*%
X401065999Y-180815999D03*
%TO.N,unconnected-(BO_5-Pin_20-Pad20)*%
X401065999Y-181815999D03*
%TO.N,unconnected-(BO_5-Pin_21-Pad21)*%
X401065999Y-182815999D03*
%TO.N,unconnected-(BO_5-Pin_22-Pad22)*%
X401065999Y-183815999D03*
%TO.N,unconnected-(BO_5-Pin_23-Pad23)*%
X401065999Y-184815999D03*
%TO.N,unconnected-(BO_5-Pin_24-Pad24)*%
X401065999Y-185815999D03*
%TO.N,unconnected-(BO_5-Pin_25-Pad25)*%
X401065999Y-186815999D03*
%TO.N,unconnected-(BO_5-Pin_26-Pad26)*%
X401065999Y-187815999D03*
%TO.N,unconnected-(BO_5-Pin_27-Pad27)*%
X401065999Y-188815999D03*
%TO.N,unconnected-(BO_5-Pin_28-Pad28)*%
X401065999Y-189815999D03*
%TO.N,unconnected-(BO_5-Pin_29-Pad29)*%
X401065999Y-190815999D03*
%TO.N,unconnected-(BO_5-Pin_30-Pad30)*%
X401065999Y-191815999D03*
%TO.N,unconnected-(BO_5-Pin_31-Pad31)*%
X401065999Y-192815999D03*
%TO.N,unconnected-(BO_5-Pin_32-Pad32)*%
X401065999Y-193815999D03*
%TO.N,unconnected-(BO_5-Pin_33-Pad33)*%
X401065999Y-194815999D03*
%TO.N,unconnected-(BO_5-Pin_34-Pad34)*%
X401065999Y-195815999D03*
%TO.N,unconnected-(BO_5-Pin_35-Pad35)*%
X401065999Y-196815999D03*
%TO.N,unconnected-(BO_5-Pin_36-Pad36)*%
X401065999Y-197815999D03*
%TO.N,unconnected-(BO_5-Pin_37-Pad37)*%
X401065999Y-198815999D03*
%TO.N,unconnected-(BO_5-Pin_38-Pad38)*%
X401065999Y-199815999D03*
%TO.N,unconnected-(BO_5-Pin_39-Pad39)*%
X401065999Y-200815999D03*
%TO.N,unconnected-(BO_5-Pin_40-Pad40)*%
X401065999Y-201815999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_7-Pin_1-Pad1)*%
%TO.C,BO_7*%
X401399999Y-68199999D03*
D16*
%TO.N,unconnected-(BO_7-Pin_2-Pad2)*%
X401399999Y-69199999D03*
%TO.N,unconnected-(BO_7-Pin_3-Pad3)*%
X401399999Y-70199999D03*
%TO.N,unconnected-(BO_7-Pin_4-Pad4)*%
X401399999Y-71199999D03*
%TO.N,unconnected-(BO_7-Pin_5-Pad5)*%
X401399999Y-72199999D03*
%TO.N,unconnected-(BO_7-Pin_6-Pad6)*%
X401399999Y-73199999D03*
%TO.N,unconnected-(BO_7-Pin_7-Pad7)*%
X401399999Y-74199999D03*
%TO.N,unconnected-(BO_7-Pin_8-Pad8)*%
X401399999Y-75199999D03*
%TO.N,unconnected-(BO_7-Pin_9-Pad9)*%
X401399999Y-76199999D03*
%TO.N,unconnected-(BO_7-Pin_10-Pad10)*%
X401399999Y-77199999D03*
%TO.N,unconnected-(BO_7-Pin_11-Pad11)*%
X401399999Y-78199999D03*
%TO.N,unconnected-(BO_7-Pin_12-Pad12)*%
X401399999Y-79199999D03*
%TO.N,unconnected-(BO_7-Pin_13-Pad13)*%
X401399999Y-80199999D03*
%TO.N,unconnected-(BO_7-Pin_14-Pad14)*%
X401399999Y-81199999D03*
%TO.N,unconnected-(BO_7-Pin_15-Pad15)*%
X401399999Y-82199999D03*
%TO.N,unconnected-(BO_7-Pin_16-Pad16)*%
X401399999Y-83199999D03*
%TO.N,unconnected-(BO_7-Pin_17-Pad17)*%
X401399999Y-84199999D03*
%TO.N,unconnected-(BO_7-Pin_18-Pad18)*%
X401399999Y-85199999D03*
%TO.N,unconnected-(BO_7-Pin_19-Pad19)*%
X401399999Y-86199999D03*
%TO.N,unconnected-(BO_7-Pin_20-Pad20)*%
X401399999Y-87199999D03*
%TO.N,unconnected-(BO_7-Pin_21-Pad21)*%
X401399999Y-88199999D03*
%TO.N,unconnected-(BO_7-Pin_22-Pad22)*%
X401399999Y-89199999D03*
%TO.N,unconnected-(BO_7-Pin_23-Pad23)*%
X401399999Y-90199999D03*
%TO.N,unconnected-(BO_7-Pin_24-Pad24)*%
X401399999Y-91199999D03*
%TO.N,unconnected-(BO_7-Pin_25-Pad25)*%
X401399999Y-92199999D03*
%TO.N,unconnected-(BO_7-Pin_26-Pad26)*%
X401399999Y-93199999D03*
%TO.N,unconnected-(BO_7-Pin_27-Pad27)*%
X401399999Y-94199999D03*
%TO.N,unconnected-(BO_7-Pin_28-Pad28)*%
X401399999Y-95199999D03*
%TO.N,unconnected-(BO_7-Pin_29-Pad29)*%
X401399999Y-96199999D03*
%TO.N,unconnected-(BO_7-Pin_30-Pad30)*%
X401399999Y-97199999D03*
%TO.N,unconnected-(BO_7-Pin_31-Pad31)*%
X401399999Y-98199999D03*
%TO.N,unconnected-(BO_7-Pin_32-Pad32)*%
X401399999Y-99199999D03*
%TO.N,unconnected-(BO_7-Pin_33-Pad33)*%
X401399999Y-100199999D03*
%TO.N,unconnected-(BO_7-Pin_34-Pad34)*%
X401399999Y-101199999D03*
%TO.N,unconnected-(BO_7-Pin_35-Pad35)*%
X401399999Y-102199999D03*
%TO.N,unconnected-(BO_7-Pin_36-Pad36)*%
X401399999Y-103199999D03*
%TO.N,unconnected-(BO_7-Pin_37-Pad37)*%
X401399999Y-104199999D03*
%TO.N,unconnected-(BO_7-Pin_38-Pad38)*%
X401399999Y-105199999D03*
%TO.N,unconnected-(BO_7-Pin_39-Pad39)*%
X401399999Y-106199999D03*
%TO.N,unconnected-(BO_7-Pin_40-Pad40)*%
X401399999Y-107199999D03*
%TD*%
D17*
%TO.N,unconnected-(QSPI_JTAG1-PRGM_B0-Pad1)*%
%TO.C,QSPI_JTAG1*%
X319549999Y-94749999D03*
D18*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ1*%
X319549999Y-92209999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ3*%
X322089999Y-94749999D03*
%TO.N,unconnected-(QSPI_JTAG1-CLK-Pad4)*%
X322089999Y-92209999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ2*%
X324629999Y-94749999D03*
%TO.N,GND*%
X324629999Y-92209999D03*
%TO.N,unconnected-(QSPI_JTAG1-SPI_CS-Pad7)*%
X327169999Y-94749999D03*
%TO.N,+3V3*%
X327169999Y-92209999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ0*%
X329709999Y-94749999D03*
%TO.N,unconnected-(QSPI_JTAG1-NC-Pad10)*%
X329709999Y-92209999D03*
%TD*%
D17*
%TO.N,+5VD*%
%TO.C,FPGA_PWR_J1*%
X284547499Y-119605999D03*
D18*
%TO.N,unconnected-(FPGA_PWR_J1-Pin_2-Pad2)*%
X284547499Y-122145999D03*
%TO.N,/Powering_Options/PGOOD*%
X284547499Y-124685999D03*
%TO.N,GND*%
X284547499Y-127225999D03*
%TD*%
D19*
%TO.N,GND*%
%TO.C,DC_PWR_J1*%
X384733889Y-129304909D03*
D20*
X388283887Y-134304899D03*
%TO.N,Net-(DC_J1-Pin_2)*%
X381683890Y-134304899D03*
%TD*%
D21*
%TO.N,GND*%
%TO.C,USB3_TypeC1*%
X387015000Y-171800000D03*
%TO.N,VBUS*%
X387015000Y-170950000D03*
%TO.N,Net-(USB3_TypeC1-CC1)*%
X387015000Y-170100000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_6)*%
X387015000Y-169250000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_7)*%
X387015000Y-168400000D03*
%TO.N,Net-(USB3_TypeC1-SBU1)*%
X387015000Y-167550000D03*
%TO.N,VBUS*%
X387015000Y-166700000D03*
%TO.N,GND*%
X387015000Y-165850000D03*
X388365000Y-165850000D03*
%TO.N,VBUS*%
X388365000Y-166700000D03*
%TO.N,Net-(USB3_TypeC1-CC2)*%
X388365000Y-167550000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_17)*%
X388365000Y-168400000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_18)*%
X388365000Y-169250000D03*
%TO.N,Net-(USB3_TypeC1-SBU2)*%
X388365000Y-170100000D03*
%TO.N,VBUS*%
X388365000Y-170950000D03*
%TO.N,GND*%
X388365000Y-171800000D03*
D22*
X387994999Y-173149999D03*
D23*
X391374999Y-173149999D03*
D22*
X387994999Y-164499999D03*
D23*
X391374999Y-164499999D03*
%TD*%
D17*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_D09_14*%
%TO.C,FPGA_J2*%
X340624999Y-46089999D03*
D18*
%TO.N,/Xilinx_FPGAs/IO_L12N_T1_MRCC_14*%
X343164999Y-46089999D03*
%TO.N,/Xilinx_FPGAs/IO_L7N_T1_D10_14*%
X340624999Y-48629999D03*
%TO.N,/Xilinx_FPGAs/IO_L12P_T1_MRCC_14*%
X343164999Y-48629999D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_T0_D05_14*%
X340624999Y-51169999D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_N*%
X343164999Y-51169999D03*
%TO.N,/Xilinx_FPGAs/IO_L5P_T0_D06_14*%
X340624999Y-53709999D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X343164999Y-53709999D03*
%TO.N,/Xilinx_FPGAs/IO_L3P_T0_DQS_PUDC_B_14*%
X340624999Y-56249999D03*
%TO.N,/Xilinx_FPGAs/IO_L17N_T2_D29_14*%
X343164999Y-56249999D03*
%TO.N,/Xilinx_FPGAs/IO_L3N_T0_DQS_EMCCLK_14*%
X340624999Y-58789999D03*
%TO.N,/Xilinx_FPGAs/IO_L11N_T1_SRCC_14*%
X343164999Y-58789999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ3*%
X340624999Y-61329999D03*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_14*%
X343164999Y-61329999D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_T0_D04_14*%
X340624999Y-63869999D03*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X343164999Y-63869999D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_T0_D07_14*%
X340624999Y-66409999D03*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_D31_14*%
X343164999Y-66409999D03*
%TO.N,/Xilinx_FPGAs/IO_L25_14*%
X340624999Y-68949999D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X343164999Y-68949999D03*
%TO.N,unconnected-(FPGA_J2-Pin_21-Pad21)*%
X340624999Y-71489999D03*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_D15_14*%
X343164999Y-71489999D03*
%TO.N,unconnected-(FPGA_J2-Pin_23-Pad23)*%
X340624999Y-74029999D03*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_D14_14*%
X343164999Y-74029999D03*
%TO.N,unconnected-(FPGA_J2-Pin_25-Pad25)*%
X340624999Y-76569999D03*
%TO.N,/Xilinx_FPGAs/IO_L8N_T1_D12_14*%
X343164999Y-76569999D03*
%TO.N,unconnected-(FPGA_J2-Pin_27-Pad27)*%
X340624999Y-79109999D03*
%TO.N,/Xilinx_FPGAs/IO_L14P_T2_SRCC_14*%
X343164999Y-79109999D03*
%TO.N,unconnected-(FPGA_J2-Pin_29-Pad29)*%
X340624999Y-81649999D03*
%TO.N,/Xilinx_FPGAs/IO_L15N_T2_DQS_DOUT_CSO_B_14*%
X343164999Y-81649999D03*
%TO.N,unconnected-(FPGA_J2-Pin_31-Pad31)*%
X340624999Y-84189999D03*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_RDWR_B_14*%
X343164999Y-84189999D03*
%TO.N,unconnected-(FPGA_J2-Pin_33-Pad33)*%
X340624999Y-86729999D03*
%TO.N,/Xilinx_FPGAs/IO_L9N_T1_DQS_RDWR_B_14*%
X343164999Y-86729999D03*
%TO.N,unconnected-(FPGA_J2-Pin_35-Pad35)*%
X340624999Y-89269999D03*
%TO.N,/Xilinx_FPGAs/IO_L9P_T1_DQS_14*%
X343164999Y-89269999D03*
%TO.N,unconnected-(FPGA_J2-Pin_37-Pad37)*%
X340624999Y-91809999D03*
%TO.N,/Xilinx_FPGAs/IO_L8P_T1_D11_14*%
X343164999Y-91809999D03*
%TO.N,unconnected-(FPGA_J2-Pin_39-Pad39)*%
X340624999Y-94349999D03*
%TO.N,/Xilinx_FPGAs/IO_L13N_T2_MRCC_14*%
X343164999Y-94349999D03*
%TD*%
D12*
%TO.N,+5VD*%
%TO.C,PR_C5*%
X277710000Y-154231100D03*
%TO.N,GND*%
X275210000Y-154231100D03*
%TD*%
D24*
%TO.N,+3V3*%
%TO.C,PR_C6*%
X276709999Y-160731099D03*
D25*
%TO.N,GND*%
X276710000Y-158731100D03*
%TD*%
D26*
%TO.N,unconnected-(U5-3V3-Pad1)*%
%TO.C,U5*%
X206799999Y-157343439D03*
D27*
%TO.N,unconnected-(U5-GPIO0{slash}BOOT-Pad2)*%
X206799999Y-154803439D03*
%TO.N,unconnected-(U5-GPIO1{slash}ADC1_CH0-Pad3)*%
X206799999Y-152263439D03*
%TO.N,unconnected-(U5-GPIO2{slash}ADC1_CH1-Pad4)*%
X206799999Y-149723439D03*
%TO.N,unconnected-(U5-GPIO3{slash}ADC1_CH2-Pad5)*%
X206799999Y-147183439D03*
%TO.N,unconnected-(U5-GPIO4{slash}ADC1_CH3-Pad6)*%
X206799999Y-144643439D03*
%TO.N,unconnected-(U5-GPIO5{slash}ADC1_CH4-Pad7)*%
X206799999Y-142103439D03*
%TO.N,unconnected-(U5-GPIO6{slash}ADC1_CH5-Pad8)*%
X206799999Y-139563439D03*
%TO.N,unconnected-(U5-GPIO7{slash}ADC1_CH6-Pad9)*%
X206799999Y-137023439D03*
%TO.N,unconnected-(U5-GPIO8{slash}ADC1_CH7-Pad10)*%
X206799999Y-134483439D03*
%TO.N,unconnected-(U5-GPIO9{slash}ADC1_CH8-Pad11)*%
X206799999Y-131943439D03*
%TO.N,unconnected-(U5-GPIO10{slash}ADC1_CH9-Pad12)*%
X206799999Y-129403439D03*
%TO.N,unconnected-(U5-GPIO11{slash}ADC2_CH0-Pad13)*%
X206799999Y-126863439D03*
%TO.N,unconnected-(U5-GPIO12{slash}ADC2_CH1-Pad14)*%
X206799999Y-124323439D03*
%TO.N,unconnected-(U5-GPIO13{slash}ADC2_CH2-Pad15)*%
X206799999Y-121783439D03*
%TO.N,unconnected-(U5-GPIO14{slash}ADC2_CH3-Pad16)*%
X206799999Y-119243439D03*
%TO.N,unconnected-(U5-GPIO15{slash}ADC2_CH4{slash}XTAL_32K_P-Pad17)*%
X206799999Y-116703439D03*
%TO.N,unconnected-(U5-GPIO16{slash}ADC2_CH5{slash}XTAL_32K_N-Pad18)*%
X206799999Y-114163439D03*
%TO.N,unconnected-(U5-ADC2_CH7{slash}DAC_2{slash}GPIO17-Pad19)*%
X206799999Y-111623439D03*
%TO.N,unconnected-(U5-5V-Pad20)*%
X206799999Y-109083439D03*
%TO.N,GND*%
X206799999Y-106543439D03*
%TO.N,unconnected-(U5-ADC2_CH6{slash}DAC_1{slash}GPIO18-Pad22)*%
X181399999Y-106543439D03*
%TO.N,unconnected-(U5-USB_D-{slash}ADC2_CH8{slash}GPIO19-Pad23)*%
X181399999Y-109083439D03*
%TO.N,unconnected-(U5-USB_D+{slash}ADC2_CH9{slash}GPIO20-Pad24)*%
X181399999Y-111623439D03*
%TO.N,unconnected-(U5-GPIO21-Pad25)*%
X181399999Y-114163439D03*
%TO.N,unconnected-(U5-SPI_CS1{slash}GPIO26-Pad26)*%
X181399999Y-116703439D03*
%TO.N,unconnected-(U5-GPIO33-Pad27)*%
X181399999Y-119243439D03*
%TO.N,unconnected-(U5-GPIO34-Pad28)*%
X181399999Y-121783439D03*
%TO.N,unconnected-(U5-GPIO35-Pad29)*%
X181399999Y-124323439D03*
%TO.N,unconnected-(U5-GPIO36-Pad30)*%
X181399999Y-126863439D03*
%TO.N,unconnected-(U5-GPIO37-Pad31)*%
X181399999Y-129403439D03*
%TO.N,unconnected-(U5-GPIO38-Pad32)*%
X181399999Y-131943439D03*
%TO.N,unconnected-(U5-MTCK{slash}JTAG{slash}GPIO39-Pad33)*%
X181399999Y-134483439D03*
%TO.N,unconnected-(U5-MTDI{slash}JTAG{slash}GPIO41-Pad34)*%
X181399999Y-137023439D03*
%TO.N,unconnected-(U5-MTDO{slash}JTAG{slash}GPIO40-Pad35)*%
X181399999Y-139563439D03*
%TO.N,unconnected-(U5-MTMS{slash}JTAG{slash}GPIO42-Pad36)*%
X181399999Y-142103439D03*
%TO.N,unconnected-(U5-GPIO43{slash}U0TXD{slash}PROG-Pad37)*%
X181399999Y-144643439D03*
%TO.N,unconnected-(U5-GPIO44{slash}U0RXD{slash}PROG-Pad38)*%
X181399999Y-147183439D03*
%TO.N,unconnected-(U5-GPIO45-Pad39)*%
X181399999Y-149723439D03*
%TO.N,unconnected-(U5-GPIO46-Pad40)*%
X181399999Y-152263439D03*
%TO.N,unconnected-(U5-CHIP{slash}PU{slash}RESET-Pad41)*%
X181399999Y-154803439D03*
%TO.N,GND*%
X181399999Y-157343439D03*
%TD*%
D28*
%TO.N,+5VD*%
%TO.C,PR_U3_3V1*%
X283209999Y-154685999D03*
D29*
%TO.N,GND*%
X283210000Y-157226000D03*
%TO.N,+3V3*%
X283210000Y-159766000D03*
%TD*%
D17*
%TO.N,unconnected-(USB3_TypeC_J1-Pin_1-Pad1)*%
%TO.C,USB3_TypeC_J1*%
X347754999Y-173039999D03*
D18*
%TO.N,Net-(USB3_TypeC1-TX1+)*%
X347754999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-TX1-)*%
X350294999Y-173039999D03*
%TO.N,VBUS*%
X350294999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-CC1)*%
X352834999Y-173039999D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_6)*%
X352834999Y-170499999D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_7)*%
X355374999Y-173039999D03*
%TO.N,Net-(USB3_TypeC1-SBU1)*%
X355374999Y-170499999D03*
%TO.N,unconnected-(USB3_TypeC_J1-Pin_9-Pad9)*%
X357914999Y-173039999D03*
%TO.N,Net-(USB3_TypeC1-RX2-)*%
X357914999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-RX2+)*%
X360454999Y-173039999D03*
%TO.N,unconnected-(USB3_TypeC_J1-Pin_12-Pad12)*%
X360454999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-TX2+)*%
X362994999Y-173039999D03*
%TO.N,Net-(USB3_TypeC1-TX2-)*%
X362994999Y-170499999D03*
%TO.N,unconnected-(USB3_TypeC_J1-Pin_15-Pad15)*%
X365534999Y-173039999D03*
%TO.N,Net-(USB3_TypeC1-CC2)*%
X365534999Y-170499999D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_17)*%
X368074999Y-173039999D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_18)*%
X368074999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-SBU2)*%
X370614999Y-173039999D03*
%TO.N,unconnected-(USB3_TypeC_J1-Pin_20-Pad20)*%
X370614999Y-170499999D03*
%TO.N,Net-(USB3_TypeC1-RX1-)*%
X373154999Y-173039999D03*
%TO.N,Net-(USB3_TypeC1-RX1+)*%
X373154999Y-170499999D03*
%TD*%
D17*
%TO.N,VBUS*%
%TO.C,J_USB_uB2*%
X286494999Y-172600999D03*
D18*
%TO.N,Net-(J_USB_uB1-D-)*%
X283954999Y-172600999D03*
%TO.N,Net-(J_USB_uB1-D+)*%
X281414999Y-172600999D03*
%TO.N,Net-(J_USB_uB1-ID)*%
X278874999Y-172600999D03*
%TO.N,GND*%
X276334999Y-172600999D03*
X273794999Y-172600999D03*
%TO.N,+3V3*%
X271254999Y-172600999D03*
%TD*%
D17*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_1-Pad1)*%
%TO.C,Digilent_Cmod_S7*%
X229439999Y-85339999D03*
D18*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_2-Pad2)*%
X229439999Y-82799999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_3-Pad3)*%
X229439999Y-80259999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_4-Pad4)*%
X229439999Y-77719999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_5-Pad5)*%
X229439999Y-75179999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_6-Pad6)*%
X229439999Y-72639999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_7-Pad7)*%
X229439999Y-70099999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_8-Pad8)*%
X229439999Y-67559999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_9-Pad9)*%
X229439999Y-65019999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_10-Pad16)*%
X229439999Y-47239999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_11-Pad17)*%
X229439999Y-44699999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_12-Pad18)*%
X229439999Y-42159999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_13-Pad19)*%
X229439999Y-39619999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_14-Pad20)*%
X229439999Y-37079999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_15-Pad21)*%
X229439999Y-34539999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_16-Pad22)*%
X229439999Y-31999999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_17-Pad23)*%
X229439999Y-29459999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-VU-Pad24)*%
X229439999Y-26919999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-GND-Pad25)*%
X214199999Y-26919999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_18-Pad26)*%
X214199999Y-29459999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_19-Pad27)*%
X214199999Y-31999999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_20-Pad28)*%
X214199999Y-34539999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_21-Pad29)*%
X214199999Y-37079999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_22-Pad30)*%
X214199999Y-39619999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_23-Pad31)*%
X214199999Y-42159999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-A_IO_2-Pad32)*%
X214199999Y-44699999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-A_IO_1-Pad33)*%
X214199999Y-47239999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_24-Pad40)*%
X214199999Y-65019999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_25-Pad41)*%
X214199999Y-67559999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_26-Pad42)*%
X214199999Y-70099999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_27-Pad43)*%
X214199999Y-72639999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_28-Pad44)*%
X214199999Y-75179999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_29-Pad45)*%
X214199999Y-77719999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_30-Pad46)*%
X214199999Y-80259999D03*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_31-Pad47)*%
X214199999Y-82799999D03*
D30*
%TO.N,unconnected-(Digilent_Cmod_S7-D_IO_32-Pad48)*%
X214200000Y-85340000D03*
%TD*%
D15*
%TO.N,unconnected-(BO_16-Pin_1-Pad1)*%
%TO.C,BO_16*%
X357919999Y-105409999D03*
D16*
%TO.N,unconnected-(BO_16-Pin_2-Pad2)*%
X358919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_3-Pad3)*%
X359919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_4-Pad4)*%
X360919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_5-Pad5)*%
X361919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_6-Pad6)*%
X362919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_7-Pad7)*%
X363919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_8-Pad8)*%
X364919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_9-Pad9)*%
X365919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_10-Pad10)*%
X366919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_11-Pad11)*%
X367919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_12-Pad12)*%
X368919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_13-Pad13)*%
X369919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_14-Pad14)*%
X370919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_15-Pad15)*%
X371919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_16-Pad16)*%
X372919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_17-Pad17)*%
X373919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_18-Pad18)*%
X374919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_19-Pad19)*%
X375919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_20-Pad20)*%
X376919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_21-Pad21)*%
X377919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_22-Pad22)*%
X378919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_23-Pad23)*%
X379919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_24-Pad24)*%
X380919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_25-Pad25)*%
X381919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_26-Pad26)*%
X382919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_27-Pad27)*%
X383919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_28-Pad28)*%
X384919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_29-Pad29)*%
X385919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_30-Pad30)*%
X386919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_31-Pad31)*%
X387919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_32-Pad32)*%
X388919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_33-Pad33)*%
X389919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_34-Pad34)*%
X390919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_35-Pad35)*%
X391919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_36-Pad36)*%
X392919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_37-Pad37)*%
X393919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_38-Pad38)*%
X394919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_39-Pad39)*%
X395919999Y-105409999D03*
%TO.N,unconnected-(BO_16-Pin_40-Pad40)*%
X396919999Y-105409999D03*
%TD*%
D26*
%TO.N,unconnected-(U4-3V3-Pad1)*%
%TO.C,U4*%
X236999999Y-158739999D03*
D27*
%TO.N,unconnected-(U4-GPIO0{slash}BOOT-Pad2)*%
X236999999Y-156199999D03*
%TO.N,unconnected-(U4-GPIO1{slash}TOUCH1{slash}ADC1_CH0-Pad3)*%
X236999999Y-153659999D03*
%TO.N,unconnected-(U4-GPIO2{slash}TOUCH2{slash}ADC1_CH1-Pad4)*%
X236999999Y-151119999D03*
%TO.N,unconnected-(U4-GPIO3{slash}TOUCH3{slash}ADC1_CH2-Pad5)*%
X236999999Y-148579999D03*
%TO.N,unconnected-(U4-GPIO4{slash}TOUCH4{slash}ADC1_CH3-Pad6)*%
X236999999Y-146039999D03*
%TO.N,unconnected-(U4-GPIO5{slash}TOUCH5{slash}ADC1_CH4-Pad7)*%
X236999999Y-143499999D03*
%TO.N,unconnected-(U4-GPIO6{slash}TOUCH6{slash}ADC1_CH5-Pad8)*%
X236999999Y-140959999D03*
%TO.N,unconnected-(U4-GPIO7{slash}TOUCH7{slash}ADC1_CH6-Pad9)*%
X236999999Y-138419999D03*
%TO.N,unconnected-(U4-GPIO8{slash}TOUCH8{slash}ADC1_CH7-Pad10)*%
X236999999Y-135879999D03*
%TO.N,unconnected-(U4-GPIO9{slash}TOUCH9{slash}ADC1_CH8{slash}FSPIHD-Pad11)*%
X236999999Y-133339999D03*
%TO.N,unconnected-(U4-GPIO10{slash}TOUCH10{slash}ADC1_CH9{slash}FSPICS0{slash}FSPIIO4-Pad12)*%
X236999999Y-130799999D03*
%TO.N,unconnected-(U4-GPIO11{slash}TOUCH11{slash}ADC2_CH0{slash}FSPID{slash}FSPIIO5-Pad13)*%
X236999999Y-128259999D03*
%TO.N,unconnected-(U4-GPIO12{slash}TOUCH12{slash}ADC2_CH1{slash}FSPICLK{slash}FSPIIO6-Pad14)*%
X236999999Y-125719999D03*
%TO.N,unconnected-(U4-GPIO13{slash}TOUCH13{slash}ADC2_CH2{slash}FSPIQ{slash}FSPIIO7-Pad15)*%
X236999999Y-123179999D03*
%TO.N,unconnected-(U4-GPIO14{slash}TOUCH14{slash}ADC2_CH3{slash}FSPIWP{slash}FSPIDQS-Pad16)*%
X236999999Y-120639999D03*
%TO.N,unconnected-(U4-GPIO15{slash}U0RTS{slash}ADC2_CH4{slash}XTAL_32K_P-Pad17)*%
X236999999Y-118099999D03*
%TO.N,unconnected-(U4-GPIO16{slash}U0CTS{slash}ADC2_CH5{slash}XTAL_32K_N-Pad18)*%
X236999999Y-115559999D03*
%TO.N,unconnected-(U4-GPIO17{slash}U1TXD{slash}ADC2_CH6{slash}DAC_1-Pad19)*%
X236999999Y-113019999D03*
%TO.N,unconnected-(U4-5V0-Pad20)*%
X237003679Y-110482719D03*
%TO.N,GND*%
X237003679Y-107942719D03*
%TO.N,unconnected-(U4-GPIO18{slash}U1RXD{slash}ADC2_CH7{slash}DAC_2{slash}CLK_OUT3{slash}RGB_LED-Pad22)*%
X214143679Y-107942719D03*
%TO.N,unconnected-(U4-GPIO19{slash}U1RTS{slash}ADC2_CH8{slash}CLK_OUT2{slash}USB_D--Pad23)*%
X214139999Y-110482719D03*
%TO.N,unconnected-(U4-GPIO20{slash}U1CTS{slash}ADC2_CH9{slash}CLK_OUT1{slash}USB_D+-Pad24)*%
X214139999Y-113022719D03*
%TO.N,unconnected-(U4-GPIO21-Pad25)*%
X214139999Y-115562719D03*
%TO.N,unconnected-(U4-GPIO26-Pad26)*%
X214139999Y-118102719D03*
%TO.N,unconnected-(U4-GPIO33-Pad27)*%
X214139999Y-120642719D03*
%TO.N,unconnected-(U4-GPIO34-Pad28)*%
X214139999Y-123182719D03*
%TO.N,unconnected-(U4-GPIO35-Pad29)*%
X214139999Y-125722719D03*
%TO.N,unconnected-(U4-GPIO36-Pad30)*%
X214139999Y-128262719D03*
%TO.N,unconnected-(U4-GPIO37-Pad31)*%
X214139999Y-130802719D03*
%TO.N,unconnected-(U4-GPIO38-Pad32)*%
X214139999Y-133342719D03*
%TO.N,unconnected-(U4-MTCK{slash}JTAG{slash}GPIO39-Pad33)*%
X214139999Y-135882719D03*
%TO.N,unconnected-(U4-MTDO{slash}JTAG{slash}GPIO40-Pad34)*%
X214139999Y-138422719D03*
%TO.N,unconnected-(U4-MTDI{slash}JTAG{slash}GPIO41-Pad35)*%
X214139999Y-140962719D03*
%TO.N,unconnected-(U4-MTMS{slash}JTAG{slash}GPIO42-Pad36)*%
X214139999Y-143502719D03*
%TO.N,unconnected-(U4-U0TXD{slash}GPIO43{slash}CLK_OUT1-Pad37)*%
X214139999Y-146042719D03*
%TO.N,unconnected-(U4-U0RXD{slash}GPIO44{slash}CLK_OUT2-Pad38)*%
X214139999Y-148582719D03*
%TO.N,unconnected-(U4-GPIO45{slash}VSPI-Pad39)*%
X214139999Y-151122719D03*
%TO.N,unconnected-(U4-GPIO46{slash}LOG-Pad40)*%
X214139999Y-153662719D03*
%TO.N,unconnected-(U4-~{RST}-Pad41)*%
X214139999Y-156202719D03*
%TO.N,GND*%
X214139999Y-158742719D03*
%TD*%
D15*
%TO.N,unconnected-(BO_4-Pin_1-Pad1)*%
%TO.C,BO_4*%
X250443999Y-160481999D03*
D16*
%TO.N,unconnected-(BO_4-Pin_2-Pad2)*%
X250443999Y-161481999D03*
%TO.N,unconnected-(BO_4-Pin_3-Pad3)*%
X250443999Y-162481999D03*
%TO.N,unconnected-(BO_4-Pin_4-Pad4)*%
X250443999Y-163481999D03*
%TO.N,unconnected-(BO_4-Pin_5-Pad5)*%
X250443999Y-164481999D03*
%TO.N,unconnected-(BO_4-Pin_6-Pad6)*%
X250443999Y-165481999D03*
%TO.N,unconnected-(BO_4-Pin_7-Pad7)*%
X250443999Y-166481999D03*
%TO.N,unconnected-(BO_4-Pin_8-Pad8)*%
X250443999Y-167481999D03*
%TO.N,unconnected-(BO_4-Pin_9-Pad9)*%
X250443999Y-168481999D03*
%TO.N,unconnected-(BO_4-Pin_10-Pad10)*%
X250443999Y-169481999D03*
%TO.N,unconnected-(BO_4-Pin_11-Pad11)*%
X250443999Y-170481999D03*
%TO.N,unconnected-(BO_4-Pin_12-Pad12)*%
X250443999Y-171481999D03*
%TO.N,unconnected-(BO_4-Pin_13-Pad13)*%
X250443999Y-172481999D03*
%TO.N,unconnected-(BO_4-Pin_14-Pad14)*%
X250443999Y-173481999D03*
%TO.N,unconnected-(BO_4-Pin_15-Pad15)*%
X250443999Y-174481999D03*
%TO.N,unconnected-(BO_4-Pin_16-Pad16)*%
X250443999Y-175481999D03*
%TO.N,unconnected-(BO_4-Pin_17-Pad17)*%
X250443999Y-176481999D03*
%TO.N,unconnected-(BO_4-Pin_18-Pad18)*%
X250443999Y-177481999D03*
%TO.N,unconnected-(BO_4-Pin_19-Pad19)*%
X250443999Y-178481999D03*
%TO.N,unconnected-(BO_4-Pin_20-Pad20)*%
X250443999Y-179481999D03*
%TO.N,unconnected-(BO_4-Pin_21-Pad21)*%
X250443999Y-180481999D03*
%TO.N,unconnected-(BO_4-Pin_22-Pad22)*%
X250443999Y-181481999D03*
%TO.N,unconnected-(BO_4-Pin_23-Pad23)*%
X250443999Y-182481999D03*
%TO.N,unconnected-(BO_4-Pin_24-Pad24)*%
X250443999Y-183481999D03*
%TO.N,unconnected-(BO_4-Pin_25-Pad25)*%
X250443999Y-184481999D03*
%TO.N,unconnected-(BO_4-Pin_26-Pad26)*%
X250443999Y-185481999D03*
%TO.N,unconnected-(BO_4-Pin_27-Pad27)*%
X250443999Y-186481999D03*
%TO.N,unconnected-(BO_4-Pin_28-Pad28)*%
X250443999Y-187481999D03*
%TO.N,unconnected-(BO_4-Pin_29-Pad29)*%
X250443999Y-188481999D03*
%TO.N,unconnected-(BO_4-Pin_30-Pad30)*%
X250443999Y-189481999D03*
%TO.N,unconnected-(BO_4-Pin_31-Pad31)*%
X250443999Y-190481999D03*
%TO.N,unconnected-(BO_4-Pin_32-Pad32)*%
X250443999Y-191481999D03*
%TO.N,unconnected-(BO_4-Pin_33-Pad33)*%
X250443999Y-192481999D03*
%TO.N,unconnected-(BO_4-Pin_34-Pad34)*%
X250443999Y-193481999D03*
%TO.N,unconnected-(BO_4-Pin_35-Pad35)*%
X250443999Y-194481999D03*
%TO.N,unconnected-(BO_4-Pin_36-Pad36)*%
X250443999Y-195481999D03*
%TO.N,unconnected-(BO_4-Pin_37-Pad37)*%
X250443999Y-196481999D03*
%TO.N,unconnected-(BO_4-Pin_38-Pad38)*%
X250443999Y-197481999D03*
%TO.N,unconnected-(BO_4-Pin_39-Pad39)*%
X250443999Y-198481999D03*
%TO.N,unconnected-(BO_4-Pin_40-Pad40)*%
X250443999Y-199481999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_8-Pin_1-Pad1)*%
%TO.C,BO_8*%
X401319999Y-25813999D03*
D16*
%TO.N,unconnected-(BO_8-Pin_2-Pad2)*%
X401319999Y-26813999D03*
%TO.N,unconnected-(BO_8-Pin_3-Pad3)*%
X401319999Y-27813999D03*
%TO.N,unconnected-(BO_8-Pin_4-Pad4)*%
X401319999Y-28813999D03*
%TO.N,unconnected-(BO_8-Pin_5-Pad5)*%
X401319999Y-29813999D03*
%TO.N,unconnected-(BO_8-Pin_6-Pad6)*%
X401319999Y-30813999D03*
%TO.N,unconnected-(BO_8-Pin_7-Pad7)*%
X401319999Y-31813999D03*
%TO.N,unconnected-(BO_8-Pin_8-Pad8)*%
X401319999Y-32813999D03*
%TO.N,unconnected-(BO_8-Pin_9-Pad9)*%
X401319999Y-33813999D03*
%TO.N,unconnected-(BO_8-Pin_10-Pad10)*%
X401319999Y-34813999D03*
%TO.N,unconnected-(BO_8-Pin_11-Pad11)*%
X401319999Y-35813999D03*
%TO.N,unconnected-(BO_8-Pin_12-Pad12)*%
X401319999Y-36813999D03*
%TO.N,unconnected-(BO_8-Pin_13-Pad13)*%
X401319999Y-37813999D03*
%TO.N,unconnected-(BO_8-Pin_14-Pad14)*%
X401319999Y-38813999D03*
%TO.N,unconnected-(BO_8-Pin_15-Pad15)*%
X401319999Y-39813999D03*
%TO.N,unconnected-(BO_8-Pin_16-Pad16)*%
X401319999Y-40813999D03*
%TO.N,unconnected-(BO_8-Pin_17-Pad17)*%
X401319999Y-41813999D03*
%TO.N,unconnected-(BO_8-Pin_18-Pad18)*%
X401319999Y-42813999D03*
%TO.N,unconnected-(BO_8-Pin_19-Pad19)*%
X401319999Y-43813999D03*
%TO.N,unconnected-(BO_8-Pin_20-Pad20)*%
X401319999Y-44813999D03*
%TO.N,unconnected-(BO_8-Pin_21-Pad21)*%
X401319999Y-45813999D03*
%TO.N,unconnected-(BO_8-Pin_22-Pad22)*%
X401319999Y-46813999D03*
%TO.N,unconnected-(BO_8-Pin_23-Pad23)*%
X401319999Y-47813999D03*
%TO.N,unconnected-(BO_8-Pin_24-Pad24)*%
X401319999Y-48813999D03*
%TO.N,unconnected-(BO_8-Pin_25-Pad25)*%
X401319999Y-49813999D03*
%TO.N,unconnected-(BO_8-Pin_26-Pad26)*%
X401319999Y-50813999D03*
%TO.N,unconnected-(BO_8-Pin_27-Pad27)*%
X401319999Y-51813999D03*
%TO.N,unconnected-(BO_8-Pin_28-Pad28)*%
X401319999Y-52813999D03*
%TO.N,unconnected-(BO_8-Pin_29-Pad29)*%
X401319999Y-53813999D03*
%TO.N,unconnected-(BO_8-Pin_30-Pad30)*%
X401319999Y-54813999D03*
%TO.N,unconnected-(BO_8-Pin_31-Pad31)*%
X401319999Y-55813999D03*
%TO.N,unconnected-(BO_8-Pin_32-Pad32)*%
X401319999Y-56813999D03*
%TO.N,unconnected-(BO_8-Pin_33-Pad33)*%
X401319999Y-57813999D03*
%TO.N,unconnected-(BO_8-Pin_34-Pad34)*%
X401319999Y-58813999D03*
%TO.N,unconnected-(BO_8-Pin_35-Pad35)*%
X401319999Y-59813999D03*
%TO.N,unconnected-(BO_8-Pin_36-Pad36)*%
X401319999Y-60813999D03*
%TO.N,unconnected-(BO_8-Pin_37-Pad37)*%
X401319999Y-61813999D03*
%TO.N,unconnected-(BO_8-Pin_38-Pad38)*%
X401319999Y-62813999D03*
%TO.N,unconnected-(BO_8-Pin_39-Pad39)*%
X401319999Y-63813999D03*
%TO.N,unconnected-(BO_8-Pin_40-Pad40)*%
X401319999Y-64813999D03*
%TD*%
D31*
%TO.N,+12V*%
%TO.C,12V_J1*%
X258999999Y-31799999D03*
D32*
%TO.N,GND*%
X262500000Y-31800000D03*
%TD*%
D31*
%TO.N,Net-(PWR_DC_IN1-Pin_1)*%
%TO.C,PWR_DC_IN1*%
X260099999Y-144499999D03*
D32*
%TO.N,GND*%
X260100000Y-141000000D03*
%TD*%
D17*
%TO.N,Net-(PWR_OUT2-Pin_1)*%
%TO.C,PWR_OUT2*%
X357424999Y-80499999D03*
D18*
%TO.N,GND*%
X359964999Y-80499999D03*
%TD*%
D15*
%TO.N,unconnected-(BO_3-Pin_1-Pad1)*%
%TO.C,BO_3*%
X250189999Y-115555999D03*
D16*
%TO.N,unconnected-(BO_3-Pin_2-Pad2)*%
X250189999Y-116555999D03*
%TO.N,unconnected-(BO_3-Pin_3-Pad3)*%
X250189999Y-117555999D03*
%TO.N,unconnected-(BO_3-Pin_4-Pad4)*%
X250189999Y-118555999D03*
%TO.N,unconnected-(BO_3-Pin_5-Pad5)*%
X250189999Y-119555999D03*
%TO.N,unconnected-(BO_3-Pin_6-Pad6)*%
X250189999Y-120555999D03*
%TO.N,unconnected-(BO_3-Pin_7-Pad7)*%
X250189999Y-121555999D03*
%TO.N,unconnected-(BO_3-Pin_8-Pad8)*%
X250189999Y-122555999D03*
%TO.N,unconnected-(BO_3-Pin_9-Pad9)*%
X250189999Y-123555999D03*
%TO.N,unconnected-(BO_3-Pin_10-Pad10)*%
X250189999Y-124555999D03*
%TO.N,unconnected-(BO_3-Pin_11-Pad11)*%
X250189999Y-125555999D03*
%TO.N,unconnected-(BO_3-Pin_12-Pad12)*%
X250189999Y-126555999D03*
%TO.N,unconnected-(BO_3-Pin_13-Pad13)*%
X250189999Y-127555999D03*
%TO.N,unconnected-(BO_3-Pin_14-Pad14)*%
X250189999Y-128555999D03*
%TO.N,unconnected-(BO_3-Pin_15-Pad15)*%
X250189999Y-129555999D03*
%TO.N,unconnected-(BO_3-Pin_16-Pad16)*%
X250189999Y-130555999D03*
%TO.N,unconnected-(BO_3-Pin_17-Pad17)*%
X250189999Y-131555999D03*
%TO.N,unconnected-(BO_3-Pin_18-Pad18)*%
X250189999Y-132555999D03*
%TO.N,unconnected-(BO_3-Pin_19-Pad19)*%
X250189999Y-133555999D03*
%TO.N,unconnected-(BO_3-Pin_20-Pad20)*%
X250189999Y-134555999D03*
%TO.N,unconnected-(BO_3-Pin_21-Pad21)*%
X250189999Y-135555999D03*
%TO.N,unconnected-(BO_3-Pin_22-Pad22)*%
X250189999Y-136555999D03*
%TO.N,unconnected-(BO_3-Pin_23-Pad23)*%
X250189999Y-137555999D03*
%TO.N,unconnected-(BO_3-Pin_24-Pad24)*%
X250189999Y-138555999D03*
%TO.N,unconnected-(BO_3-Pin_25-Pad25)*%
X250189999Y-139555999D03*
%TO.N,unconnected-(BO_3-Pin_26-Pad26)*%
X250189999Y-140555999D03*
%TO.N,unconnected-(BO_3-Pin_27-Pad27)*%
X250189999Y-141555999D03*
%TO.N,unconnected-(BO_3-Pin_28-Pad28)*%
X250189999Y-142555999D03*
%TO.N,unconnected-(BO_3-Pin_29-Pad29)*%
X250189999Y-143555999D03*
%TO.N,unconnected-(BO_3-Pin_30-Pad30)*%
X250189999Y-144555999D03*
%TO.N,unconnected-(BO_3-Pin_31-Pad31)*%
X250189999Y-145555999D03*
%TO.N,unconnected-(BO_3-Pin_32-Pad32)*%
X250189999Y-146555999D03*
%TO.N,unconnected-(BO_3-Pin_33-Pad33)*%
X250189999Y-147555999D03*
%TO.N,unconnected-(BO_3-Pin_34-Pad34)*%
X250189999Y-148555999D03*
%TO.N,unconnected-(BO_3-Pin_35-Pad35)*%
X250189999Y-149555999D03*
%TO.N,unconnected-(BO_3-Pin_36-Pad36)*%
X250189999Y-150555999D03*
%TO.N,unconnected-(BO_3-Pin_37-Pad37)*%
X250189999Y-151555999D03*
%TO.N,unconnected-(BO_3-Pin_38-Pad38)*%
X250189999Y-152555999D03*
%TO.N,unconnected-(BO_3-Pin_39-Pad39)*%
X250189999Y-153555999D03*
%TO.N,unconnected-(BO_3-Pin_40-Pad40)*%
X250189999Y-154555999D03*
%TD*%
D33*
%TO.N,Net-(DC_J3-Pin_2)*%
%TO.C,DC_PWR_J3*%
X381838788Y-121054911D03*
D34*
%TO.N,GND*%
X387838789Y-121054911D03*
D35*
X384838787Y-116154910D03*
%TD*%
D17*
%TO.N,GND*%
%TO.C,JTAG7*%
X389678999Y-82084999D03*
D18*
%TO.N,+3V3*%
X392218999Y-82084999D03*
%TO.N,GND*%
X389678999Y-84624999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X392218999Y-84624999D03*
%TO.N,GND*%
X389678999Y-87164999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
X392218999Y-87164999D03*
%TO.N,GND*%
X389678999Y-89704999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X392218999Y-89704999D03*
%TO.N,GND*%
X389678999Y-92244999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDI_0*%
X392218999Y-92244999D03*
%TO.N,GND*%
X389678999Y-94784999D03*
%TO.N,unconnected-(JTAG7-NC-Pad12)*%
X392218999Y-94784999D03*
%TO.N,GND*%
X389678999Y-97324999D03*
%TO.N,Net-(JTAG2-~{TRST})*%
X392218999Y-97324999D03*
%TD*%
D36*
%TO.N,Net-(R11-Pad1)*%
%TO.C,SW1*%
X273849999Y-95049999D03*
D37*
%TO.N,Net-(R10-Pad1)*%
X276389999Y-95049999D03*
%TO.N,Net-(R9-Pad1)*%
X278929999Y-95049999D03*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin2*%
X278929999Y-87429999D03*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin1*%
X276389999Y-87429999D03*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin0*%
X273849999Y-87429999D03*
%TD*%
D31*
%TO.N,+12V*%
%TO.C,12V_J3*%
X338999999Y-33899999D03*
D32*
%TO.N,GND*%
X342500000Y-33900000D03*
%TD*%
D17*
%TO.N,/Xilinx_FPGAs/Y2_CLK_OUT*%
%TO.C,FPGA_J1*%
X261124999Y-93409999D03*
D18*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_D30_14*%
X258584999Y-93409999D03*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_34*%
X261124999Y-90869999D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_D20_14*%
X258584999Y-90869999D03*
%TO.N,/Xilinx_FPGAs/IO_L20P_T3_34*%
X261124999Y-88329999D03*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_D21_14*%
X258584999Y-88329999D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_34*%
X261124999Y-85789999D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X258584999Y-85789999D03*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_14*%
X261124999Y-83249999D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_D17_14*%
X258584999Y-83249999D03*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_D25_VREF_14*%
X261124999Y-80709999D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_34*%
X258584999Y-80709999D03*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_D26_14*%
X261124999Y-78169999D03*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X258584999Y-78169999D03*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_34*%
X261124999Y-75629999D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_34*%
X258584999Y-75629999D03*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_VREF_34*%
X261124999Y-73089999D03*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_D18_14*%
X258584999Y-73089999D03*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_34*%
X261124999Y-70549999D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X258584999Y-70549999D03*
%TO.N,/Xilinx_FPGAs/IO_L18P_T2_34*%
X261124999Y-68009999D03*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_34*%
X258584999Y-68009999D03*
%TO.N,/Xilinx_FPGAs/IO_L17N_T2_34*%
X261124999Y-65469999D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_34*%
X258584999Y-65469999D03*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_34*%
X261124999Y-62929999D03*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_34*%
X258584999Y-62929999D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_34*%
X261124999Y-60389999D03*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_D22_14*%
X258584999Y-60389999D03*
%TO.N,/Xilinx_FPGAs/DXP_0*%
X261124999Y-57849999D03*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_14*%
X258584999Y-57849999D03*
%TO.N,/Xilinx_FPGAs/DXN_0*%
X261124999Y-55309999D03*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_D23_14*%
X258584999Y-55309999D03*
%TO.N,/Xilinx_FPGAs/PROGRAM_B_0*%
X261124999Y-52769999D03*
%TO.N,/Xilinx_FPGAs/IO_L20P_T3_D24_14*%
X258584999Y-52769999D03*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_34*%
X261124999Y-50229999D03*
%TO.N,/Xilinx_FPGAs/IO_L12N_T1_MRCC_34*%
X258584999Y-50229999D03*
%TO.N,unconnected-(FPGA_J1-Pin_37-Pad37)*%
X261124999Y-47689999D03*
%TO.N,unconnected-(FPGA_J1-Pin_38-Pad38)*%
X258584999Y-47689999D03*
%TO.N,unconnected-(FPGA_J1-Pin_39-Pad39)*%
X261124999Y-45149999D03*
%TO.N,unconnected-(FPGA_J1-Pin_40-Pad40)*%
X258584999Y-45149999D03*
%TD*%
D17*
%TO.N,GND*%
%TO.C,DC_J1*%
X371583874Y-137079899D03*
D18*
%TO.N,Net-(DC_J1-Pin_2)*%
X371583874Y-134539899D03*
%TD*%
D24*
%TO.N,Net-(PWR_DC_OUT1-Pin_1)*%
%TO.C,PR_C10*%
X288199999Y-145499999D03*
D25*
%TO.N,GND*%
X288200000Y-147500000D03*
%TD*%
D17*
%TO.N,+3V3*%
%TO.C,JTAG6*%
X388873999Y-43179999D03*
D18*
%TO.N,unconnected-(JTAG6-VCC{slash}NC-Pad2)*%
X391413999Y-43179999D03*
%TO.N,/Xilinx_FPGAs/SRST*%
X388873999Y-45719999D03*
%TO.N,GND*%
X391413999Y-45719999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDI_0*%
X388873999Y-48259999D03*
%TO.N,GND*%
X391413999Y-48259999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X388873999Y-50799999D03*
%TO.N,GND*%
X391413999Y-50799999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
X388873999Y-53339999D03*
%TO.N,GND*%
X391413999Y-53339999D03*
%TO.N,unconnected-(JTAG6-RTCK-Pad11)*%
X388873999Y-55879999D03*
%TO.N,GND*%
X391413999Y-55879999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X388873999Y-58419999D03*
%TO.N,GND*%
X391413999Y-58419999D03*
%TO.N,Net-(JTAG2-~{TRST})*%
X388873999Y-60959999D03*
%TO.N,GND*%
X391413999Y-60959999D03*
%TO.N,unconnected-(JTAG6-DBGRQ{slash}NC-Pad17)*%
X388873999Y-63499999D03*
%TO.N,GND*%
X391413999Y-63499999D03*
%TO.N,unconnected-(JTAG6-DBGACK{slash}NC-Pad19)*%
X388873999Y-66039999D03*
%TO.N,GND*%
X391413999Y-66039999D03*
%TD*%
D10*
%TO.N,GND*%
%TO.C,JTAG5*%
X368908999Y-89824999D03*
D11*
%TO.N,+3V3*%
X370178999Y-89824999D03*
%TO.N,GND*%
X368908999Y-91094999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X370178999Y-91094999D03*
%TO.N,GND*%
X368908999Y-92364999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
X370178999Y-92364999D03*
%TO.N,GND*%
X368908999Y-93634999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X370178999Y-93634999D03*
%TO.N,GND*%
X368908999Y-94904999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDI_0*%
X370178999Y-94904999D03*
%TO.N,GND*%
X368908999Y-96174999D03*
%TO.N,unconnected-(JTAG5-NC-Pad12)*%
X370178999Y-96174999D03*
%TO.N,GND*%
X368908999Y-97444999D03*
%TO.N,Net-(JTAG2-~{TRST})*%
X370178999Y-97444999D03*
%TD*%
D38*
%TO.N,GND*%
%TO.C,J_USB_uB1*%
X292709999Y-172475999D03*
D39*
X293710000Y-169776000D03*
X298710000Y-169776000D03*
D38*
X299709999Y-172475999D03*
%TD*%
D40*
%TO.N,Net-(PWR_DC_IN1-Pin_1)*%
%TO.C,U_DC_DC1*%
X276252999Y-145107499D03*
D41*
%TO.N,GND*%
X278792999Y-145107499D03*
%TO.N,Net-(PWR_DC_OUT1-Pin_1)*%
X281332999Y-145107499D03*
%TD*%
D26*
%TO.N,Net-(U3-3V3-Pad1)*%
%TO.C,U3*%
X183128679Y-33366159D03*
D27*
X183128679Y-35906159D03*
%TO.N,unconnected-(U3-CHIP_PU-Pad3)*%
X183128679Y-38446159D03*
%TO.N,unconnected-(U3-GPIO4{slash}ADC1_CH3-Pad4)*%
X183128679Y-40986159D03*
%TO.N,unconnected-(U3-GPIO5{slash}ADC1_CH4-Pad5)*%
X183128679Y-43526159D03*
%TO.N,unconnected-(U3-GPIO6{slash}ADC1_CH5-Pad6)*%
X183128679Y-46066159D03*
%TO.N,unconnected-(U3-GPIO7{slash}ADC1_CH6-Pad7)*%
X183128679Y-48606159D03*
%TO.N,unconnected-(U3-GPIO15{slash}ADC2_CH4{slash}32K_P-Pad8)*%
X183128679Y-51146159D03*
%TO.N,unconnected-(U3-GPIO16{slash}ADC2_CH5{slash}32K_N-Pad9)*%
X183128679Y-53686159D03*
%TO.N,unconnected-(U3-GPIO17{slash}ADC2_CH6-Pad10)*%
X183128679Y-56226159D03*
%TO.N,unconnected-(U3-GPIO18{slash}ADC2_CH7-Pad11)*%
X183128679Y-58766159D03*
%TO.N,unconnected-(U3-GPIO8{slash}ADC1_CH7-Pad12)*%
X183128679Y-61306159D03*
%TO.N,unconnected-(U3-GPIO3{slash}ADC1_CH2-Pad13)*%
X183128679Y-63846159D03*
%TO.N,unconnected-(U3-GPIO46-Pad14)*%
X183128679Y-66386159D03*
%TO.N,unconnected-(U3-GPIO9{slash}ADC1_CH8-Pad15)*%
X183128679Y-68926159D03*
%TO.N,unconnected-(U3-GPIO10{slash}ADC1_CH9-Pad16)*%
X183128679Y-71466159D03*
%TO.N,unconnected-(U3-GPIO11{slash}ADC2_CH0-Pad17)*%
X183128679Y-74006159D03*
%TO.N,unconnected-(U3-GPIO12{slash}ADC2_CH1-Pad18)*%
X183128679Y-76546159D03*
%TO.N,unconnected-(U3-GPIO13{slash}ADC2_CH2-Pad19)*%
X183128679Y-79086159D03*
%TO.N,unconnected-(U3-GPIO14{slash}ADC2_CH3-Pad20)*%
X183124999Y-81623439D03*
%TO.N,unconnected-(U3-5V-Pad21)*%
X183124999Y-84163439D03*
%TO.N,GND*%
X183124999Y-86703439D03*
X205988679Y-86706159D03*
X205988679Y-84166159D03*
%TO.N,unconnected-(U3-GPIO19{slash}USB_D--Pad25)*%
X205988679Y-81626159D03*
%TO.N,unconnected-(U3-GPIO20{slash}USB_D+-Pad26)*%
X205988679Y-79086159D03*
%TO.N,unconnected-(U3-GPIO21-Pad27)*%
X205988679Y-76546159D03*
%TO.N,unconnected-(U3-GPIO47-Pad28)*%
X205988679Y-74006159D03*
%TO.N,unconnected-(U3-GPIO48-Pad29)*%
X205988679Y-71466159D03*
%TO.N,unconnected-(U3-GPIO45-Pad30)*%
X205988679Y-68926159D03*
%TO.N,unconnected-(U3-GPIO0-Pad31)*%
X205988679Y-66386159D03*
%TO.N,unconnected-(U3-GPIO35-Pad32)*%
X205988679Y-63846159D03*
%TO.N,unconnected-(U3-GPIO36-Pad33)*%
X205988679Y-61306159D03*
%TO.N,unconnected-(U3-GPIO37-Pad34)*%
X205988679Y-58766159D03*
%TO.N,unconnected-(U3-GPIO38-Pad35)*%
X205988679Y-56226159D03*
%TO.N,unconnected-(U3-GPIO39{slash}MTCK-Pad36)*%
X205988679Y-53686159D03*
%TO.N,unconnected-(U3-GPIO40{slash}MTDO-Pad37)*%
X205988679Y-51146159D03*
%TO.N,unconnected-(U3-GPIO41{slash}MTDI-Pad38)*%
X205988679Y-48606159D03*
%TO.N,unconnected-(U3-GPIO42{slash}MTMS-Pad39)*%
X205988679Y-46066159D03*
%TO.N,unconnected-(U3-GPIO2{slash}ADC1_CH1-Pad40)*%
X205988679Y-43526159D03*
%TO.N,unconnected-(U3-GPIO1{slash}ADC1_CH0-Pad41)*%
X205988679Y-40986159D03*
%TO.N,unconnected-(U3-GPIO44{slash}U0RXD-Pad42)*%
X205988679Y-38446159D03*
%TO.N,unconnected-(U3-GPIO43{slash}U0TXD-Pad43)*%
X205988679Y-35906159D03*
%TO.N,GND*%
X205988679Y-33366159D03*
%TD*%
D17*
%TO.N,/Xilinx_FPGAs/IO_L1P_TO_34*%
%TO.C,FPGA_J3*%
X325744999Y-28749999D03*
D18*
%TO.N,/Xilinx_FPGAs/Y3_CLK_OUT_N*%
X325744999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L1N_TO_34*%
X323204999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/Y3_CLK_OUT_P*%
X323204999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L2P_TO_34*%
X320664999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_34*%
X320664999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_34*%
X318124999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/CFGBVS_0*%
X318124999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L6P_TO_34*%
X315584999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_34*%
X315584999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ2*%
X313044999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L13N_T2_MRCC_34*%
X313044999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ1*%
X310504999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_34*%
X310504999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ0*%
X307964999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L12P_T1_MRCC_34*%
X307964999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_CS*%
X305424999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_34*%
X305424999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_RESET*%
X302884999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L11N_T1_SRCC_34*%
X302884999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L3P_DQS_34*%
X300344999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_34*%
X300344999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L3N_DQS_34*%
X297804999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_34*%
X297804999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L9N_T1_DQS_34*%
X295264999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L9P_T1_DQS_34*%
X295264999Y-31289999D03*
%TO.N,/Xilinx_FPGAs/IO_L6N_TO_VREF_34*%
X292724999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L8P_T1_34*%
X292724999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_29-Pad29)*%
X290184999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_TO_34*%
X290184999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_31-Pad31)*%
X287644999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L2N_TO_34*%
X287644999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_33-Pad33)*%
X285104999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_TO_34*%
X285104999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_35-Pad35)*%
X282564999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_TO_34*%
X282564999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_37-Pad37)*%
X280024999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L7N_TI_34*%
X280024999Y-31289999D03*
%TO.N,unconnected-(FPGA_J3-Pin_39-Pad39)*%
X277484999Y-28749999D03*
%TO.N,/Xilinx_FPGAs/IO_L5P_TO_34*%
X277484999Y-31289999D03*
%TD*%
D17*
%TO.N,GND*%
%TO.C,PWR_OUT1*%
X383899999Y-78174999D03*
D18*
%TO.N,Net-(PWR_OUT1-Pin_2)*%
X383899999Y-75634999D03*
%TD*%
D42*
%TO.N,GND*%
%TO.C,PWR_IC1*%
X260522500Y-123401000D03*
X260522500Y-124476000D03*
X260522500Y-125551000D03*
X261672500Y-123401000D03*
X261672500Y-124476000D03*
X261672500Y-125551000D03*
%TD*%
D17*
%TO.N,/Xilinx_FPGAs/TEST_VPP*%
%TO.C,TEST_VPP_J1*%
X367459999Y-80599999D03*
D18*
%TO.N,GND*%
X369999999Y-80599999D03*
%TD*%
D43*
%TO.N,GND*%
%TO.C,Ext_DC_PWR1*%
X259459999Y-167975999D03*
D44*
%TO.N,VBUS*%
X264459999Y-167975999D03*
%TD*%
D31*
%TO.N,Net-(PWR_DC_OUT1-Pin_1)*%
%TO.C,PWR_DC_OUT1*%
X297854999Y-141049999D03*
D32*
%TO.N,GND*%
X297855000Y-144550000D03*
%TD*%
D17*
%TO.N,GND*%
%TO.C,DC_J2*%
X371833874Y-150079899D03*
D18*
%TO.N,Net-(DC_J2-Pin_2)*%
X371833874Y-147539899D03*
%TD*%
D17*
%TO.N,GND*%
%TO.C,DC_J3*%
X371333874Y-118804899D03*
D18*
%TO.N,Net-(DC_J3-Pin_2)*%
X371333874Y-121344899D03*
%TD*%
D17*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
%TO.C,JTAG2*%
X379559999Y-85459999D03*
D18*
%TO.N,GND*%
X382099999Y-85459999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X379559999Y-87999999D03*
%TO.N,unconnected-(JTAG2-PGM{slash}NC-Pad4)*%
X382099999Y-87999999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X379559999Y-90539999D03*
%TO.N,+3V3*%
X382099999Y-90539999D03*
%TO.N,unconnected-(JTAG2-VPUMP-Pad7)*%
X379559999Y-93079999D03*
%TO.N,Net-(JTAG2-~{TRST})*%
X382099999Y-93079999D03*
%TD*%
D10*
%TO.N,+3V3*%
%TO.C,JTAG3*%
X379029999Y-48989999D03*
D11*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X380299999Y-48989999D03*
%TO.N,GND*%
X379029999Y-50259999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
X380299999Y-50259999D03*
%TO.N,GND*%
X379029999Y-51529999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X380299999Y-51529999D03*
%TO.N,unconnected-(JTAG3-Pin_7-Pad7)*%
X379029999Y-52799999D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDI_0*%
X380299999Y-52799999D03*
%TO.N,unconnected-(JTAG3-Pin_9-Pad9)*%
X379029999Y-54069999D03*
%TO.N,Net-(JTAG2-~{TRST})*%
X380299999Y-54069999D03*
%TD*%
D45*
%TO.N,Net-(PCIe_J2-TDO)*%
X266100000Y-29323300D03*
X257600000Y-28900000D03*
%TO.N,Net-(PCIe_J2-TDI)*%
X251300000Y-27000000D03*
X259600000Y-26700000D03*
X259800000Y-29600000D03*
%TO.N,Net-(PCIe_J2-TCK)*%
X251700000Y-26000000D03*
X258400000Y-26100000D03*
X260000000Y-28900000D03*
%TO.N,Net-(PCIe_J2-TMS)*%
X256300000Y-34200000D03*
X255300000Y-30100000D03*
%TO.N,Net-(PCIe_J2-TRST#)*%
X260900000Y-29200000D03*
%TO.N,Net-(PCIe_J3-TRST#)*%
X334646662Y-24746662D03*
X332500000Y-24200000D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X357500000Y-64800000D03*
X337500000Y-67400000D03*
X337159100Y-70600000D03*
%TO.N,/Xilinx_FPGAs/IO_L15N_T2_DQS_DOUT_CSO_B_14*%
X348600000Y-82600000D03*
X348100000Y-81900000D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X348700000Y-69000000D03*
%TO.N,/Xilinx_FPGAs/IO_L3N_T0_DQS_EMCCLK_14*%
X337900000Y-59100000D03*
X337700000Y-75000000D03*
X348500000Y-76400000D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X334200000Y-72600000D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_T0_D05_14*%
X335500000Y-90000000D03*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_D15_14*%
X345200000Y-67900000D03*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_D09_14*%
X333500000Y-85184900D03*
X348300000Y-85500000D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_N*%
X337700000Y-90300000D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X337700000Y-92900000D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_T0_D05_14*%
X348200000Y-89400000D03*
X338100000Y-90200000D03*
%TO.N,/Xilinx_FPGAs/IO_L7N_T1_D10_14*%
X345300000Y-49900000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_RDWR_B_14*%
X348100000Y-83400000D03*
D45*
%TO.N,/Xilinx_FPGAs/IO_L7N_T1_D10_14*%
X345400000Y-85600000D03*
X348500000Y-84400000D03*
%TO.N,/Xilinx_FPGAs/IO_L14P_T2_SRCC_14*%
X345300000Y-72700000D03*
X348700000Y-71600000D03*
%TO.N,/Xilinx_FPGAs/IO_L5P_T0_D06_14*%
X335500000Y-54400000D03*
X337100000Y-79800000D03*
X348700000Y-81300000D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_T0_D07_14*%
X344800000Y-67500000D03*
X345575700Y-80400000D03*
X348600000Y-80400000D03*
%TO.N,/Xilinx_FPGAs/IO_L3P_T0_DQS_PUDC_B_14*%
X348600000Y-77507000D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_T0_D04_14*%
X347900000Y-69400000D03*
X345200000Y-69200000D03*
X344862700Y-65100000D03*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X346800000Y-63700000D03*
%TO.N,/Xilinx_FPGAs/IO_L3N_T0_DQS_EMCCLK_14*%
X345500000Y-59900000D03*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_14*%
X347400000Y-61800000D03*
X347600000Y-75300000D03*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_D14_14*%
X345575700Y-65800000D03*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_D15_14*%
X345575700Y-64700000D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ2*%
X307600000Y-22362700D03*
X312900000Y-26337300D03*
X308100000Y-26400000D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_34*%
X257700000Y-74200000D03*
X252200000Y-74200000D03*
X251700000Y-66000000D03*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_D26_14*%
X253900000Y-77800000D03*
X251600000Y-65000000D03*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_14*%
X253062700Y-83300000D03*
X252300000Y-64400000D03*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_34*%
X253500000Y-67500000D03*
X253400000Y-61100000D03*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_34*%
X253500000Y-90700000D03*
X253200000Y-60000000D03*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_34*%
X251300000Y-75500000D03*
X259800000Y-74400000D03*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_D18_14*%
X265600000Y-57200000D03*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_D23_14*%
X251500000Y-63500000D03*
X251600000Y-56200000D03*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_D25_VREF_14*%
X256500000Y-80200000D03*
X255800000Y-57200000D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X253900000Y-70600000D03*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_34*%
X251400000Y-56000000D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X254037700Y-52907300D03*
%TO.N,/Xilinx_FPGAs/DXP_0*%
X256900000Y-58500000D03*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X256500000Y-50700000D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_34*%
X256800000Y-63100000D03*
X255100000Y-63100000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_34*%
X255200000Y-54400000D03*
X255700000Y-53800000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X254962700Y-53000000D03*
X256600000Y-52600000D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_34*%
X256900000Y-59300000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X255392280Y-49300000D03*
X255900000Y-49500000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_34*%
X255100000Y-65000000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X255899700Y-68500000D03*
X255600000Y-63800000D03*
X255100000Y-63700000D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_D17_14*%
X256800000Y-83100000D03*
%TO.N,/Xilinx_FPGAs/DXN_0*%
X259500000Y-51900000D03*
X254037700Y-51600000D03*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X255392280Y-49700000D03*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_34*%
X255000000Y-48300000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_34*%
X255000000Y-47300000D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_34*%
X254900000Y-46500000D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X254878300Y-45600000D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_D17_14*%
X254878300Y-44400000D03*
%TO.N,/Xilinx_FPGAs/IO_L17N_T2_34*%
X255000000Y-43400000D03*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_34*%
X255000000Y-42600000D03*
%TO.N,unconnected-(PCIe_J2-RSVD-PadA19)*%
X254878300Y-42100000D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_D20_14*%
X255200000Y-40300000D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_TO_34*%
X312900000Y-22500000D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_TO_34*%
X314200000Y-23600000D03*
X313600000Y-26200000D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_TO_34*%
X317500000Y-26200000D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_TO_34*%
X291300000Y-26900000D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_TO_34*%
X286400000Y-26900000D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_TO_34*%
X283900000Y-26400000D03*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_D21_14*%
X256100000Y-39700000D03*
%TO.N,/Xilinx_FPGAs/PROGRAM_B_0*%
X256600000Y-54100000D03*
X256300000Y-104000000D03*
X253800000Y-104800000D03*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_D30_14*%
X255400000Y-70200000D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_34*%
X259200000Y-39400000D03*
D47*
%TO.N,GND*%
X298704000Y-172974000D03*
D48*
X287600000Y-58100000D03*
X377920000Y-66390000D03*
X369000000Y-69700000D03*
X288000000Y-49900000D03*
D47*
X292700000Y-64600000D03*
D48*
X287300000Y-65100000D03*
X385600000Y-164600000D03*
D46*
X252200000Y-88000000D03*
X252200000Y-84100000D03*
D48*
X280200000Y-69400000D03*
X311600000Y-67000000D03*
D47*
X294500000Y-55300000D03*
D48*
X383400000Y-165800000D03*
D47*
X297180000Y-172974000D03*
D48*
X288000000Y-49400000D03*
D47*
X302400000Y-61600000D03*
X278130000Y-129286000D03*
X299900000Y-60200000D03*
D46*
X254600000Y-26800000D03*
D47*
X306400000Y-55300000D03*
D46*
X252200000Y-63100000D03*
X307200000Y-23200000D03*
D47*
X307300000Y-67746899D03*
D48*
X288000000Y-47100000D03*
D46*
X347800000Y-32400000D03*
X252300000Y-36000000D03*
D48*
X295600000Y-72900000D03*
X283500000Y-50500000D03*
D47*
X267462000Y-132334000D03*
X261874000Y-116586000D03*
D48*
X305500000Y-70400000D03*
D46*
X263100000Y-38200000D03*
D48*
X365900000Y-67400000D03*
X288000000Y-46300000D03*
X288000000Y-45900000D03*
D47*
X291600000Y-58700000D03*
X301600000Y-63200000D03*
D48*
X283500000Y-43900000D03*
X283500000Y-47000000D03*
X283500000Y-45100000D03*
X283500000Y-42200000D03*
D47*
X297434000Y-170180000D03*
D46*
X252200000Y-90900000D03*
D47*
X293624000Y-173228000D03*
X295300000Y-63300000D03*
D48*
X288000000Y-43600000D03*
D47*
X300000000Y-63200000D03*
D46*
X348500000Y-22400000D03*
X252200000Y-92000000D03*
D47*
X295148000Y-172974000D03*
D46*
X252100000Y-72000000D03*
X260400000Y-38200000D03*
D47*
X293200000Y-64600000D03*
D46*
X252100000Y-96200000D03*
D47*
X272288000Y-125984000D03*
D46*
X260600000Y-42500000D03*
X297700000Y-22800000D03*
D47*
X300900000Y-56800000D03*
D48*
X283500000Y-43500000D03*
X293300000Y-70400000D03*
X300900000Y-69700000D03*
D47*
X304800000Y-60000000D03*
D46*
X257900000Y-42500000D03*
D48*
X291600000Y-66400000D03*
D46*
X256000000Y-28200000D03*
D48*
X287400000Y-66400000D03*
D46*
X319200000Y-22800000D03*
X310700000Y-22900000D03*
D48*
X283500000Y-44700000D03*
X302800000Y-70400000D03*
D46*
X252300000Y-67000000D03*
X252100000Y-103000000D03*
D47*
X296672000Y-171958000D03*
X296200000Y-60200000D03*
X277368000Y-123698000D03*
D46*
X301700000Y-22900000D03*
D47*
X301600000Y-59200000D03*
D46*
X252400000Y-52000000D03*
X252300000Y-58000000D03*
X252300000Y-49000000D03*
D48*
X309600000Y-68100000D03*
D46*
X311700000Y-22900000D03*
D47*
X294640000Y-171958000D03*
X297000000Y-58400000D03*
X266700000Y-132334000D03*
X278130000Y-128524000D03*
X304000000Y-57000000D03*
X300800000Y-63200000D03*
D48*
X288000000Y-48300000D03*
D46*
X252200000Y-83000000D03*
D48*
X283500000Y-45800000D03*
D46*
X252200000Y-94900000D03*
D48*
X300300000Y-70400000D03*
D47*
X299200000Y-61200000D03*
D48*
X311800000Y-71100000D03*
X367400000Y-49800000D03*
X288000000Y-51000000D03*
D46*
X252200000Y-86900000D03*
X252300000Y-39000000D03*
D48*
X288000000Y-45200000D03*
D47*
X297200000Y-65700000D03*
X261620000Y-130302000D03*
X293624000Y-171704000D03*
X288000000Y-62900000D03*
D46*
X252200000Y-80000000D03*
X252300000Y-47800000D03*
D47*
X261112000Y-116586000D03*
D49*
X300800000Y-65700000D03*
D47*
X297434000Y-169418000D03*
D48*
X289800000Y-66400000D03*
X378900000Y-66300000D03*
D49*
X304800000Y-65600000D03*
D48*
X380600000Y-66300000D03*
X283500000Y-46200000D03*
D47*
X382016000Y-170434000D03*
X297180000Y-171958000D03*
D46*
X252100000Y-99000000D03*
D47*
X256286000Y-121666000D03*
D48*
X288000000Y-44800000D03*
D47*
X289800000Y-58600000D03*
D46*
X254400000Y-27900000D03*
D47*
X382778000Y-170434000D03*
X298704000Y-171958000D03*
X256286000Y-122100000D03*
D48*
X295600000Y-70400000D03*
X290800000Y-70400000D03*
X288000000Y-42200000D03*
X298500000Y-47600000D03*
D47*
X294640000Y-172974000D03*
X262382000Y-130302000D03*
X294300000Y-66800000D03*
X296672000Y-172974000D03*
D46*
X252300000Y-61900000D03*
D48*
X375900000Y-174400000D03*
D46*
X252300000Y-45000000D03*
D48*
X297800000Y-71700000D03*
D46*
X256000000Y-26700000D03*
D48*
X295500000Y-71600000D03*
X297600000Y-47600000D03*
D47*
X299900000Y-61800000D03*
X299200000Y-58400000D03*
D46*
X347700000Y-31400000D03*
X252300000Y-59000000D03*
D48*
X365600000Y-70000000D03*
D47*
X306600000Y-66800000D03*
D48*
X369000000Y-66700000D03*
X298825000Y-59650000D03*
D46*
X252300000Y-41000000D03*
X252300000Y-55000000D03*
D47*
X255270000Y-121666000D03*
X305500000Y-58400000D03*
D46*
X252200000Y-78900000D03*
D48*
X288000000Y-47900000D03*
X283500000Y-47800000D03*
X311800000Y-71700000D03*
X310100000Y-84800000D03*
D47*
X295300000Y-57500000D03*
X276606000Y-123698000D03*
D46*
X257900000Y-38200000D03*
X263100000Y-42500000D03*
D47*
X255270000Y-122100000D03*
D46*
X252200000Y-76000000D03*
D48*
X287300000Y-67600000D03*
X283500000Y-48200000D03*
D47*
X295148000Y-171958000D03*
X272288000Y-124968000D03*
D46*
X255300000Y-27500000D03*
X315700000Y-22800000D03*
X252300000Y-43900000D03*
D48*
X311800000Y-72400000D03*
X283500000Y-49800000D03*
D46*
X252000000Y-100000000D03*
X252200000Y-70000000D03*
D48*
X283500000Y-49300000D03*
X288000000Y-50600000D03*
D46*
X252200000Y-75000000D03*
D48*
X288000000Y-44000000D03*
X283500000Y-50900000D03*
D47*
%TO.N,+3V3*%
X279100000Y-82500000D03*
X300900000Y-66300000D03*
D48*
X309200000Y-95800000D03*
D47*
X291300000Y-92900000D03*
X308600000Y-59100000D03*
X312500000Y-56800000D03*
X291300000Y-92400000D03*
X272900000Y-122600000D03*
X291300000Y-88350001D03*
X291600000Y-85300000D03*
X272500000Y-123500000D03*
X276100000Y-82600000D03*
X290924999Y-87900000D03*
X272100000Y-123500000D03*
X285100000Y-67100000D03*
X291800000Y-70400000D03*
X291600000Y-85700000D03*
X298500000Y-59100000D03*
D48*
X377800000Y-49200000D03*
D47*
X318100000Y-66800000D03*
D48*
X367500000Y-46800000D03*
D47*
X291600000Y-59700000D03*
D49*
X374600000Y-68930000D03*
D47*
X290700000Y-85700000D03*
D48*
X309300000Y-96500000D03*
D47*
X290700000Y-84900000D03*
X290900000Y-92400000D03*
X308600000Y-56600000D03*
X313600000Y-67200000D03*
X291100000Y-85700000D03*
X303300000Y-64700000D03*
X290500000Y-92400000D03*
X272900000Y-123500000D03*
X285800000Y-63000000D03*
X272500000Y-122600000D03*
X306100000Y-45500000D03*
X290500000Y-87850001D03*
X272288000Y-120142000D03*
X306100000Y-51000000D03*
D46*
X333200000Y-23300000D03*
D47*
X290700000Y-85300000D03*
D48*
X309700000Y-96100000D03*
D47*
X289800000Y-64600000D03*
D48*
X310100000Y-95800000D03*
D47*
X308600000Y-68100000D03*
X318300000Y-70000000D03*
D48*
X303300900Y-71900000D03*
D47*
X296700000Y-57500000D03*
X310600000Y-56700000D03*
X272288000Y-120650000D03*
D48*
X357700000Y-68900000D03*
D47*
X298300000Y-65800000D03*
D48*
X365800000Y-65500000D03*
D47*
X308600000Y-66900000D03*
X290900000Y-87450001D03*
X308800000Y-71800000D03*
X290500000Y-93300000D03*
X273500000Y-82600000D03*
X291149999Y-85275001D03*
D46*
X264900000Y-101500000D03*
D48*
X306600000Y-70400000D03*
D47*
X272524999Y-123049999D03*
X272034000Y-127508000D03*
X291300000Y-87450001D03*
X310600000Y-66900000D03*
X272288000Y-129794000D03*
X308600000Y-64600000D03*
X291200000Y-84900000D03*
X308500000Y-62300000D03*
X294200000Y-80600000D03*
X272900000Y-123100000D03*
X291500000Y-67400000D03*
X291300000Y-93300000D03*
X291600000Y-62100000D03*
X272288000Y-119126000D03*
X283600000Y-59100000D03*
X272542000Y-119126000D03*
X272288000Y-130556000D03*
X291300000Y-87950001D03*
D48*
X370610000Y-49710000D03*
D47*
X278400000Y-57000000D03*
X296425000Y-63650000D03*
X289800000Y-57100000D03*
X296100000Y-86600000D03*
D46*
X347800000Y-98400000D03*
D47*
X289800000Y-62100000D03*
X291600000Y-84900000D03*
X290900000Y-93300000D03*
X290500000Y-88350001D03*
X290500000Y-92800000D03*
X291600000Y-57100000D03*
X295300000Y-60700000D03*
X289800000Y-67400000D03*
X290500000Y-87450001D03*
X272100000Y-123000000D03*
X290924999Y-92849999D03*
X301300000Y-70400000D03*
X281400000Y-55700000D03*
X272542000Y-120650000D03*
X272100000Y-122600000D03*
X294300000Y-70400000D03*
X291600000Y-64700000D03*
X303200000Y-51700000D03*
X282100000Y-67100000D03*
D48*
X310100000Y-96500000D03*
D46*
X252100000Y-29000000D03*
D47*
X304900000Y-62300000D03*
X272542000Y-120142000D03*
X290900000Y-88350001D03*
X289800000Y-59700000D03*
X272029838Y-128288067D03*
%TO.N,+5VD*%
X256032000Y-123698000D03*
X255270000Y-123698000D03*
X262890000Y-124714000D03*
X261366000Y-122174000D03*
D48*
X285200000Y-164900000D03*
D47*
X255700000Y-124000000D03*
X261874000Y-122174000D03*
X262890000Y-125222000D03*
X261900000Y-126400000D03*
X259334000Y-125222000D03*
X279908000Y-119634000D03*
X259334000Y-124206000D03*
X259334000Y-125730000D03*
X262890000Y-124206000D03*
%TO.N,VBUS*%
X281940000Y-122936000D03*
X294894000Y-170180000D03*
X294894000Y-169418000D03*
X279908000Y-121666000D03*
X382016000Y-172212000D03*
D48*
X285900000Y-167000000D03*
D47*
X383032000Y-172212000D03*
%TO.N,Net-(D3-K)*%
X279654000Y-126492000D03*
X280416000Y-126492000D03*
X279908000Y-128524000D03*
X279908000Y-129286000D03*
%TO.N,/Powering_Options/PGOOD*%
X273812000Y-126492000D03*
X258572000Y-126492000D03*
%TO.N,Net-(D4-A)*%
X292500000Y-60200000D03*
D49*
X298246817Y-60119238D03*
X289052000Y-55880000D03*
D47*
X293300000Y-60300000D03*
D49*
%TO.N,/Xilinx_FPGAs/Y2_CLK_OUT*%
X283210000Y-69596000D03*
D46*
X256500000Y-92100000D03*
X253600000Y-36700000D03*
D48*
X281600000Y-84600000D03*
D49*
X296164000Y-69850000D03*
D48*
X280498906Y-92598906D03*
X281300000Y-69700000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_D30_14*%
X301498000Y-67310000D03*
X258394968Y-98238914D03*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_34*%
X295910000Y-67564000D03*
X268478000Y-69088000D03*
X267208000Y-90678000D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_D20_14*%
X270400000Y-98500000D03*
X266700000Y-92456000D03*
X300736000Y-67056000D03*
X301210984Y-67597016D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L20P_T3_34*%
X253700000Y-37400000D03*
D49*
X290576000Y-66424900D03*
X289052000Y-87884000D03*
D46*
X253700000Y-87000000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_D21_14*%
X264922000Y-97300000D03*
X299974000Y-66548000D03*
%TO.N,/Xilinx_FPGAs/IO_L22N_T3_34*%
X286258000Y-65701278D03*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_D16_14*%
X298918540Y-67603460D03*
X298754300Y-69836501D03*
X297687414Y-69836894D03*
X256540000Y-84328000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_14*%
X301600000Y-64700000D03*
X299200000Y-82700000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_D17_14*%
X298450000Y-67310000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_D25_VREF_14*%
X298100000Y-78900000D03*
X300100000Y-64800000D03*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_D26_14*%
X299300000Y-64500000D03*
X298000000Y-76200000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X294640000Y-69342000D03*
X293370000Y-76200000D03*
X296164000Y-69037700D03*
D48*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_34*%
X269500000Y-71900000D03*
D47*
X297200000Y-64500000D03*
D48*
X269300000Y-75300000D03*
X292500000Y-71900000D03*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_34*%
X264376818Y-77076818D03*
D49*
X293370000Y-76708000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_VREF_34*%
X296400000Y-64500000D03*
D48*
X288700000Y-73300000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_D18_14*%
X299600000Y-66000000D03*
D48*
X265000000Y-66300000D03*
X264900000Y-71570300D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_34*%
X279400000Y-65278000D03*
X277368000Y-70612000D03*
X289306000Y-65267919D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X298800000Y-66000000D03*
D48*
X295047101Y-72300000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L18P_T2_34*%
X277622000Y-63246000D03*
X294304300Y-63703700D03*
X276860000Y-67564000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_34*%
X296400000Y-66100000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L17N_T2_34*%
X295910000Y-64008000D03*
X279146000Y-64770000D03*
D48*
%TO.N,/Xilinx_FPGAs/IO_L24N_T3_34*%
X266400000Y-70879700D03*
D47*
X295600000Y-66100000D03*
D48*
X291300000Y-69400000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L17P_T2_34*%
X295910000Y-63246000D03*
X278892000Y-64008000D03*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_34*%
X284503500Y-65532000D03*
X278892000Y-62230000D03*
X279908000Y-65278000D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_34*%
X275590000Y-60452000D03*
X294386000Y-63246000D03*
D48*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_D22_14*%
X265700000Y-62400000D03*
D47*
X301200000Y-65300000D03*
D48*
X266600000Y-67200000D03*
D46*
%TO.N,/Xilinx_FPGAs/DXP_0*%
X255100000Y-50300000D03*
X256800000Y-55700000D03*
D49*
X300736000Y-67564000D03*
X300798288Y-62304300D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_14*%
X300400000Y-65200000D03*
D49*
%TO.N,/Xilinx_FPGAs/DXN_0*%
X300228000Y-67310000D03*
X300008322Y-62383700D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_D23_14*%
X265000000Y-57133101D03*
X299600000Y-65200000D03*
%TO.N,/Xilinx_FPGAs/PROGRAM_B_0*%
X297996081Y-61654871D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L20P_T3_D24_14*%
X251200000Y-61900000D03*
D47*
X298500000Y-65400000D03*
D46*
X251900000Y-53300000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_34*%
X296700000Y-62500000D03*
D46*
X256400000Y-51600000D03*
X255700000Y-56100000D03*
%TO.N,/Xilinx_FPGAs/IO_L12N_T1_MRCC_34*%
X255700000Y-51200000D03*
X255100000Y-65900000D03*
D47*
X294100000Y-60400000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_D09_14*%
X312420000Y-79502000D03*
X332994000Y-46736000D03*
X304292000Y-64008000D03*
X330962000Y-78994000D03*
%TO.N,/Xilinx_FPGAs/IO_L12N_T1_MRCC_14*%
X305816000Y-67310000D03*
X311658000Y-66040000D03*
D46*
X345376500Y-56300000D03*
D49*
X331470000Y-43942000D03*
%TO.N,/Xilinx_FPGAs/IO_L7N_T1_D10_14*%
X305562000Y-63279771D03*
X329946000Y-63195700D03*
X331978000Y-48768000D03*
%TO.N,/Xilinx_FPGAs/IO_L12P_T1_MRCC_14*%
X308356000Y-47498000D03*
X307848000Y-54864000D03*
D46*
X348300000Y-48900000D03*
D49*
X304354100Y-67148753D03*
X329692000Y-47498000D03*
D46*
X348600000Y-57300000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L4N_T0_D05_14*%
X306575100Y-64008000D03*
X332232000Y-51054000D03*
X332232000Y-63500000D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_N*%
X306578000Y-75946000D03*
D48*
X337000000Y-71900000D03*
D49*
X317500000Y-76962000D03*
X304342300Y-72440300D03*
X306324000Y-72644000D03*
D46*
X338900000Y-52219700D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L5P_T0_D06_14*%
X330962000Y-60452000D03*
X306324000Y-61683980D03*
X331978000Y-53848000D03*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X306832000Y-72136000D03*
X331470000Y-52578000D03*
X317500000Y-76200000D03*
D48*
X318400000Y-72800000D03*
X325600000Y-72700000D03*
D49*
X307086000Y-75692000D03*
X303276000Y-71374000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L3P_T0_DQS_PUDC_B_14*%
X341800000Y-77400000D03*
D47*
X303200000Y-62500000D03*
D49*
X331978000Y-56388000D03*
%TO.N,/Xilinx_FPGAs/IO_L17N_T2_D29_14*%
X331216000Y-55118000D03*
X302260000Y-67310000D03*
D46*
X348736500Y-69900000D03*
D49*
X331216000Y-63804300D03*
D46*
X344600000Y-69500000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L3N_T0_DQS_EMCCLK_14*%
X304000000Y-63200000D03*
D49*
X330200000Y-58928000D03*
%TO.N,/Xilinx_FPGAs/IO_L11N_T1_SRCC_14*%
X309372000Y-64516000D03*
X330962000Y-57658000D03*
X306575100Y-66294000D03*
X320040000Y-58166000D03*
D46*
X347500000Y-58900000D03*
X348400000Y-73800000D03*
D49*
X318516000Y-64516000D03*
D47*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ3*%
X298500000Y-95700000D03*
D49*
X296418000Y-75946000D03*
D47*
X328300000Y-61800000D03*
X327700000Y-69700000D03*
D46*
X339100000Y-55400000D03*
D49*
X305562000Y-66548000D03*
D47*
X305600000Y-64000000D03*
D49*
X305562000Y-75692000D03*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_14*%
X331724000Y-60452000D03*
D47*
X306242167Y-66478222D03*
X329900000Y-71100000D03*
D48*
%TO.N,/Xilinx_FPGAs/IO_L4P_T0_D04_14*%
X305300000Y-62800000D03*
D49*
X325374000Y-64008000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X328500000Y-71600000D03*
X329000000Y-64800000D03*
D46*
X347500000Y-60400000D03*
D47*
X303600000Y-66100000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L5N_T0_D07_14*%
X323596000Y-66294000D03*
X322580000Y-62620371D03*
X306575100Y-62484000D03*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_D31_14*%
X329692000Y-65024000D03*
D47*
X329600000Y-71400000D03*
X328800000Y-71903200D03*
X302900000Y-66100000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L25_14*%
X342200000Y-40300000D03*
D47*
X302400000Y-63300000D03*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X302285900Y-66400000D03*
X305790100Y-74500000D03*
X329900000Y-73900000D03*
X331500000Y-68400000D03*
D49*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_D15_14*%
X306575100Y-65404300D03*
X328930000Y-67564000D03*
X320421000Y-65405000D03*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_D14_14*%
X331216000Y-72390000D03*
D47*
X329100000Y-70079100D03*
X306245377Y-65651902D03*
X329200000Y-72200000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_25-Pad25)*%
X331724000Y-76454000D03*
%TO.N,/Xilinx_FPGAs/IO_L8N_T1_D12_14*%
X331216000Y-75184000D03*
D47*
X304500000Y-65300000D03*
X319700000Y-68400000D03*
X320800000Y-75600000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_27-Pad27)*%
X332740000Y-78994000D03*
%TO.N,/Xilinx_FPGAs/IO_L14P_T2_SRCC_14*%
X328422000Y-77724000D03*
D47*
X303700000Y-67500000D03*
X304200000Y-78400000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_29-Pad29)*%
X331216000Y-81534000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L15N_T2_DQS_DOUT_CSO_B_14*%
X302997100Y-71100000D03*
D49*
X330708000Y-80518000D03*
D47*
X304679500Y-80400000D03*
X303200000Y-65600000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_31-Pad31)*%
X332486000Y-84328000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_RDWR_B_14*%
X301600000Y-66400000D03*
X327600000Y-81700000D03*
D49*
X329692000Y-82296000D03*
D47*
X304000000Y-81200000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_33-Pad33)*%
X332740000Y-86868000D03*
%TO.N,/Xilinx_FPGAs/IO_L9N_T1_DQS_RDWR_B_14*%
X310134000Y-82296000D03*
X329184000Y-85344000D03*
X328676000Y-82550000D03*
X306565803Y-64506703D03*
X309666149Y-64795700D03*
%TO.N,unconnected-(FPGA_J2-Pin_35-Pad35)*%
X333248000Y-88646000D03*
D48*
%TO.N,/Xilinx_FPGAs/IO_L9P_T1_DQS_14*%
X311600000Y-69700000D03*
D49*
X332994000Y-87630000D03*
D47*
X311900000Y-87600000D03*
D48*
X306600000Y-69700000D03*
D47*
X304700000Y-64100000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_37-Pad37)*%
X334010000Y-91440000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L8P_T1_D11_14*%
X315100000Y-66318900D03*
X315500000Y-89100000D03*
D49*
X333756000Y-90424000D03*
D46*
X344663500Y-80000000D03*
D47*
X304900000Y-64800000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_39-Pad39)*%
X334772000Y-93726000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L13N_T2_MRCC_14*%
X302400000Y-65600000D03*
D46*
X345000000Y-42400000D03*
D47*
X303400000Y-99300000D03*
D46*
X346500000Y-31800000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L1P_TO_34*%
X297000000Y-38000000D03*
X326500000Y-38000000D03*
%TO.N,/Xilinx_FPGAs/Y3_CLK_OUT_N*%
X285000000Y-60500000D03*
X322778191Y-64778191D03*
X283700000Y-68552000D03*
X294366883Y-61510501D03*
%TO.N,/Xilinx_FPGAs/IO_L1N_TO_34*%
X296400000Y-38000000D03*
X324500000Y-37500000D03*
%TO.N,/Xilinx_FPGAs/Y3_CLK_OUT_P*%
X294400000Y-62500000D03*
X284575000Y-61600000D03*
X283700000Y-68048000D03*
D46*
X326200000Y-22700000D03*
D47*
X294010501Y-61866883D03*
X322421809Y-64421809D03*
%TO.N,/Xilinx_FPGAs/IO_L2N_TO_34*%
X295500000Y-37500000D03*
X288000000Y-37000000D03*
D46*
X322200000Y-23200000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_34*%
X294300000Y-64900000D03*
D46*
X319500000Y-26900000D03*
X301300000Y-26300000D03*
D47*
X319800000Y-64300000D03*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_34*%
X318000000Y-57600000D03*
X297600000Y-58100000D03*
%TO.N,/Xilinx_FPGAs/CFGBVS_0*%
X297904300Y-60900000D03*
X317200000Y-63600000D03*
D46*
X321000000Y-23400000D03*
%TO.N,/Xilinx_FPGAs/IO_L6P_TO_34*%
X312500000Y-23900000D03*
D47*
X317200000Y-57400000D03*
D46*
X315300000Y-23900000D03*
D47*
X295900000Y-57800000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_34*%
X314100000Y-24600000D03*
D47*
X296900000Y-61000000D03*
X315400000Y-49400000D03*
D46*
X310300000Y-23636500D03*
D47*
X297400000Y-50100000D03*
D48*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ2*%
X314100000Y-89600000D03*
D47*
X323400000Y-90700000D03*
X304023817Y-61988280D03*
X314200000Y-61700000D03*
X309600000Y-90800000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L13N_T2_MRCC_34*%
X309560413Y-22963500D03*
D47*
X296600000Y-61600000D03*
D46*
X311200000Y-27300000D03*
D47*
X312928000Y-61214000D03*
D46*
X311341700Y-30148882D03*
D47*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ1*%
X311100000Y-58500000D03*
X306500000Y-58700000D03*
X300300000Y-93200000D03*
X297800000Y-94200000D03*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_34*%
X309700000Y-59900000D03*
X295900000Y-60900000D03*
D46*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ0*%
X306536500Y-23400000D03*
D47*
X309200000Y-59400000D03*
X304000000Y-96700000D03*
X305600000Y-60100000D03*
X305600000Y-61300000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L12P_T1_MRCC_34*%
X316000000Y-26900000D03*
X309300000Y-26900000D03*
D47*
X294400000Y-60900000D03*
X308000000Y-34900000D03*
X294100000Y-37000000D03*
D46*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_CS*%
X305400000Y-24400000D03*
D47*
X299600000Y-79400000D03*
X311200000Y-79100000D03*
X298100000Y-92200000D03*
X299200000Y-92200000D03*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_34*%
X296887269Y-60224846D03*
D46*
X304200000Y-23300000D03*
D47*
X297900000Y-46700000D03*
X305300000Y-46800000D03*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_RESET*%
X303596081Y-63254871D03*
X302900000Y-87800000D03*
D49*
X303276000Y-73660000D03*
D46*
X257400000Y-24900000D03*
X302700000Y-25000000D03*
D47*
X297900000Y-87900000D03*
D49*
X304546000Y-73152000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L11N_T1_SRCC_34*%
X296800000Y-59578900D03*
D46*
X303200000Y-23100000D03*
D47*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_34*%
X298457019Y-59478690D03*
X299700000Y-54300000D03*
D46*
X300200000Y-23300000D03*
D47*
X295234713Y-59665287D03*
X299900000Y-55300000D03*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_34*%
X300700000Y-35200000D03*
X297900000Y-34800000D03*
D46*
X299200000Y-23300000D03*
%TO.N,/Xilinx_FPGAs/IO_L9P_T1_DQS_34*%
X294100000Y-23500000D03*
%TO.N,/Xilinx_FPGAs/IO_L8P_T1_34*%
X301300000Y-33700000D03*
D47*
X295300000Y-58500000D03*
X293116000Y-58420000D03*
%TO.N,/Xilinx_FPGAs/IO_L4N_TO_34*%
X293878000Y-55880000D03*
X292608000Y-55626000D03*
%TO.N,/Xilinx_FPGAs/IO_L5N_TO_34*%
X298450000Y-54102000D03*
X285242000Y-54102000D03*
%TO.N,/Xilinx_FPGAs/IO_L4P_TO_34*%
X285242000Y-57404000D03*
X294132000Y-57404000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L7N_TI_34*%
X316900000Y-25000000D03*
X317200000Y-22963500D03*
X280500000Y-24500000D03*
D47*
X282956000Y-56896000D03*
X296926000Y-56896000D03*
%TO.N,/Xilinx_FPGAs/IO_L5P_TO_34*%
X280416000Y-56388000D03*
X297688000Y-56896000D03*
D46*
X320200000Y-23300000D03*
D48*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TMS_0*%
X372990000Y-50620000D03*
D49*
X374700000Y-70700000D03*
X372900000Y-70800000D03*
D47*
X356489000Y-75730000D03*
D49*
X375300000Y-90200000D03*
X382800000Y-49000000D03*
X375000000Y-88400000D03*
D47*
X364789000Y-75630000D03*
X375589000Y-76330000D03*
D49*
X374500000Y-59500000D03*
D48*
X375910000Y-50670000D03*
D47*
X371989000Y-76330000D03*
D49*
X376600000Y-82000000D03*
D47*
X298400000Y-60900000D03*
D48*
X365700000Y-59770000D03*
D49*
X383100000Y-50400000D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TCK_0*%
X381600000Y-48100000D03*
X383100000Y-53800000D03*
X383100000Y-55600000D03*
X374100000Y-75000000D03*
X377200000Y-69400000D03*
D47*
X372889000Y-91530000D03*
D48*
X372900000Y-51190000D03*
D49*
X374100000Y-55800000D03*
D47*
X357789000Y-78830000D03*
X373439000Y-83680000D03*
D49*
X373000000Y-78600000D03*
D47*
X297600000Y-62400000D03*
D49*
X382000000Y-49700000D03*
X372989000Y-62100000D03*
D47*
X372989000Y-68330000D03*
D49*
X365600000Y-68600000D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDO_0*%
X369100000Y-70700000D03*
D48*
X358200000Y-61300000D03*
D49*
X376100000Y-70900000D03*
D47*
X357789000Y-62730000D03*
D49*
X374600000Y-61800000D03*
X295402000Y-69342000D03*
X382100000Y-51800000D03*
X377200000Y-60600000D03*
D47*
X377589000Y-58130000D03*
D49*
X382600000Y-58420000D03*
%TO.N,/Xilinx_FPGAs/FPGA_JTAG_TDI_0*%
X371300000Y-82900000D03*
D47*
X365089000Y-60530000D03*
X300800000Y-82300000D03*
X378189000Y-55130000D03*
D49*
X374500000Y-67400000D03*
X371800000Y-94500000D03*
X387700000Y-91000000D03*
X369100000Y-67900000D03*
D47*
X377989000Y-52930000D03*
X385789000Y-48730000D03*
D49*
X384100000Y-60000000D03*
X383800000Y-66400000D03*
X365100000Y-81700000D03*
X384589000Y-53600000D03*
X383100000Y-53200000D03*
D47*
X384589000Y-55030000D03*
X357089000Y-61130000D03*
%TO.N,+1V8*%
X266700000Y-130302000D03*
X296600000Y-72900000D03*
X257048000Y-130048000D03*
X256032000Y-130048000D03*
X264160000Y-130302000D03*
X296500000Y-70400000D03*
X299200000Y-64000000D03*
X264922000Y-130302000D03*
X267208000Y-130302000D03*
X298800000Y-72900000D03*
X298800000Y-71700000D03*
X255524000Y-130048000D03*
X259842000Y-130302000D03*
X296500000Y-71600000D03*
X259080000Y-130302000D03*
X256540000Y-130048000D03*
X298900000Y-70400000D03*
X300100000Y-64000000D03*
%TO.N,+1V0*%
X299300000Y-61500000D03*
X310600000Y-64500000D03*
X264160000Y-116586000D03*
X299300000Y-63100000D03*
X264668000Y-116586000D03*
D48*
X250500000Y-111900000D03*
D47*
X288300000Y-60900000D03*
X256032000Y-116586000D03*
X255270000Y-116586000D03*
X310600000Y-61900000D03*
X288300000Y-65200000D03*
X310900000Y-59700000D03*
X287100000Y-60900000D03*
X267462000Y-116586000D03*
X313100000Y-61900000D03*
X259334000Y-116332000D03*
D49*
X288928653Y-60258999D03*
D47*
X301700000Y-62300000D03*
X311800000Y-64400000D03*
X256794000Y-116840000D03*
X258826000Y-116586000D03*
X256540000Y-116332000D03*
X288300000Y-67700000D03*
X288300000Y-66400000D03*
X266954000Y-116586000D03*
X311800000Y-61900000D03*
X255524000Y-116078000D03*
X299300000Y-59900000D03*
D48*
X255300000Y-112700000D03*
D47*
%TO.N,Net-(PWR_IC1-FB2)*%
X260096000Y-132334000D03*
X264922000Y-132334000D03*
X261620000Y-132334000D03*
X264160000Y-132334000D03*
X259588000Y-132334000D03*
X259080000Y-132334000D03*
X262382000Y-132334000D03*
%TO.N,Net-(PWR_IC1-FB3)*%
X261620000Y-127508000D03*
X268732000Y-128270000D03*
%TO.N,Net-(PWR_IC1-SW2)*%
X257048000Y-132334000D03*
X255524000Y-132334000D03*
X256540000Y-132334000D03*
X256032000Y-132334000D03*
%TO.N,Net-(PWR_IC1-SW3)*%
X268224000Y-120142000D03*
X263652000Y-123190000D03*
%TO.N,Net-(U1C-IO_L6P_T0_FCS_B_14)*%
X301300500Y-80500000D03*
X303200000Y-64100000D03*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin0*%
X298000000Y-64500000D03*
D48*
X294000000Y-84700000D03*
D47*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin1*%
X297688000Y-67564000D03*
X297904300Y-65662460D03*
X298958000Y-86360000D03*
%TO.N,/Xilinx_FPGAs/FPGA_MODE_Pin2*%
X298958000Y-87376000D03*
D46*
%TO.N,/Xilinx_FPGAs/IO_L3N_DQS_34*%
X304900000Y-26700000D03*
%TO.N,/Xilinx_FPGAs/IO_L3P_DQS_34*%
X305900000Y-25038500D03*
X299900000Y-26700000D03*
%TO.N,/Xilinx_FPGAs/IO_L6N_TO_VREF_34*%
X310800000Y-24663500D03*
%TO.N,/Xilinx_FPGAs/IO_L9N_T1_DQS_34*%
X295200000Y-23100000D03*
D49*
%TO.N,/Xilinx_FPGAs/Y4_CLK_OUT*%
X295194477Y-58875900D03*
X292100000Y-52324000D03*
X292706173Y-58575827D03*
X298271700Y-51750000D03*
D47*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_CCLK0*%
X299300000Y-74700000D03*
X304800000Y-74800000D03*
X298644409Y-60086484D03*
%TO.N,Net-(USB3_TypeC1-CC1)*%
X384302000Y-176784000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_6)*%
X358902000Y-169164000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_7)*%
X384810000Y-176276000D03*
X385064000Y-170434000D03*
X385064000Y-171704000D03*
%TO.N,Net-(USB3_TypeC1-CC2)*%
X364744000Y-178562000D03*
X394462000Y-176784000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_17)*%
X389382000Y-163068000D03*
%TO.N,Net-(USB3_TypeC_J1-Pin_18)*%
X390144000Y-162814000D03*
%TO.N,/Xilinx_FPGAs/IO_L2P_TO_34*%
X295200000Y-38700000D03*
X321600000Y-38700000D03*
D49*
%TO.N,unconnected-(FPGA_J2-Pin_21-Pad21)*%
X331470000Y-71374000D03*
%TO.N,unconnected-(FPGA_J2-Pin_23-Pad23)*%
X331724000Y-74168000D03*
D47*
%TO.N,Net-(JTAG2-~{TRST})*%
X380889000Y-61430000D03*
D49*
X387300000Y-96100000D03*
X386600000Y-93500000D03*
D47*
%TO.N,/Xilinx_FPGAs/SRST*%
X361389000Y-63530000D03*
D48*
X368689000Y-62730000D03*
D47*
X376989000Y-63030000D03*
D49*
X367400000Y-43500000D03*
%TO.N,/Xilinx_FPGAs/TEST_VPP*%
X377100000Y-68300000D03*
X361500000Y-72600000D03*
X378100000Y-73100000D03*
X378500000Y-69500000D03*
X366100000Y-73300000D03*
%TO.N,Net-(PWR_OUT1-Pin_2)*%
X374800000Y-74700000D03*
%TO.N,Net-(PWR_OUT2-Pin_1)*%
X357800000Y-66400000D03*
X355500000Y-66700000D03*
D46*
%TO.N,unconnected-(PCIe_J1-3.3Vaux-PadB10)*%
X346900000Y-96400000D03*
%TO.N,unconnected-(PCIe_J4-3.3Vaux-PadB10)*%
X266900000Y-101500000D03*
%TO.N,+12V*%
X348100000Y-103400000D03*
X338200000Y-24000000D03*
X258900000Y-101400000D03*
X259900000Y-101400000D03*
X251600000Y-22000000D03*
X339200000Y-23800000D03*
X251600000Y-22900000D03*
X251600000Y-23800000D03*
X348100000Y-104400000D03*
%TD*%
D50*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X346800000Y-63700000D02*
X346630000Y-63870000D01*
X346630000Y-63870000D02*
X343165000Y-63870000D01*
D51*
%TO.N,Net-(PCIe_J2-TDO)*%
X265276700Y-28500000D02*
X266100000Y-29323300D01*
X260400000Y-28500000D02*
X265276700Y-28500000D01*
X258000000Y-28500000D02*
X260400000Y-28500000D01*
X257600000Y-28900000D02*
X258000000Y-28500000D01*
%TO.N,Net-(PCIe_J2-TDI)*%
X251600000Y-26700000D02*
X251300000Y-27000000D01*
X251800000Y-26700000D02*
X251600000Y-26700000D01*
X256400000Y-26300000D02*
X252200000Y-26300000D01*
X256800000Y-26700000D02*
X256400000Y-26300000D01*
X259600000Y-26700000D02*
X256800000Y-26700000D01*
X252200000Y-26300000D02*
X251800000Y-26700000D01*
%TO.N,Net-(PCIe_J2-TCK)*%
X251800000Y-26100000D02*
X251700000Y-26000000D01*
X258400000Y-26100000D02*
X251800000Y-26100000D01*
%TO.N,Net-(PCIe_J3-TRST#)*%
X334100000Y-24200000D02*
X334646662Y-24746662D01*
X332500000Y-24200000D02*
X334100000Y-24200000D01*
D50*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X348650000Y-68950000D02*
X348700000Y-69000000D01*
X343165000Y-68950000D02*
X348650000Y-68950000D01*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X325700000Y-72800000D02*
X325600000Y-72700000D01*
X327700000Y-72800000D02*
X325700000Y-72800000D01*
X334170600Y-72629400D02*
X327870600Y-72629400D01*
X327870600Y-72629400D02*
X327700000Y-72800000D01*
X334200000Y-72600000D02*
X334170600Y-72629400D01*
%TO.N,unconnected-(FPGA_J2-Pin_21-Pad21)*%
X339390000Y-71490000D02*
X340625000Y-71490000D01*
X337500000Y-71100000D02*
X339000000Y-71100000D01*
X339000000Y-71100000D02*
X339390000Y-71490000D01*
X337226000Y-71374000D02*
X337500000Y-71100000D01*
X331470000Y-71374000D02*
X337226000Y-71374000D01*
%TO.N,/Xilinx_FPGAs/IO_L10N_T1_D15_14*%
X345000000Y-67700000D02*
X345200000Y-67900000D01*
X329066000Y-67700000D02*
X345000000Y-67700000D01*
X328930000Y-67564000D02*
X329066000Y-67700000D01*
%TO.N,/Xilinx_FPGAs/IO_L25_14*%
X329600000Y-69088000D02*
X329738000Y-68950000D01*
D52*
X329600000Y-69088000D02*
X322292868Y-69088000D01*
D50*
X329738000Y-68950000D02*
X340625000Y-68950000D01*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X342228000Y-68013000D02*
X343165000Y-68950000D01*
X331887000Y-68013000D02*
X342228000Y-68013000D01*
X331500000Y-68400000D02*
X331887000Y-68013000D01*
%TO.N,/Xilinx_FPGAs/IO_L5N_T0_D07_14*%
X323712000Y-66410000D02*
X340625000Y-66410000D01*
X323596000Y-66294000D02*
X323712000Y-66410000D01*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X342135000Y-64900000D02*
X341700000Y-64900000D01*
X343165000Y-63870000D02*
X342135000Y-64900000D01*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_D31_14*%
X343165000Y-66065000D02*
X343165000Y-66410000D01*
X339142921Y-65237800D02*
X342337800Y-65237800D01*
X338929122Y-65024000D02*
X339142921Y-65237800D01*
X329692000Y-65024000D02*
X338929122Y-65024000D01*
X342337800Y-65237800D02*
X343165000Y-66065000D01*
%TO.N,/Xilinx_FPGAs/IO_L4P_T0_D04_14*%
X340451300Y-64043700D02*
X340625000Y-63870000D01*
X325409700Y-64043700D02*
X340451300Y-64043700D01*
X325374000Y-64008000D02*
X325409700Y-64043700D01*
%TO.N,/Xilinx_FPGAs/IO_L7P_T1_D09_14*%
X344300000Y-85400000D02*
X333715100Y-85400000D01*
X344500000Y-85200000D02*
X344300000Y-85400000D01*
X345900000Y-85200000D02*
X344500000Y-85200000D01*
X346200000Y-85500000D02*
X345900000Y-85200000D01*
X333715100Y-85400000D02*
X333500000Y-85184900D01*
X348300000Y-85500000D02*
X346200000Y-85500000D01*
%TO.N,/Xilinx_FPGAs/IO_L7N_T1_D10_14*%
X341595000Y-49600000D02*
X340625000Y-48630000D01*
X341900000Y-49900000D02*
X341600000Y-49600000D01*
X341600000Y-49600000D02*
X341595000Y-49600000D01*
X345300000Y-49900000D02*
X341900000Y-49900000D01*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_RDWR_B_14*%
X347310000Y-84190000D02*
X343165000Y-84190000D01*
X348100000Y-83400000D02*
X347310000Y-84190000D01*
%TO.N,/Xilinx_FPGAs/IO_L5N_T0_D07_14*%
X341400000Y-67500000D02*
X344800000Y-67500000D01*
X340625000Y-66725000D02*
X341400000Y-67500000D01*
X340625000Y-66410000D02*
X340625000Y-66725000D01*
%TO.N,/Xilinx_FPGAs/IO_L3P_T0_DQS_PUDC_B_14*%
X342100000Y-77700000D02*
X341800000Y-77400000D01*
X348407000Y-77700000D02*
X342100000Y-77700000D01*
X348600000Y-77507000D02*
X348407000Y-77700000D01*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_34*%
X252200000Y-74200000D02*
X257700000Y-74200000D01*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_D26_14*%
X261125000Y-78875000D02*
X261125000Y-78170000D01*
X260800000Y-79200000D02*
X261125000Y-78875000D01*
X257800000Y-79300000D02*
X260200000Y-79300000D01*
X260200000Y-79300000D02*
X260300000Y-79200000D01*
X260300000Y-79200000D02*
X260800000Y-79200000D01*
X256300000Y-77800000D02*
X257800000Y-79300000D01*
X253900000Y-77800000D02*
X256300000Y-77800000D01*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_14*%
X259900000Y-84500000D02*
X259900000Y-84475000D01*
X256800000Y-83300000D02*
X258000000Y-84500000D01*
X258000000Y-84500000D02*
X259900000Y-84500000D01*
X253062700Y-83300000D02*
X256800000Y-83300000D01*
X259900000Y-84475000D02*
X261125000Y-83250000D01*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_34*%
X254010000Y-68010000D02*
X253500000Y-67500000D01*
X258585000Y-68010000D02*
X254010000Y-68010000D01*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_34*%
X253600000Y-90700000D02*
X253500000Y-90700000D01*
X253800000Y-90900000D02*
X253600000Y-90700000D01*
X255800000Y-90900000D02*
X253800000Y-90900000D01*
X256707000Y-91807000D02*
X255800000Y-90900000D01*
X260188000Y-91807000D02*
X256707000Y-91807000D01*
X261125000Y-90870000D02*
X260188000Y-91807000D01*
%TO.N,/Xilinx_FPGAs/IO_L22P_T3_34*%
X252600000Y-75300000D02*
X252400000Y-75500000D01*
X259500000Y-74500000D02*
X253400000Y-74500000D01*
X252400000Y-75500000D02*
X251300000Y-75500000D01*
X259700000Y-74500000D02*
X259500000Y-74500000D01*
X259800000Y-74400000D02*
X259700000Y-74500000D01*
X253400000Y-74500000D02*
X252600000Y-75300000D01*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_D23_14*%
X252490000Y-55310000D02*
X251600000Y-56200000D01*
X258585000Y-55310000D02*
X252490000Y-55310000D01*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_D25_VREF_14*%
X257800000Y-81900000D02*
X256500000Y-80600000D01*
X259935000Y-81900000D02*
X257800000Y-81900000D01*
X256500000Y-80600000D02*
X256500000Y-80200000D01*
X261125000Y-80710000D02*
X259935000Y-81900000D01*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X253900000Y-70800000D02*
X253900000Y-70600000D01*
X254300000Y-70800000D02*
X253900000Y-70800000D01*
X254550000Y-70550000D02*
X254300000Y-70800000D01*
X258585000Y-70550000D02*
X254550000Y-70550000D01*
%TO.N,/Xilinx_FPGAs/DXP_0*%
X257400000Y-59000000D02*
X256900000Y-58500000D01*
X259100000Y-59000000D02*
X257400000Y-59000000D01*
X259975000Y-59000000D02*
X259100000Y-59000000D01*
X261125000Y-57850000D02*
X259975000Y-59000000D01*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X255500000Y-49700000D02*
X256500000Y-50700000D01*
X255392280Y-49700000D02*
X255500000Y-49700000D01*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_34*%
X260035000Y-59300000D02*
X256900000Y-59300000D01*
X261125000Y-60390000D02*
X260035000Y-59300000D01*
%TO.N,/Xilinx_FPGAs/IO_L20P_T3_D24_14*%
X252430000Y-52770000D02*
X251900000Y-53300000D01*
X258585000Y-52770000D02*
X252430000Y-52770000D01*
%TO.N,/Xilinx_FPGAs/DXN_0*%
X254700000Y-52200000D02*
X254100000Y-51600000D01*
X256600000Y-52200000D02*
X254700000Y-52200000D01*
X259300000Y-51700000D02*
X257100000Y-51700000D01*
X257100000Y-51700000D02*
X256600000Y-52200000D01*
X259500000Y-51900000D02*
X259300000Y-51700000D01*
X254100000Y-51600000D02*
X254037700Y-51600000D01*
D53*
%TO.N,GND*%
X297030200Y-58430200D02*
X299169800Y-58430200D01*
X301600000Y-57500000D02*
X300900000Y-56800000D01*
X299163226Y-61169800D02*
X301969800Y-61169800D01*
X295300000Y-56100000D02*
X295300000Y-57500000D01*
X305700000Y-55300000D02*
X304000000Y-57000000D01*
X304800000Y-60000000D02*
X304800000Y-59100000D01*
D54*
X378900000Y-66300000D02*
X380600000Y-66300000D01*
D53*
X299900000Y-61633026D02*
X299436774Y-61169800D01*
X292700000Y-64429105D02*
X294238705Y-62890400D01*
X304000000Y-57000000D02*
X305400000Y-58400000D01*
X297669800Y-61930200D02*
X297724671Y-61985071D01*
X302400000Y-61600000D02*
X302400000Y-60000000D01*
X296033026Y-58400000D02*
X295300000Y-57666974D01*
X298347955Y-61985071D02*
X299163226Y-61169800D01*
X306400000Y-55300000D02*
X305700000Y-55300000D01*
X300900000Y-59200000D02*
X301600000Y-59200000D01*
X294700000Y-62890400D02*
X294890400Y-62890400D01*
X292700000Y-64600000D02*
X292700000Y-64429105D01*
X302400000Y-61600000D02*
X303200000Y-61600000D01*
X303800000Y-56800000D02*
X304000000Y-57000000D01*
X305400000Y-58400000D02*
X305500000Y-58400000D01*
X297000000Y-58400000D02*
X296033026Y-58400000D01*
X300800000Y-56800000D02*
X300900000Y-56800000D01*
X304800000Y-60000000D02*
X302400000Y-60000000D01*
X299900000Y-61800000D02*
X299900000Y-61633026D01*
X301600000Y-59200000D02*
X301600000Y-57500000D01*
X299900000Y-60200000D02*
X300900000Y-59200000D01*
X296669800Y-61930200D02*
X297669800Y-61930200D01*
D54*
X305500000Y-70400000D02*
X302800000Y-70400000D01*
D53*
X297000000Y-58400000D02*
X297030200Y-58430200D01*
X297724671Y-61985071D02*
X298347955Y-61985071D01*
X300900000Y-56800000D02*
X303800000Y-56800000D01*
X299200000Y-58400000D02*
X300800000Y-56800000D01*
X304800000Y-59100000D02*
X305500000Y-58400000D01*
X294500000Y-55300000D02*
X295300000Y-56100000D01*
X295300000Y-57666974D02*
X295300000Y-57500000D01*
X301969800Y-61169800D02*
X302400000Y-61600000D01*
X303200000Y-61600000D02*
X304800000Y-60000000D01*
X295300000Y-63300000D02*
X296669800Y-61930200D01*
X302400000Y-60000000D02*
X301600000Y-59200000D01*
X294890400Y-62890400D02*
X295300000Y-63300000D01*
X299169800Y-58430200D02*
X299200000Y-58400000D01*
X294238705Y-62890400D02*
X294700000Y-62890400D01*
%TO.N,+3V3*%
X308600000Y-56600000D02*
X310500000Y-56600000D01*
X310600000Y-56700000D02*
X312400000Y-56700000D01*
X310500000Y-56600000D02*
X310600000Y-56700000D01*
X312400000Y-56700000D02*
X312500000Y-56800000D01*
D52*
%TO.N,/Xilinx_FPGAs/Y2_CLK_OUT*%
X261125000Y-93410000D02*
X279687812Y-93410000D01*
X279687812Y-93410000D02*
X280498906Y-92598906D01*
%TO.N,/Xilinx_FPGAs/IO_L13P_T2_MRCC_14*%
X299020600Y-82879400D02*
X267120600Y-82879400D01*
X299200000Y-82700000D02*
X299020600Y-82879400D01*
X266750000Y-83250000D02*
X267120600Y-82879400D01*
X261125000Y-83250000D02*
X266750000Y-83250000D01*
%TO.N,/Xilinx_FPGAs/IO_L19N_T3_D25_VREF_14*%
X266700000Y-80300000D02*
X296700000Y-80300000D01*
X296700000Y-80300000D02*
X298100000Y-78900000D01*
X261125000Y-80710000D02*
X266290000Y-80710000D01*
X266290000Y-80710000D02*
X266700000Y-80300000D01*
%TO.N,/Xilinx_FPGAs/IO_L19P_T3_D26_14*%
X274600000Y-78200000D02*
X273800000Y-78200000D01*
X274600000Y-78200000D02*
X274570000Y-78170000D01*
X298000000Y-76200000D02*
X296700000Y-77500000D01*
X274570000Y-78170000D02*
X261125000Y-78170000D01*
X290900000Y-78200000D02*
X274600000Y-78200000D01*
X291600000Y-77500000D02*
X290900000Y-78200000D01*
X273800000Y-78200000D02*
X273770000Y-78170000D01*
X296700000Y-77500000D02*
X291600000Y-77500000D01*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_34*%
X262967600Y-76632400D02*
X292937600Y-76632400D01*
X258585000Y-78170000D02*
X259755000Y-77000000D01*
X262600000Y-77000000D02*
X262967600Y-76632400D01*
X259755000Y-77000000D02*
X262600000Y-77000000D01*
X292937600Y-76632400D02*
X293370000Y-76200000D01*
%TO.N,/Xilinx_FPGAs/IO_L24P_T3_34*%
X293001182Y-77076818D02*
X264376818Y-77076818D01*
X293370000Y-76708000D02*
X293001182Y-77076818D01*
%TO.N,/Xilinx_FPGAs/IO_L23N_T3_D18_14*%
X284460475Y-66006078D02*
X265293922Y-66006078D01*
X286287775Y-65300000D02*
X285166553Y-65300000D01*
X299320600Y-66279400D02*
X296974532Y-66279400D01*
X296974532Y-66279400D02*
X296395132Y-65700000D01*
X299600000Y-66000000D02*
X299320600Y-66279400D01*
X285166553Y-65300000D02*
X284460475Y-66006078D01*
X296395132Y-65700000D02*
X286687775Y-65700000D01*
X265293922Y-66006078D02*
X265000000Y-66300000D01*
X286687775Y-65700000D02*
X286287775Y-65300000D01*
%TO.N,/Xilinx_FPGAs/IO_L23P_T3_D19_14*%
X268100000Y-72300000D02*
X262300000Y-72300000D01*
X259835000Y-71800000D02*
X258585000Y-70550000D01*
X268100000Y-72300000D02*
X265162726Y-72300000D01*
X261800000Y-71800000D02*
X259835000Y-71800000D01*
X262300000Y-72300000D02*
X261800000Y-71800000D01*
X295047101Y-72300000D02*
X268100000Y-72300000D01*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_34*%
X259587400Y-67007600D02*
X258585000Y-68010000D01*
X266490722Y-66209278D02*
X265692400Y-67007600D01*
X295484268Y-66379400D02*
X295128668Y-66023800D01*
X296120600Y-66379400D02*
X295484268Y-66379400D01*
X296400000Y-66100000D02*
X296120600Y-66379400D01*
X286763568Y-66023800D02*
X286578090Y-66209278D01*
X295128668Y-66023800D02*
X286763568Y-66023800D01*
X265692400Y-67007600D02*
X259587400Y-67007600D01*
X286578090Y-66209278D02*
X266490722Y-66209278D01*
%TO.N,/Xilinx_FPGAs/IO_L21N_T3_DQS_D22_14*%
X300278800Y-66521200D02*
X300779400Y-66020600D01*
X293180000Y-66500000D02*
X295317500Y-66500000D01*
X295670300Y-66852800D02*
X300100253Y-66852800D01*
X273829700Y-66729700D02*
X292950300Y-66729700D01*
X295317500Y-66500000D02*
X295670300Y-66852800D01*
X266600000Y-67200000D02*
X267700000Y-67200000D01*
X292950300Y-66729700D02*
X293180000Y-66500000D01*
X273800000Y-66700000D02*
X273829700Y-66729700D01*
X300278800Y-66674253D02*
X300278800Y-66521200D01*
X301200000Y-65800000D02*
X301200000Y-65300000D01*
X300100253Y-66852800D02*
X300278800Y-66674253D01*
X300979400Y-66020600D02*
X301200000Y-65800000D01*
X267700000Y-67200000D02*
X268200000Y-66700000D01*
X268200000Y-66700000D02*
X273800000Y-66700000D01*
X300779400Y-66020600D02*
X300979400Y-66020600D01*
%TO.N,/Xilinx_FPGAs/IO_L21P_T3_DQS_14*%
X265634968Y-56847600D02*
X259587400Y-56847600D01*
X288279400Y-62784268D02*
X282851448Y-57356316D01*
X300400000Y-65200000D02*
X300104868Y-65200000D01*
X300104868Y-65200000D02*
X299704868Y-64800000D01*
X294100000Y-64600000D02*
X293720600Y-64979400D01*
X293720600Y-64979400D02*
X289735902Y-64979400D01*
X299704868Y-64800000D02*
X294595132Y-64800000D01*
X294395132Y-64600000D02*
X294100000Y-64600000D01*
X288279400Y-63522898D02*
X288279400Y-62784268D01*
X282851448Y-57356316D02*
X266143684Y-57356316D01*
X259587400Y-56847600D02*
X258585000Y-57850000D01*
X294595132Y-64800000D02*
X294395132Y-64600000D01*
X289735902Y-64979400D02*
X288279400Y-63522898D01*
X266143684Y-57356316D02*
X265634968Y-56847600D01*
%TO.N,/Xilinx_FPGAs/IO_L20N_T3_D23_14*%
X289769134Y-65300000D02*
X285248534Y-60779400D01*
X299600000Y-65200000D02*
X299520600Y-65120600D01*
X269279400Y-60779400D02*
X266350000Y-57850000D01*
X299520600Y-65120600D02*
X294479400Y-65120600D01*
X285248534Y-60779400D02*
X269279400Y-60779400D01*
X265716899Y-57850000D02*
X265000000Y-57133101D01*
X294300000Y-65300000D02*
X289769134Y-65300000D01*
X294479400Y-65120600D02*
X294300000Y-65300000D01*
X266350000Y-57850000D02*
X265716899Y-57850000D01*
%TO.N,/Xilinx_FPGAs/Y1_CLK_OUT_P*%
X318400000Y-72800000D02*
X325500000Y-72800000D01*
X325500000Y-72800000D02*
X325600000Y-72700000D01*
%TO.N,/Xilinx_FPGAs/IO_L3P_T0_DQS_PUDC_B_14*%
X304304868Y-62500000D02*
X304804868Y-62000000D01*
X321997547Y-62771771D02*
X322969318Y-61800000D01*
X327800000Y-60300000D02*
X331712000Y-56388000D01*
X325800000Y-61800000D02*
X327300000Y-60300000D01*
X304804868Y-62000000D02*
X307804868Y-62000000D01*
X327300000Y-60300000D02*
X327800000Y-60300000D01*
X322969318Y-61800000D02*
X325800000Y-61800000D01*
X308576639Y-62771771D02*
X321997547Y-62771771D01*
X303200000Y-62500000D02*
X304304868Y-62500000D01*
X331712000Y-56388000D02*
X331978000Y-56388000D01*
X307804868Y-62000000D02*
X308576639Y-62771771D01*
%TO.N,/Xilinx_FPGAs/IO_L3N_T0_DQS_EMCCLK_14*%
X304000000Y-63200000D02*
X304225029Y-62974971D01*
X305300000Y-62400000D02*
X306000000Y-62400000D01*
X329768947Y-58928000D02*
X330200000Y-58928000D01*
X308800000Y-62974971D02*
X325721976Y-62974971D01*
X306574971Y-62974971D02*
X308800000Y-62974971D01*
X304620600Y-62579400D02*
X304900000Y-62579400D01*
X325721976Y-62974971D02*
X329768947Y-58928000D01*
X304900000Y-62579400D02*
X305053626Y-62579400D01*
X305233026Y-62400000D02*
X305300000Y-62400000D01*
X304225029Y-62974971D02*
X304620600Y-62579400D01*
X305053626Y-62579400D02*
X305233026Y-62400000D01*
X306000000Y-62400000D02*
X306574971Y-62974971D01*
%TO.N,/Xilinx_FPGAs/FLASH_SPI_DQ3*%
X308830053Y-64879400D02*
X309067200Y-64642253D01*
X317596900Y-64679400D02*
X322617500Y-69700000D01*
X305600000Y-64000000D02*
X306479400Y-64879400D01*
X322617500Y-69700000D02*
X327700000Y-69700000D01*
X309067200Y-64389747D02*
X309245747Y-64211200D01*
X311684268Y-64679400D02*
X317596900Y-64679400D01*
X306479400Y-64879400D02*
X308830053Y-64879400D01*
X311216068Y-64211200D02*
X311684268Y-64679400D01*
X309245747Y-64211200D02*
X311216068Y-64211200D01*
X309067200Y-64642253D02*
X309067200Y-64389747D01*
%TO.N,/Xilinx_FPGAs/IO_L11P_T1_SRCC_14*%
X306872367Y-67467499D02*
X312167499Y-67467499D01*
X306242167Y-66478222D02*
X306242167Y-66837299D01*
X306242167Y-66837299D02*
X306872367Y-67467499D01*
X312167499Y-67467499D02*
X315800000Y-71100000D01*
X315800000Y-71100000D02*
X329900000Y-71100000D01*
%TO.N,/Xilinx_FPGAs/IO_L4P_T0_D04_14*%
X324686600Y-63320600D02*
X325374000Y-64008000D01*
X305300000Y-62800000D02*
X305513282Y-62800000D01*
X306033882Y-63320600D02*
X324686600Y-63320600D01*
X305513282Y-62800000D02*
X306033882Y-63320600D01*
%TO.N,/Xilinx_FPGAs/IO_L14N_T2_SRCC_14*%
X315600000Y-71700000D02*
X319400000Y-71700000D01*
X312279400Y-68379400D02*
X315000000Y-71100000D01*
X328400000Y-71700000D02*
X328500000Y-71600000D01*
X303600000Y-66100000D02*
X304174947Y-66100000D01*
X304174947Y-66100000D02*
X306534947Y-68460000D01*
X311319400Y-68460000D02*
X311400000Y-68379400D01*
X339200000Y-65100000D02*
X341935000Y-65100000D01*
X319400000Y-71700000D02*
X328400000Y-71700000D01*
X306534947Y-68460000D02*
X311319400Y-68460000D01*
X311400000Y-68379400D02*
X312020600Y-68379400D01*
X338800000Y-64700000D02*
X339200000Y-65100000D01*
X315000000Y-71100000D02*
X315600000Y-71700000D01*
X329000000Y-64800000D02*
X329100000Y-64700000D01*
X341935000Y-65100000D02*
X343165000Y-63870000D01*
X329100000Y-64700000D02*
X338800000Y-64700000D01*
X311400000Y-68379400D02*
X312279400Y-68379400D01*
X319400000Y-71700000D02*
X319600000Y-71700000D01*
%TO.N,/Xilinx_FPGAs/IO_L16N_T2_D31_14*%
X306536400Y-68900000D02*
X311700000Y-68900000D01*
X329303200Y-71400000D02*
X328800000Y-71903200D01*
X311700000Y-68900000D02*
X314703200Y-71903200D01*
X302900000Y-66100000D02*
X303643953Y-66843953D01*
X304480353Y-66843953D02*
X306536400Y-68900000D01*
X314703200Y-71903200D02*
X328800000Y-71903200D01*
X303643953Y-66843953D02*
X304480353Y-66843953D01*
X329600000Y-71400000D02*
X329303200Y-71400000D01*
%TO.N,/Xilinx_FPGAs/IO_L25_14*%
X306296800Y-63703200D02*
X306200000Y-63800000D01*
X303200000Y-63300000D02*
X302400000Y-63300000D01*
X304700000Y-63800000D02*
X304500000Y-63600000D01*
X305920600Y-63720600D02*
X305379400Y-63720600D01*
X305379400Y-63720600D02*
X305300000Y-63800000D01*
X306200000Y-63800000D02*
X306000000Y-63800000D01*
X306000000Y-63800000D02*
X305920600Y-63720600D01*
X304500000Y-63600000D02*
X303500000Y-63600000D01*
X322292868Y-69088000D02*
X316908068Y-63703200D01*
X316908068Y-63703200D02*
X306296800Y-63703200D01*
X303500000Y-63600000D02*
X303200000Y-63300000D01*
X305300000Y-63800000D02*
X304700000Y-63800000D01*
%TO.N,/Xilinx_FPGAs/IO_L16P_T2_D31_14*%
X329300000Y-74500000D02*
X329900000Y-73900000D01*
X305790100Y-74500000D02*
X329300000Y-74500000D01*
%TO.N,/Xilinx_FPGAs/IO_L10P_T1_D14_14*%
X306302575Y-65709100D02*
X306245377Y-65651902D01*
X329100000Y-70079100D02*
X322579100Y-70079100D01*
X319600000Y-67100000D02*
X314900000Y-67100000D01*
X322579100Y-70079100D02*
X319600000Y-67100000D01*
X314900000Y-67100000D02*
X313509100Y-65709100D01*
X313509100Y-65709100D02*
X306302575Y-65709100D01*
%TO.N,/Xilinx_FPGAs/IO_L8N_T1_D12_14*%
X320800000Y-75600000D02*
X328800000Y-75600000D01*
X329216000Y-75184000D02*
X331216000Y-75184000D01*
X305801832Y-65989200D02*
X310022672Y-65989200D01*
X305107832Y-65295200D02*
X305801832Y-65989200D01*
X310022672Y-65989200D02*
X311341372Y-67307900D01*
X312233608Y-67307900D02*
X313325708Y-68400000D01*
X313325708Y-68400000D02*
X319700000Y-68400000D01*
X328800000Y-75600000D02*
X329216000Y-75184000D01*
X304500000Y-65300000D02*
X304504800Y-65295200D01*
X304504800Y-65295200D02*
X305107832Y-65295200D01*
X311341372Y-67307900D02*
X312233608Y-67307900D01*
%TO.N,/Xilinx_FPGAs/IO_L14P_T2_SRCC_14*%
X327000000Y-77800000D02*
X328346000Y-77800000D01*
X326400000Y-78400000D02*
X327000000Y-77800000D01*
X328346000Y-77800000D02*
X328422000Y-77724000D01*
X304200000Y-78400000D02*
X321200000Y-78400000D01*
X321200000Y-78400000D02*
X326400000Y-78400000D01*
X321200000Y-78400000D02*
X323800000Y-78400000D01*
%TO.N,/Xilinx_FPGAs/IO_L15N_T2_DQS_DOUT_CSO_B_14*%
X330590000Y-80400000D02*
X330708000Y-80518000D01*
X302997100Y-71100000D02*
X302971200Y-71125900D01*
X302971200Y-78691700D02*
X304679500Y-80400000D01*
X302971200Y-71125900D02*
X302971200Y-71500000D01*
X302971200Y-71247747D02*
X302971200Y-71500000D01*
X302971200Y-71500000D02*
X302971200Y-78691700D01*
X304679500Y-80400000D02*
X330590000Y-80400000D01*
%TO.N,/Xilinx_FPGAs/IO_L15P_T2_DQS_RDWR_B_14*%
X304000000Y-81200000D02*
X327100000Y-81200000D01*
X327100000Y-81200000D02*
X327600000Y-81700000D01*
%TO.N,/Xilinx_FPGAs/IO_L9P_T1_DQS_14*%
X313400000Y-88300000D02*
X312600000Y-88300000D01*
X312600000Y-88300000D02*
X311900000Y-87600000D01*
X332994000Y-87630000D02*
X331170000Y-87630000D01*
X331170000Y-87630000D02*
X330500000Y-88300000D01*
X311600000Y-69700000D02*
X306600000Y-69700000D01*
X330500000Y-88300000D02*
X313400000Y-88300000D01*
%TO.N,/Xilinx_FPGAs/IO_L8P_T1_D11_14*%
X313881100Y-65100000D02*
X315100000Y-66318900D01*
X311800000Y-65100000D02*
X311900000Y-65100000D01*
X315500000Y-89100000D02*
X332432000Y-89100000D01*
X304900000Y-64800000D02*
X305200000Y-65100000D01*
X305200000Y-65100000D02*
X311800000Y-65100000D01*
X311800000Y-65100000D02*
X313881100Y-65100000D01*
X332432000Y-89100000D02*
X333756000Y-90424000D01*
%TO.N,/Xilinx_FPGAs/IO_L13N_T2_MRCC_14*%
X303000000Y-66600000D02*
X303000000Y-69665300D01*
X302400000Y-65600000D02*
X302400000Y-66000000D01*
X303000000Y-69665300D02*
X302340000Y-70325300D01*
X302340000Y-98240000D02*
X303400000Y-99300000D01*
X302340000Y-70325300D02*
X302340000Y-98240000D01*
X302400000Y-66000000D02*
X303000000Y-66600000D01*
D50*
%TO.N,/Xilinx_FPGAs/IO_L2N_TO_34*%
X289000000Y-29935000D02*
X287645000Y-31290000D01*
X289000000Y-26600000D02*
X289000000Y-29935000D01*
X319900000Y-25500000D02*
X290100000Y-25500000D01*
X290100000Y-25500000D02*
X289000000Y-26600000D01*
X322200000Y-23200000D02*
X319900000Y-25500000D01*
%TO.N,/Xilinx_FPGAs/IO_L5P_TO_34*%
X308800000Y-24000000D02*
X302000000Y-24000000D01*
X278600000Y-25800000D02*
X278600000Y-30175000D01*
X320200000Y-23300000D02*
X309500000Y-23300000D01*
X278600000Y-30175000D02*
X277485000Y-31290000D01*
X300900000Y-25100000D02*
X279300000Y-25100000D01*
X302000000Y-24000000D02*
X300900000Y-25100000D01*
X309500000Y-23300000D02*
X308800000Y-24000000D01*
X279300000Y-25100000D02*
X278600000Y-25800000D01*
D53*
%TO.N,+1V8*%
X296600000Y-72900000D02*
X298800000Y-72900000D01*
X299200000Y-64000000D02*
X300100000Y-64000000D01*
X301853600Y-67457295D02*
X298910895Y-70400000D01*
X301530200Y-66002826D02*
X301252552Y-66280474D01*
X298900000Y-70400000D02*
X298900000Y-72800000D01*
X296500000Y-70400000D02*
X296500000Y-71600000D01*
X301252552Y-66280474D02*
X301252552Y-66561657D01*
X298900000Y-72800000D02*
X298800000Y-72900000D01*
X301252552Y-66561657D02*
X301853600Y-67162705D01*
X300366974Y-64000000D02*
X301530200Y-65163226D01*
X296500000Y-70400000D02*
X298900000Y-70400000D01*
X296600000Y-72900000D02*
X296600000Y-71700000D01*
X301853600Y-67162705D02*
X301853600Y-67457295D01*
X301530200Y-65163226D02*
X301530200Y-66002826D01*
X296600000Y-71700000D02*
X296500000Y-71600000D01*
X298910895Y-70400000D02*
X298900000Y-70400000D01*
X300100000Y-64000000D02*
X300366974Y-64000000D01*
D52*
%TO.N,Net-(U1C-IO_L6P_T0_FCS_B_14)*%
X301900000Y-79900500D02*
X301300500Y-80500000D01*
X301900000Y-70000000D02*
X301900000Y-79900500D01*
X302600000Y-69300000D02*
X301900000Y-70000000D01*
X301900000Y-65400000D02*
X301900000Y-66409232D01*
X301900000Y-66409232D02*
X302590768Y-67100000D01*
X303200000Y-64100000D02*
X301900000Y-65400000D01*
X302600000Y-67100000D02*
X302600000Y-69300000D01*
X302590768Y-67100000D02*
X302600000Y-67100000D01*
%TD*%
M02*
