{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernelV2.B0"
        , "id":2
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":15
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":162
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"16X Partially unrolled kernelV2.B1"
        , "id":3
        , "start":"2"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":16
            , "start":"2"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv2s_c0_enter11_zts8kernelv2_90_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"15"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":504
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"5"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":505
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":507
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":509
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"6"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":510
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":511
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":513
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":515
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":516
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":518
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":520
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":522
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":526
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":521
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":523
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":529
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":531
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":536
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":530
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":532
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":533
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":673
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":674
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":539
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":541
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":547
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":540
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":542
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":543
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":544
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":672
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":675
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":550
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":552
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":558
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":551
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":553
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":554
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":555
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":671
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":676
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":561
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":563
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":569
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":562
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":564
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":565
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":566
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":670
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":677
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":572
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"8 (0x8)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":574
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":580
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":573
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":575
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":576
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":577
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":669
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":678
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":583
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":585
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":591
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":584
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":586
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":587
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":588
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":668
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":679
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":594
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"10 (0xA)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":596
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":602
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":595
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":597
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":598
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":599
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":667
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":680
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":605
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"11 (0xB)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":607
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":613
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":606
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":608
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":609
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":610
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":666
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":681
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":616
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"12 (0xC)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":618
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":624
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":617
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":619
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":620
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":621
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":665
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":682
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":627
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":629
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":635
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":628
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":630
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":631
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":632
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":664
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":683
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":638
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"14 (0xE)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":640
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":646
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":639
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":641
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":642
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":643
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":663
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":684
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":649
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":651
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":657
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"32"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":650
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":652
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":653
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":654
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":662
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":685
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":660
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"16 (0x10)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":661
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":686
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":506
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"15"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":512
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":517
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":508
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"15"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":514
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":519
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":524
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":525
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":527
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":528
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":534
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":535
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":537
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":538
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":545
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":546
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":548
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":549
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":556
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":557
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":559
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":560
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":567
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":568
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":570
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":571
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":578
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":579
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":581
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":582
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":589
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":590
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":592
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":593
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":600
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":601
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":603
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":604
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":611
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":612
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":614
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":615
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":622
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":623
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":625
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":626
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":633
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":634
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":636
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":637
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":644
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":645
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":647
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":648
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":655
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":656
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":658
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":151
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":659
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":497
                , "start":"13"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV2.B12"
        , "id":14
        , "start":"17"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 14"
            , "id":495
            , "start":"17"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv2s_c0_enter430_zts8kernelv2_6420_0gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_iterations"
                , "id":962
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":963
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":970
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":964
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":965
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":966
                , "start":"17"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":967
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":968
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":969
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":971
                , "start":"17"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":960
                , "start":"21"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV2.B3"
        , "id":5
        , "start":"25"
        , "end":"928"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":18
            , "start":"921"
            , "end":"922"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"896"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":148
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 1"
            , "id":17
            , "start":"25"
            , "end":"34"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body14_i_zts8kernelv2s_c0_enter29110_zts8kernelv2_1193_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'chunk_offset,chunk_offset,i_cnt_const,i_cnt'"
                , "id":699
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'chunk_offset,chunk_offset,i_cnt_const,i_cnt'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"128"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":701
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":714
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":710
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":706
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":702
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":176
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":721
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":698
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":700
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":719
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":703
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":704
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":705
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":707
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":708
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":709
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":711
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":712
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":713
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":715
                , "start":"25"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":716
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":717
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":691
                , "start":"30"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"320"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":22
            , "start":"34"
            , "end":"922"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"888"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":21
            , "start":"34"
            , "end":"922"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"888"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":20
            , "start":"34"
            , "end":"922"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"888"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":19
            , "start":"34"
            , "end":"922"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"888"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":547
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 2"
            , "id":23
            , "start":"922"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body14_i_zts8kernelv2s_c1_enter_zts8kernelv2_1193_9gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"897"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Dest"
                , "id":726
                , "start":"923"
                , "end":"923"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"898"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":727
                , "start":"923"
                , "end":"924"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"8192 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"898"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":184
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":724
                , "start":"924"
                , "end":"928"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"899"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV2.B5"
        , "id":7
        , "start":"928"
        , "end":"942"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":29
            , "start":"928"
            , "end":"941"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body46_i_zts8kernelv2s_c0_enter29912_zts8kernelv2_1812_4gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"workingData"
                , "id":738
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"workingData"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":739
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":762
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":736
                , "start":"936"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"16"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":737
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"16-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":741
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"2"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":740
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":742
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":743
                , "start":"932"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":196
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":753
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":754
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":755
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":750
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":751
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":752
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":747
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":748
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":749
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":744
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":745
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":746
                , "start":"937"
                , "end":"937"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"96 (0x60)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":756
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":761
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"3-bit Integer Add"
                    , "Constant Operand":"-1 (0x7)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":729
                , "start":"937"
                , "end":"941"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"736"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"wg.limiter.enter"
            , "id":30
            , "start":"941"
            , "end":"942"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"wg.limiter.enter"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV2.B7"
        , "id":9
        , "start":"942"
        , "end":"963"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":48
            , "start":"942"
            , "end":"963"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body52_i_zts8kernelv2s_c0_enter33213_zts8kernelv2_2232_14"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"21"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'p'"
                , "id":779
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'p'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":780
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"8"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":786
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":799
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":205
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":801
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":803
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":805
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":809
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":781
                , "start":"947"
                , "end":"947"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":782
                , "start":"947"
                , "end":"947"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"224"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":783
                , "start":"947"
                , "end":"948"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":784
                , "start":"947"
                , "end":"947"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"256"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":785
                , "start":"947"
                , "end":"948"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":787
                , "start":"948"
                , "end":"948"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":788
                , "start":"948"
                , "end":"955"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"1300000077 (0x4D7C6D4D)"
                    , "Max Fanout":"72"
                    , "Start Cycle":"6"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
                , "id":789
                , "start":"956"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
                    , "Max Fanout":"72"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":790
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":791
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":213
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":792
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1008 (0x3F0)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":813
                , "start":"959"
                , "end":"959"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":793
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":772
                , "start":"959"
                , "end":"963"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1552"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV2.B8"
        , "id":10
        , "start":"963"
        , "end":"992"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"FFwd Dest"
            , "id":82
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":81
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":80
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":79
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":78
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":77
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":76
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":75
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":74
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":73
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":72
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":71
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":70
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":69
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":68
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":67
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":66
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":65
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":172
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"countVec"
            , "id":140
            , "start":"968"
            , "end":"969"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"countVec"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":293
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"hashVec"
            , "id":139
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"hashVec"
                , "Max Fanout":"16"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'remainder'"
            , "id":84
            , "start":"972"
            , "end":"973"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'remainder'"
                , "Max Fanout":"12"
                , "Start Cycle":"9"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":213
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":87
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":88
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":89
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":90
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":91
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":92
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":93
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":94
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":95
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":96
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":97
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":98
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":99
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":100
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":101
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":591
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'aligned_start'"
            , "id":85
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'aligned_start'"
                , "Max Fanout":"17"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":214
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":121
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":156
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":188
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":102
            , "start":"970"
            , "end":"970"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"-803 (0xFFFFFCDD)"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":222
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":119
            , "start":"971"
            , "end":"972"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":123
            , "start":"972"
            , "end":"973"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"15"
                , "Start Cycle":"9"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":141
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":172
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":220
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":252
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":142
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":173
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":143
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":174
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":144
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":175
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":145
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":176
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":146
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":177
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":147
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":178
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":148
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":179
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":149
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":180
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":150
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":181
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":151
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":182
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":152
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":183
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":153
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":184
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":154
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":185
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":155
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":186
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":204
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":120
            , "start":"972"
            , "end":"973"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"9"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":103
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":124
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":157
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":190
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":222
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":254
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":268
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":104
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"2 (0x2)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":125
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":158
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":192
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":224
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":267
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":276
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":284
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":105
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"3 (0x3)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":126
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":159
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":194
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":226
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":275
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":282
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":283
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":289
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":290
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":106
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":127
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":160
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":196
            , "start":"974"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":228
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":281
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":288
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":296
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":297
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":107
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"5 (0x5)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":128
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":161
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":198
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":230
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":287
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":294
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":302
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":295
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":303
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":304
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":108
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"6 (0x6)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":129
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":162
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":200
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":232
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":293
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":301
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":311
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":312
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":109
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"7 (0x7)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":130
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":163
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":202
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":234
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":300
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"4"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":309
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":310
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":317
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":318
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":110
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"8 (0x8)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":131
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":164
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":204
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":236
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":308
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":316
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":324
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":325
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":315
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":111
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"9 (0x9)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":132
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":165
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":206
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":238
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":314
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":322
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":330
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":342
            , "start":"978"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":323
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":331
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":332
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":256
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":112
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"10 (0xA)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":133
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":166
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":208
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":240
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":321
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":329
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":343
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":113
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"11 (0xB)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":134
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":167
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":210
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":242
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":328
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":340
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":341
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":349
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":350
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":258
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":270
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":114
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"12 (0xC)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":135
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":168
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":212
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":244
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":339
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"4"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":346
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"3"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":359
            , "start":"979"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":358
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":347
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":357
            , "start":"979"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":115
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"13 (0xD)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":136
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":169
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":214
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":246
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":261
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":348
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":260
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":116
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"14 (0xE)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":137
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":170
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":216
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":248
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":262
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":356
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":360
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":117
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":138
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":171
            , "start":"966"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":398
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":218
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":250
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":265
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":355
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":361
            , "start":"979"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":362
            , "start":"980"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":363
            , "start":"980"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":364
            , "start":"981"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":365
            , "start":"981"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"18"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":264
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":272
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":278
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":307
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":118
            , "start":"979"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"16 (0x10)"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":222
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":122
            , "start":"980"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":303
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":86
            , "start":"964"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":83
            , "start":"973"
            , "end":"974"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"17"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":187
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":219
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":251
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":189
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":221
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":253
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":273
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":191
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":223
            , "start":"975"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":266
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":279
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":193
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":225
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":274
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":285
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":195
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":227
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":280
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":291
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":197
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":229
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":286
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":298
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":199
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":231
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":292
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":201
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":233
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":299
            , "start":"977"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":203
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":235
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":205
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":237
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":255
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":207
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":239
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":209
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":241
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":257
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":269
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":211
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":243
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":213
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":245
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":259
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":215
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":247
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":217
            , "start":"974"
            , "end":"975"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":249
            , "start":"975"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 6"
            , "id":306
            , "start":"977"
            , "end":"984"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c3_in_while_cond_i_zts8kernelv2s_c3_enter14_zts8kernelv2_2637_317"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"14"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":819
                , "start":"977"
                , "end":"977"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":821
                , "start":"977"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":823
                , "start":"978"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":825
                , "start":"978"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":827
                , "start":"978"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":818
                , "start":"977"
                , "end":"977"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":820
                , "start":"977"
                , "end":"977"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":822
                , "start":"977"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":824
                , "start":"978"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":826
                , "start":"978"
                , "end":"978"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":828
                , "start":"978"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":817
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":829
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":830
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":831
                , "start":"979"
                , "end":"980"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":832
                , "start":"980"
                , "end":"980"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":268
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":815
                , "start":"980"
                , "end":"984"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":320
            , "start":"984"
            , "end":"984"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"36"
                , "Start Cycle":"21"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":263
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":271
            , "start":"976"
            , "end":"976"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":277
            , "start":"976"
            , "end":"977"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":305
            , "start":"977"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":313
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":319
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":327
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":268
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 7"
            , "id":334
            , "start":"980"
            , "end":"984"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_zts8kernelv2s_c1_enter365_zts8kernelv2_2637_348"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"17"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Xor"
                , "id":835
                , "start":"980"
                , "end":"980"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":268
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":833
                , "start":"980"
                , "end":"984"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 9"
            , "id":366
            , "start":"984"
            , "end":"991"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv2s_c0_enter375_zts8kernelv2_2637_390"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"21"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":857
                , "start":"984"
                , "end":"984"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":858
                , "start":"984"
                , "end":"985"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":268
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":859
                , "start":"985"
                , "end":"985"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":860
                , "start":"985"
                , "end":"985"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":268
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":861
                , "start":"985"
                , "end":"986"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":862
                , "start":"986"
                , "end":"986"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":863
                , "start":"986"
                , "end":"987"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":855
                , "start":"987"
                , "end":"991"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":335
            , "start":"981"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":213
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 8"
            , "id":345
            , "start":"978"
            , "end":"986"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_while_cond_i_zts8kernelv2s_c2_enter_zts8kernelv2_2637_361"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"15"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":850
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":848
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":846
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":840
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":852
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":844
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":842
                , "start":"979"
                , "end":"979"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":172
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":836
                , "start":"982"
                , "end":"986"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":336
            , "start":"981"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":214
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":337
            , "start":"981"
            , "end":"981"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":303
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":344
            , "start":"981"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":214
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":326
            , "start":"978"
            , "end":"978"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":333
            , "start":"978"
            , "end":"979"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":367
            , "start":"981"
            , "end":"988"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":292
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV2.B9"
        , "id":11
        , "start":"992"
        , "end":"992"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV2.B6"
        , "id":8
        , "start":"992"
        , "end":"998"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":34
            , "start":"992"
            , "end":"998"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup51_i_zts8kernelv2s_c0_enter325_zts8kernelv2_2171_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"wg.limiter.exit"
                , "id":770
                , "start":"993"
                , "end":"994"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"wg.limiter.exit"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":768
                , "start":"994"
                , "end":"998"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV2.B4"
        , "id":6
        , "start":"998"
        , "end":"999"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV2.B2"
        , "id":4
        , "start":"999"
        , "end":"999"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"16X Partially unrolled kernelV2.B10"
        , "id":12
        , "start":"999"
        , "end":"1245"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"'i'"
            , "id":379
            , "start":"1000"
            , "end":"1001"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'i'"
                , "Max Fanout":"6"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":382
            , "start":"1001"
            , "end":"1001"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"3 (0x3)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":396
            , "start":"1001"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"5"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":410
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":383
            , "start":"1001"
            , "end":"1001"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":397
            , "start":"1001"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":411
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":424
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":423
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":427
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":384
            , "start":"1001"
            , "end":"1001"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"5 (0x5)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":398
            , "start":"1001"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":412
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":425
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":429
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":428
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":433
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":385
            , "start":"1001"
            , "end":"1001"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"6 (0x6)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":399
            , "start":"1001"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":413
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":426
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":431
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":434
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":441
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":386
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"7 (0x7)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":400
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":414
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":430
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":435
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":437
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":438
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":449
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":387
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"8 (0x8)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":401
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":415
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":432
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":439
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":442
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":458
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":388
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"9 (0x9)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":402
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":416
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":436
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":443
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":445
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":454
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":446
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":465
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":389
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"10 (0xA)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":403
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":417
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":440
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":447
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":450
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":470
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":390
            , "start":"1002"
            , "end":"1002"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"11 (0xB)"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":404
            , "start":"1002"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":418
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":444
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":451
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":453
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":455
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":472
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":391
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"12 (0xC)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":405
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":419
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":448
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":456
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":459
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":474
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":392
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"13 (0xD)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":406
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":420
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":452
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":460
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":462
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":468
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":471
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":463
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":476
            , "start":"1005"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":393
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"14 (0xE)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":407
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":421
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":457
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":464
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":466
            , "start":"1005"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":478
            , "start":"1006"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":394
            , "start":"1003"
            , "end":"1003"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":408
            , "start":"1003"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":422
            , "start":"1004"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":461
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":467
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":473
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":475
            , "start":"1005"
            , "end":"1005"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 12"
            , "id":477
            , "start":"1005"
            , "end":"1058"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body118_i_zts8kernelv2s_c1_enter405_zts8kernelv2_4546_108"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"6"
                , "Cluster Latency":"53"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"bit.shuffle"
                , "id":942
                , "start":"1054"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"13"
                    , "Start Cycle":"55"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":939
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":944
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":935
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":936
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":937
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":938
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":931
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":932
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":933
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":934
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":927
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":928
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":929
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":930
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":923
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":924
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":925
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":926
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":919
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":920
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":921
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":922
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":915
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":916
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":917
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":918
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":911
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":912
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":913
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":914
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":907
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":908
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":909
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":910
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":903
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":904
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":905
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":906
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":899
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":900
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":901
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":902
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":895
                , "start":"1005"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"44"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":896
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":897
                , "start":"1005"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"6"
                    , "Latency":"47"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":898
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":887
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":888
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":891
                , "start":"1049"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":892
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":940
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":941
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":945
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":943
                , "start":"1052"
                , "end":"1053"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":882
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":883
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":884
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":885
                , "start":"1049"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":886
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":873
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":874
                , "start":"1049"
                , "end":"1049"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":875
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":878
                , "start":"1049"
                , "end":"1052"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":879
                , "start":"1052"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"53"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":876
                , "start":"999"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"55"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":877
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":880
                , "start":"999"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"55"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":881
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":889
                , "start":"999"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"55"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":890
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":893
                , "start":"999"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"55"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":894
                , "start":"1049"
                , "end":"1054"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"57"
                    , "Start Cycle":"50"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":871
                , "start":"1054"
                , "end":"1058"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"55"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"1488"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":469
            , "start":"1005"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":479
            , "start":"1006"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":395
            , "start":"1004"
            , "end":"1004"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"16 (0x10)"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":409
            , "start":"1005"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":319
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":480
            , "start":"1006"
            , "end":"1006"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 13"
            , "id":483
            , "start":"1006"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body118_i_zts8kernelv2s_c0_enter417_zts8kernelv2_4546_117"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"7"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":948
                , "start":"1007"
                , "end":"1007"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":949
                , "start":"1007"
                , "end":"1007"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":950
                , "start":"1007"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":953
                , "start":"1007"
                , "end":"1010"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":954
                , "start":"1010"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":951
                , "start":"999"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"13"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":952
                , "start":"1007"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"8"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":955
                , "start":"999"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"13"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":956
                , "start":"1007"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"8"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":946
                , "start":"1012"
                , "end":"1016"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"200"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Global variable"
            , "id":377
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":321
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":375
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":378
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":321
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 11"
            , "id":381
            , "start":"1012"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c3_in_for_body118_i_zts8kernelv2s_c3_enter394_zts8kernelv2_4546_10"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"13"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":870
                , "start":"1012"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":868
                , "start":"1012"
                , "end":"1016"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":485
            , "start":"1016"
            , "end":"1058"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"17"
                , "Latency":"42"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":321
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":488
            , "start":"1058"
            , "end":"1244"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"64 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"59"
                , "Latency":"186"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":321
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":489
            , "start":"1058"
            , "end":"1237"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"59"
                , "Latency":"179"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":321
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":376
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 10"
            , "id":380
            , "start":"1012"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_for_body118_i_zts8kernelv2s_c2_enter3869_zts8kernelv2_4546_7gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"13"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":867
                , "start":"1012"
                , "end":"1012"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                      , "line":320
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":865
                , "start":"1012"
                , "end":"1016"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":484
            , "start":"1016"
            , "end":"1058"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"17"
                , "Latency":"42"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":486
            , "start":"1058"
            , "end":"1244"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"64 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"59"
                , "Latency":"186"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":487
            , "start":"1058"
            , "end":"1237"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"59"
                , "Latency":"179"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v2/kernel.cpp"
                  , "line":320
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV2.B11"
        , "id":13
        , "start":"1245"
        , "end":"1246"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":2
        , "to":3
      }
      , {
        "from":3
        , "to":14
      }
      , {
        "from":504
        , "to":507
      }
      , {
        "from":504
        , "to":505
      }
      , {
        "from":505
        , "to":506
      }
      , {
        "from":507
        , "to":508
      }
      , {
        "from":509
        , "to":660
      }
      , {
        "from":509
        , "to":649
      }
      , {
        "from":509
        , "to":638
      }
      , {
        "from":509
        , "to":627
      }
      , {
        "from":509
        , "to":616
      }
      , {
        "from":509
        , "to":605
      }
      , {
        "from":509
        , "to":594
      }
      , {
        "from":509
        , "to":583
      }
      , {
        "from":509
        , "to":572
      }
      , {
        "from":509
        , "to":561
      }
      , {
        "from":509
        , "to":550
      }
      , {
        "from":509
        , "to":539
      }
      , {
        "from":509
        , "to":529
      }
      , {
        "from":509
        , "to":520
      }
      , {
        "from":509
        , "to":515
      }
      , {
        "from":509
        , "to":510
      }
      , {
        "from":510
        , "to":513
      }
      , {
        "from":510
        , "to":511
      }
      , {
        "from":511
        , "to":512
      }
      , {
        "from":513
        , "to":514
      }
      , {
        "from":515
        , "to":518
      }
      , {
        "from":515
        , "to":516
      }
      , {
        "from":516
        , "to":517
      }
      , {
        "from":518
        , "to":519
      }
      , {
        "from":520
        , "to":521
      }
      , {
        "from":520
        , "to":526
      }
      , {
        "from":520
        , "to":522
      }
      , {
        "from":522
        , "to":525
      }
      , {
        "from":526
        , "to":528
      }
      , {
        "from":521
        , "to":674
      }
      , {
        "from":521
        , "to":543
      }
      , {
        "from":521
        , "to":532
      }
      , {
        "from":521
        , "to":523
      }
      , {
        "from":523
        , "to":527
      }
      , {
        "from":523
        , "to":524
      }
      , {
        "from":523
        , "to":673
      }
      , {
        "from":529
        , "to":530
      }
      , {
        "from":529
        , "to":536
      }
      , {
        "from":529
        , "to":531
      }
      , {
        "from":531
        , "to":535
      }
      , {
        "from":536
        , "to":538
      }
      , {
        "from":530
        , "to":673
      }
      , {
        "from":530
        , "to":542
      }
      , {
        "from":530
        , "to":532
      }
      , {
        "from":532
        , "to":554
      }
      , {
        "from":532
        , "to":533
      }
      , {
        "from":533
        , "to":537
      }
      , {
        "from":533
        , "to":534
      }
      , {
        "from":533
        , "to":672
      }
      , {
        "from":673
        , "to":674
      }
      , {
        "from":674
        , "to":675
      }
      , {
        "from":539
        , "to":540
      }
      , {
        "from":539
        , "to":547
      }
      , {
        "from":539
        , "to":541
      }
      , {
        "from":541
        , "to":546
      }
      , {
        "from":547
        , "to":549
      }
      , {
        "from":540
        , "to":672
      }
      , {
        "from":540
        , "to":553
      }
      , {
        "from":540
        , "to":542
      }
      , {
        "from":542
        , "to":543
      }
      , {
        "from":543
        , "to":565
      }
      , {
        "from":543
        , "to":544
      }
      , {
        "from":544
        , "to":548
      }
      , {
        "from":544
        , "to":545
      }
      , {
        "from":544
        , "to":671
      }
      , {
        "from":672
        , "to":675
      }
      , {
        "from":675
        , "to":676
      }
      , {
        "from":550
        , "to":551
      }
      , {
        "from":550
        , "to":558
      }
      , {
        "from":550
        , "to":552
      }
      , {
        "from":552
        , "to":557
      }
      , {
        "from":558
        , "to":560
      }
      , {
        "from":551
        , "to":671
      }
      , {
        "from":551
        , "to":564
      }
      , {
        "from":551
        , "to":553
      }
      , {
        "from":553
        , "to":554
      }
      , {
        "from":554
        , "to":576
      }
      , {
        "from":554
        , "to":555
      }
      , {
        "from":555
        , "to":559
      }
      , {
        "from":555
        , "to":556
      }
      , {
        "from":555
        , "to":670
      }
      , {
        "from":671
        , "to":676
      }
      , {
        "from":676
        , "to":677
      }
      , {
        "from":561
        , "to":562
      }
      , {
        "from":561
        , "to":569
      }
      , {
        "from":561
        , "to":563
      }
      , {
        "from":563
        , "to":568
      }
      , {
        "from":569
        , "to":571
      }
      , {
        "from":562
        , "to":670
      }
      , {
        "from":562
        , "to":575
      }
      , {
        "from":562
        , "to":564
      }
      , {
        "from":564
        , "to":565
      }
      , {
        "from":565
        , "to":587
      }
      , {
        "from":565
        , "to":566
      }
      , {
        "from":566
        , "to":570
      }
      , {
        "from":566
        , "to":567
      }
      , {
        "from":566
        , "to":669
      }
      , {
        "from":670
        , "to":677
      }
      , {
        "from":677
        , "to":678
      }
      , {
        "from":572
        , "to":573
      }
      , {
        "from":572
        , "to":580
      }
      , {
        "from":572
        , "to":574
      }
      , {
        "from":574
        , "to":579
      }
      , {
        "from":580
        , "to":582
      }
      , {
        "from":573
        , "to":669
      }
      , {
        "from":573
        , "to":586
      }
      , {
        "from":573
        , "to":575
      }
      , {
        "from":575
        , "to":576
      }
      , {
        "from":576
        , "to":598
      }
      , {
        "from":576
        , "to":577
      }
      , {
        "from":577
        , "to":581
      }
      , {
        "from":577
        , "to":578
      }
      , {
        "from":577
        , "to":668
      }
      , {
        "from":669
        , "to":678
      }
      , {
        "from":678
        , "to":679
      }
      , {
        "from":583
        , "to":584
      }
      , {
        "from":583
        , "to":591
      }
      , {
        "from":583
        , "to":585
      }
      , {
        "from":585
        , "to":590
      }
      , {
        "from":591
        , "to":593
      }
      , {
        "from":584
        , "to":668
      }
      , {
        "from":584
        , "to":597
      }
      , {
        "from":584
        , "to":586
      }
      , {
        "from":586
        , "to":587
      }
      , {
        "from":587
        , "to":609
      }
      , {
        "from":587
        , "to":588
      }
      , {
        "from":588
        , "to":592
      }
      , {
        "from":588
        , "to":589
      }
      , {
        "from":588
        , "to":667
      }
      , {
        "from":668
        , "to":679
      }
      , {
        "from":679
        , "to":680
      }
      , {
        "from":594
        , "to":595
      }
      , {
        "from":594
        , "to":602
      }
      , {
        "from":594
        , "to":596
      }
      , {
        "from":596
        , "to":601
      }
      , {
        "from":602
        , "to":604
      }
      , {
        "from":595
        , "to":667
      }
      , {
        "from":595
        , "to":608
      }
      , {
        "from":595
        , "to":597
      }
      , {
        "from":597
        , "to":598
      }
      , {
        "from":598
        , "to":620
      }
      , {
        "from":598
        , "to":599
      }
      , {
        "from":599
        , "to":603
      }
      , {
        "from":599
        , "to":600
      }
      , {
        "from":599
        , "to":666
      }
      , {
        "from":667
        , "to":680
      }
      , {
        "from":680
        , "to":681
      }
      , {
        "from":605
        , "to":606
      }
      , {
        "from":605
        , "to":613
      }
      , {
        "from":605
        , "to":607
      }
      , {
        "from":607
        , "to":612
      }
      , {
        "from":613
        , "to":615
      }
      , {
        "from":606
        , "to":666
      }
      , {
        "from":606
        , "to":619
      }
      , {
        "from":606
        , "to":608
      }
      , {
        "from":608
        , "to":609
      }
      , {
        "from":609
        , "to":631
      }
      , {
        "from":609
        , "to":610
      }
      , {
        "from":610
        , "to":614
      }
      , {
        "from":610
        , "to":611
      }
      , {
        "from":610
        , "to":665
      }
      , {
        "from":666
        , "to":681
      }
      , {
        "from":681
        , "to":682
      }
      , {
        "from":616
        , "to":617
      }
      , {
        "from":616
        , "to":624
      }
      , {
        "from":616
        , "to":618
      }
      , {
        "from":618
        , "to":623
      }
      , {
        "from":624
        , "to":626
      }
      , {
        "from":617
        , "to":665
      }
      , {
        "from":617
        , "to":630
      }
      , {
        "from":617
        , "to":619
      }
      , {
        "from":619
        , "to":620
      }
      , {
        "from":620
        , "to":642
      }
      , {
        "from":620
        , "to":621
      }
      , {
        "from":621
        , "to":625
      }
      , {
        "from":621
        , "to":622
      }
      , {
        "from":621
        , "to":664
      }
      , {
        "from":665
        , "to":682
      }
      , {
        "from":682
        , "to":683
      }
      , {
        "from":627
        , "to":628
      }
      , {
        "from":627
        , "to":635
      }
      , {
        "from":627
        , "to":629
      }
      , {
        "from":629
        , "to":634
      }
      , {
        "from":635
        , "to":637
      }
      , {
        "from":628
        , "to":664
      }
      , {
        "from":628
        , "to":641
      }
      , {
        "from":628
        , "to":630
      }
      , {
        "from":630
        , "to":631
      }
      , {
        "from":631
        , "to":653
      }
      , {
        "from":631
        , "to":632
      }
      , {
        "from":632
        , "to":636
      }
      , {
        "from":632
        , "to":633
      }
      , {
        "from":632
        , "to":663
      }
      , {
        "from":664
        , "to":683
      }
      , {
        "from":683
        , "to":684
      }
      , {
        "from":638
        , "to":639
      }
      , {
        "from":638
        , "to":646
      }
      , {
        "from":638
        , "to":640
      }
      , {
        "from":640
        , "to":645
      }
      , {
        "from":646
        , "to":648
      }
      , {
        "from":639
        , "to":663
      }
      , {
        "from":639
        , "to":652
      }
      , {
        "from":639
        , "to":641
      }
      , {
        "from":641
        , "to":642
      }
      , {
        "from":642
        , "to":643
      }
      , {
        "from":643
        , "to":647
      }
      , {
        "from":643
        , "to":644
      }
      , {
        "from":643
        , "to":662
      }
      , {
        "from":663
        , "to":684
      }
      , {
        "from":684
        , "to":685
      }
      , {
        "from":649
        , "to":650
      }
      , {
        "from":649
        , "to":657
      }
      , {
        "from":649
        , "to":651
      }
      , {
        "from":651
        , "to":656
      }
      , {
        "from":657
        , "to":659
      }
      , {
        "from":650
        , "to":662
      }
      , {
        "from":650
        , "to":652
      }
      , {
        "from":652
        , "to":653
      }
      , {
        "from":653
        , "to":654
      }
      , {
        "from":654
        , "to":658
      }
      , {
        "from":654
        , "to":655
      }
      , {
        "from":662
        , "to":685
      }
      , {
        "from":685
        , "to":686
      }
      , {
        "from":660
        , "to":661
      }
      , {
        "from":661
        , "to":686
      }
      , {
        "from":686
        , "to":497
      }
      , {
        "from":506
        , "to":656
      }
      , {
        "from":506
        , "to":645
      }
      , {
        "from":506
        , "to":634
      }
      , {
        "from":506
        , "to":623
      }
      , {
        "from":506
        , "to":612
      }
      , {
        "from":506
        , "to":601
      }
      , {
        "from":506
        , "to":590
      }
      , {
        "from":506
        , "to":579
      }
      , {
        "from":506
        , "to":568
      }
      , {
        "from":506
        , "to":557
      }
      , {
        "from":506
        , "to":546
      }
      , {
        "from":506
        , "to":535
      }
      , {
        "from":506
        , "to":525
      }
      , {
        "from":506
        , "to":517
      }
      , {
        "from":506
        , "to":512
      }
      , {
        "from":508
        , "to":659
      }
      , {
        "from":508
        , "to":648
      }
      , {
        "from":508
        , "to":637
      }
      , {
        "from":508
        , "to":626
      }
      , {
        "from":508
        , "to":615
      }
      , {
        "from":508
        , "to":604
      }
      , {
        "from":508
        , "to":593
      }
      , {
        "from":508
        , "to":582
      }
      , {
        "from":508
        , "to":571
      }
      , {
        "from":508
        , "to":560
      }
      , {
        "from":508
        , "to":549
      }
      , {
        "from":508
        , "to":538
      }
      , {
        "from":508
        , "to":528
      }
      , {
        "from":508
        , "to":519
      }
      , {
        "from":508
        , "to":514
      }
      , {
        "from":524
        , "to":525
      }
      , {
        "from":527
        , "to":528
      }
      , {
        "from":534
        , "to":535
      }
      , {
        "from":537
        , "to":538
      }
      , {
        "from":545
        , "to":546
      }
      , {
        "from":548
        , "to":549
      }
      , {
        "from":556
        , "to":557
      }
      , {
        "from":559
        , "to":560
      }
      , {
        "from":567
        , "to":568
      }
      , {
        "from":570
        , "to":571
      }
      , {
        "from":578
        , "to":579
      }
      , {
        "from":581
        , "to":582
      }
      , {
        "from":589
        , "to":590
      }
      , {
        "from":592
        , "to":593
      }
      , {
        "from":600
        , "to":601
      }
      , {
        "from":603
        , "to":604
      }
      , {
        "from":611
        , "to":612
      }
      , {
        "from":614
        , "to":615
      }
      , {
        "from":622
        , "to":623
      }
      , {
        "from":625
        , "to":626
      }
      , {
        "from":633
        , "to":634
      }
      , {
        "from":636
        , "to":637
      }
      , {
        "from":644
        , "to":645
      }
      , {
        "from":647
        , "to":648
      }
      , {
        "from":655
        , "to":656
      }
      , {
        "from":658
        , "to":659
      }
      , {
        "from":14
        , "to":5
      }
      , {
        "from":962
        , "to":963
      }
      , {
        "from":963
        , "to":970
      }
      , {
        "from":964
        , "to":965
      }
      , {
        "from":965
        , "to":967
      }
      , {
        "from":966
        , "to":967
      }
      , {
        "from":967
        , "to":968
      }
      , {
        "from":968
        , "to":969
      }
      , {
        "from":969
        , "to":971
      }
      , {
        "from":5
        , "to":7
      }
      , {
        "from":18
        , "to":23
      }
      , {
        "from":17
        , "to":19
      }
      , {
        "from":17
        , "to":20
      }
      , {
        "from":17
        , "to":21
      }
      , {
        "from":17
        , "to":22
      }
      , {
        "from":699
        , "to":700
      }
      , {
        "from":701
        , "to":721
      }
      , {
        "from":701
        , "to":702
      }
      , {
        "from":701
        , "to":706
      }
      , {
        "from":701
        , "to":710
      }
      , {
        "from":701
        , "to":714
      }
      , {
        "from":714
        , "to":716
      }
      , {
        "from":710
        , "to":712
      }
      , {
        "from":706
        , "to":708
      }
      , {
        "from":702
        , "to":704
      }
      , {
        "from":698
        , "to":700
      }
      , {
        "from":700
        , "to":719
      }
      , {
        "from":700
        , "to":691
      }
      , {
        "from":703
        , "to":704
      }
      , {
        "from":705
        , "to":691
      }
      , {
        "from":707
        , "to":708
      }
      , {
        "from":709
        , "to":691
      }
      , {
        "from":711
        , "to":712
      }
      , {
        "from":713
        , "to":691
      }
      , {
        "from":715
        , "to":716
      }
      , {
        "from":717
        , "to":691
      }
      , {
        "from":22
        , "to":23
      }
      , {
        "from":21
        , "to":23
      }
      , {
        "from":20
        , "to":23
      }
      , {
        "from":19
        , "to":23
      }
      , {
        "from":726
        , "to":727
      }
      , {
        "from":7
        , "to":9
      }
      , {
        "from":29
        , "to":30
      }
      , {
        "from":738
        , "to":762
      }
      , {
        "from":738
        , "to":739
      }
      , {
        "from":739
        , "to":743
      }
      , {
        "from":736
        , "to":737
      }
      , {
        "from":736
        , "to":729
      }
      , {
        "from":741
        , "to":743
      }
      , {
        "from":741
        , "to":729
      }
      , {
        "from":740
        , "to":742
      }
      , {
        "from":742
        , "to":743
      }
      , {
        "from":743
        , "to":746
      }
      , {
        "from":743
        , "to":745
      }
      , {
        "from":743
        , "to":744
      }
      , {
        "from":743
        , "to":749
      }
      , {
        "from":743
        , "to":748
      }
      , {
        "from":743
        , "to":747
      }
      , {
        "from":743
        , "to":752
      }
      , {
        "from":743
        , "to":751
      }
      , {
        "from":743
        , "to":750
      }
      , {
        "from":743
        , "to":755
      }
      , {
        "from":743
        , "to":754
      }
      , {
        "from":743
        , "to":753
      }
      , {
        "from":743
        , "to":729
      }
      , {
        "from":753
        , "to":729
      }
      , {
        "from":754
        , "to":729
      }
      , {
        "from":755
        , "to":729
      }
      , {
        "from":750
        , "to":729
      }
      , {
        "from":751
        , "to":729
      }
      , {
        "from":752
        , "to":729
      }
      , {
        "from":747
        , "to":729
      }
      , {
        "from":748
        , "to":729
      }
      , {
        "from":749
        , "to":729
      }
      , {
        "from":744
        , "to":729
      }
      , {
        "from":745
        , "to":729
      }
      , {
        "from":746
        , "to":729
      }
      , {
        "from":9
        , "to":10
      }
      , {
        "from":779
        , "to":799
      }
      , {
        "from":779
        , "to":786
      }
      , {
        "from":779
        , "to":780
      }
      , {
        "from":780
        , "to":785
      }
      , {
        "from":780
        , "to":783
      }
      , {
        "from":786
        , "to":787
      }
      , {
        "from":801
        , "to":772
      }
      , {
        "from":803
        , "to":772
      }
      , {
        "from":805
        , "to":772
      }
      , {
        "from":809
        , "to":772
      }
      , {
        "from":781
        , "to":787
      }
      , {
        "from":781
        , "to":785
      }
      , {
        "from":781
        , "to":783
      }
      , {
        "from":781
        , "to":772
      }
      , {
        "from":782
        , "to":783
      }
      , {
        "from":782
        , "to":772
      }
      , {
        "from":783
        , "to":787
      }
      , {
        "from":784
        , "to":785
      }
      , {
        "from":784
        , "to":772
      }
      , {
        "from":785
        , "to":787
      }
      , {
        "from":787
        , "to":788
      }
      , {
        "from":787
        , "to":772
      }
      , {
        "from":788
        , "to":789
      }
      , {
        "from":789
        , "to":790
      }
      , {
        "from":790
        , "to":792
      }
      , {
        "from":790
        , "to":791
      }
      , {
        "from":791
        , "to":772
      }
      , {
        "from":792
        , "to":772
      }
      , {
        "from":813
        , "to":772
      }
      , {
        "from":10
        , "to":11
      }
      , {
        "from":81
        , "to":333
      }
      , {
        "from":80
        , "to":171
      }
      , {
        "from":79
        , "to":170
      }
      , {
        "from":78
        , "to":169
      }
      , {
        "from":77
        , "to":168
      }
      , {
        "from":76
        , "to":167
      }
      , {
        "from":75
        , "to":166
      }
      , {
        "from":74
        , "to":165
      }
      , {
        "from":73
        , "to":164
      }
      , {
        "from":72
        , "to":163
      }
      , {
        "from":71
        , "to":162
      }
      , {
        "from":70
        , "to":161
      }
      , {
        "from":69
        , "to":160
      }
      , {
        "from":68
        , "to":159
      }
      , {
        "from":67
        , "to":158
      }
      , {
        "from":66
        , "to":157
      }
      , {
        "from":65
        , "to":156
      }
      , {
        "from":140
        , "to":366
      }
      , {
        "from":139
        , "to":171
      }
      , {
        "from":139
        , "to":170
      }
      , {
        "from":139
        , "to":169
      }
      , {
        "from":139
        , "to":168
      }
      , {
        "from":139
        , "to":167
      }
      , {
        "from":139
        , "to":166
      }
      , {
        "from":139
        , "to":165
      }
      , {
        "from":139
        , "to":164
      }
      , {
        "from":139
        , "to":163
      }
      , {
        "from":139
        , "to":162
      }
      , {
        "from":139
        , "to":161
      }
      , {
        "from":139
        , "to":160
      }
      , {
        "from":139
        , "to":159
      }
      , {
        "from":139
        , "to":158
      }
      , {
        "from":139
        , "to":157
      }
      , {
        "from":139
        , "to":156
      }
      , {
        "from":84
        , "to":335
      }
      , {
        "from":84
        , "to":101
      }
      , {
        "from":84
        , "to":100
      }
      , {
        "from":84
        , "to":99
      }
      , {
        "from":84
        , "to":98
      }
      , {
        "from":84
        , "to":97
      }
      , {
        "from":84
        , "to":96
      }
      , {
        "from":84
        , "to":95
      }
      , {
        "from":84
        , "to":94
      }
      , {
        "from":84
        , "to":93
      }
      , {
        "from":84
        , "to":92
      }
      , {
        "from":84
        , "to":91
      }
      , {
        "from":84
        , "to":90
      }
      , {
        "from":84
        , "to":89
      }
      , {
        "from":84
        , "to":88
      }
      , {
        "from":84
        , "to":87
      }
      , {
        "from":87
        , "to":186
      }
      , {
        "from":88
        , "to":185
      }
      , {
        "from":89
        , "to":184
      }
      , {
        "from":90
        , "to":183
      }
      , {
        "from":91
        , "to":182
      }
      , {
        "from":92
        , "to":181
      }
      , {
        "from":93
        , "to":180
      }
      , {
        "from":94
        , "to":179
      }
      , {
        "from":95
        , "to":178
      }
      , {
        "from":96
        , "to":177
      }
      , {
        "from":97
        , "to":176
      }
      , {
        "from":98
        , "to":175
      }
      , {
        "from":99
        , "to":174
      }
      , {
        "from":100
        , "to":173
      }
      , {
        "from":101
        , "to":172
      }
      , {
        "from":85
        , "to":336
      }
      , {
        "from":85
        , "to":364
      }
      , {
        "from":85
        , "to":118
      }
      , {
        "from":85
        , "to":117
      }
      , {
        "from":85
        , "to":116
      }
      , {
        "from":85
        , "to":115
      }
      , {
        "from":85
        , "to":114
      }
      , {
        "from":85
        , "to":113
      }
      , {
        "from":85
        , "to":112
      }
      , {
        "from":85
        , "to":111
      }
      , {
        "from":85
        , "to":110
      }
      , {
        "from":85
        , "to":109
      }
      , {
        "from":85
        , "to":108
      }
      , {
        "from":85
        , "to":107
      }
      , {
        "from":85
        , "to":106
      }
      , {
        "from":85
        , "to":105
      }
      , {
        "from":85
        , "to":104
      }
      , {
        "from":85
        , "to":103
      }
      , {
        "from":85
        , "to":102
      }
      , {
        "from":85
        , "to":121
      }
      , {
        "from":85
        , "to":306
      }
      , {
        "from":121
        , "to":156
      }
      , {
        "from":156
        , "to":188
      }
      , {
        "from":156
        , "to":187
      }
      , {
        "from":188
        , "to":220
      }
      , {
        "from":102
        , "to":120
      }
      , {
        "from":102
        , "to":123
      }
      , {
        "from":102
        , "to":119
      }
      , {
        "from":119
        , "to":123
      }
      , {
        "from":123
        , "to":155
      }
      , {
        "from":123
        , "to":154
      }
      , {
        "from":123
        , "to":153
      }
      , {
        "from":123
        , "to":152
      }
      , {
        "from":123
        , "to":151
      }
      , {
        "from":123
        , "to":150
      }
      , {
        "from":123
        , "to":149
      }
      , {
        "from":123
        , "to":148
      }
      , {
        "from":123
        , "to":147
      }
      , {
        "from":123
        , "to":146
      }
      , {
        "from":123
        , "to":145
      }
      , {
        "from":123
        , "to":144
      }
      , {
        "from":123
        , "to":143
      }
      , {
        "from":123
        , "to":142
      }
      , {
        "from":123
        , "to":141
      }
      , {
        "from":141
        , "to":172
      }
      , {
        "from":141
        , "to":219
      }
      , {
        "from":172
        , "to":220
      }
      , {
        "from":220
        , "to":252
      }
      , {
        "from":220
        , "to":254
      }
      , {
        "from":252
        , "to":363
      }
      , {
        "from":142
        , "to":173
      }
      , {
        "from":142
        , "to":221
      }
      , {
        "from":173
        , "to":222
      }
      , {
        "from":143
        , "to":174
      }
      , {
        "from":143
        , "to":223
      }
      , {
        "from":174
        , "to":224
      }
      , {
        "from":144
        , "to":175
      }
      , {
        "from":144
        , "to":225
      }
      , {
        "from":175
        , "to":226
      }
      , {
        "from":145
        , "to":176
      }
      , {
        "from":145
        , "to":227
      }
      , {
        "from":176
        , "to":228
      }
      , {
        "from":146
        , "to":177
      }
      , {
        "from":146
        , "to":229
      }
      , {
        "from":177
        , "to":230
      }
      , {
        "from":147
        , "to":178
      }
      , {
        "from":147
        , "to":231
      }
      , {
        "from":178
        , "to":232
      }
      , {
        "from":148
        , "to":179
      }
      , {
        "from":148
        , "to":233
      }
      , {
        "from":179
        , "to":234
      }
      , {
        "from":149
        , "to":180
      }
      , {
        "from":149
        , "to":235
      }
      , {
        "from":180
        , "to":236
      }
      , {
        "from":150
        , "to":181
      }
      , {
        "from":150
        , "to":237
      }
      , {
        "from":181
        , "to":238
      }
      , {
        "from":151
        , "to":182
      }
      , {
        "from":151
        , "to":239
      }
      , {
        "from":182
        , "to":240
      }
      , {
        "from":152
        , "to":183
      }
      , {
        "from":152
        , "to":241
      }
      , {
        "from":183
        , "to":242
      }
      , {
        "from":153
        , "to":184
      }
      , {
        "from":153
        , "to":243
      }
      , {
        "from":184
        , "to":244
      }
      , {
        "from":154
        , "to":185
      }
      , {
        "from":154
        , "to":245
      }
      , {
        "from":185
        , "to":246
      }
      , {
        "from":155
        , "to":186
      }
      , {
        "from":155
        , "to":247
      }
      , {
        "from":186
        , "to":248
      }
      , {
        "from":120
        , "to":250
      }
      , {
        "from":120
        , "to":249
      }
      , {
        "from":103
        , "to":124
      }
      , {
        "from":124
        , "to":157
      }
      , {
        "from":157
        , "to":190
      }
      , {
        "from":157
        , "to":189
      }
      , {
        "from":190
        , "to":222
      }
      , {
        "from":222
        , "to":254
      }
      , {
        "from":254
        , "to":268
      }
      , {
        "from":254
        , "to":267
      }
      , {
        "from":268
        , "to":284
      }
      , {
        "from":104
        , "to":125
      }
      , {
        "from":125
        , "to":158
      }
      , {
        "from":158
        , "to":192
      }
      , {
        "from":158
        , "to":191
      }
      , {
        "from":192
        , "to":224
      }
      , {
        "from":224
        , "to":267
      }
      , {
        "from":267
        , "to":276
      }
      , {
        "from":267
        , "to":275
      }
      , {
        "from":276
        , "to":284
      }
      , {
        "from":276
        , "to":289
      }
      , {
        "from":284
        , "to":290
      }
      , {
        "from":105
        , "to":126
      }
      , {
        "from":126
        , "to":159
      }
      , {
        "from":159
        , "to":194
      }
      , {
        "from":159
        , "to":193
      }
      , {
        "from":194
        , "to":226
      }
      , {
        "from":226
        , "to":275
      }
      , {
        "from":275
        , "to":283
      }
      , {
        "from":275
        , "to":282
      }
      , {
        "from":275
        , "to":281
      }
      , {
        "from":282
        , "to":302
      }
      , {
        "from":283
        , "to":290
      }
      , {
        "from":283
        , "to":289
      }
      , {
        "from":289
        , "to":296
      }
      , {
        "from":290
        , "to":297
      }
      , {
        "from":106
        , "to":127
      }
      , {
        "from":127
        , "to":160
      }
      , {
        "from":160
        , "to":196
      }
      , {
        "from":160
        , "to":195
      }
      , {
        "from":196
        , "to":228
      }
      , {
        "from":228
        , "to":281
      }
      , {
        "from":281
        , "to":302
      }
      , {
        "from":281
        , "to":288
      }
      , {
        "from":281
        , "to":287
      }
      , {
        "from":288
        , "to":297
      }
      , {
        "from":288
        , "to":296
      }
      , {
        "from":296
        , "to":303
      }
      , {
        "from":297
        , "to":304
      }
      , {
        "from":107
        , "to":128
      }
      , {
        "from":128
        , "to":161
      }
      , {
        "from":161
        , "to":198
      }
      , {
        "from":161
        , "to":197
      }
      , {
        "from":198
        , "to":230
      }
      , {
        "from":230
        , "to":287
      }
      , {
        "from":287
        , "to":295
      }
      , {
        "from":287
        , "to":294
      }
      , {
        "from":287
        , "to":293
      }
      , {
        "from":294
        , "to":302
      }
      , {
        "from":302
        , "to":342
      }
      , {
        "from":295
        , "to":304
      }
      , {
        "from":295
        , "to":303
      }
      , {
        "from":303
        , "to":311
      }
      , {
        "from":304
        , "to":312
      }
      , {
        "from":108
        , "to":129
      }
      , {
        "from":129
        , "to":162
      }
      , {
        "from":162
        , "to":200
      }
      , {
        "from":162
        , "to":199
      }
      , {
        "from":200
        , "to":232
      }
      , {
        "from":232
        , "to":293
      }
      , {
        "from":293
        , "to":315
      }
      , {
        "from":293
        , "to":301
      }
      , {
        "from":293
        , "to":300
      }
      , {
        "from":301
        , "to":312
      }
      , {
        "from":301
        , "to":311
      }
      , {
        "from":311
        , "to":317
      }
      , {
        "from":312
        , "to":318
      }
      , {
        "from":109
        , "to":130
      }
      , {
        "from":130
        , "to":163
      }
      , {
        "from":163
        , "to":202
      }
      , {
        "from":163
        , "to":201
      }
      , {
        "from":202
        , "to":234
      }
      , {
        "from":234
        , "to":300
      }
      , {
        "from":300
        , "to":310
      }
      , {
        "from":300
        , "to":309
      }
      , {
        "from":300
        , "to":308
      }
      , {
        "from":300
        , "to":307
      }
      , {
        "from":309
        , "to":330
      }
      , {
        "from":310
        , "to":318
      }
      , {
        "from":310
        , "to":317
      }
      , {
        "from":317
        , "to":324
      }
      , {
        "from":318
        , "to":325
      }
      , {
        "from":110
        , "to":131
      }
      , {
        "from":131
        , "to":164
      }
      , {
        "from":164
        , "to":204
      }
      , {
        "from":164
        , "to":203
      }
      , {
        "from":204
        , "to":236
      }
      , {
        "from":236
        , "to":256
      }
      , {
        "from":236
        , "to":308
      }
      , {
        "from":308
        , "to":330
      }
      , {
        "from":308
        , "to":315
      }
      , {
        "from":308
        , "to":316
      }
      , {
        "from":308
        , "to":314
      }
      , {
        "from":316
        , "to":325
      }
      , {
        "from":316
        , "to":324
      }
      , {
        "from":324
        , "to":331
      }
      , {
        "from":325
        , "to":332
      }
      , {
        "from":315
        , "to":342
      }
      , {
        "from":111
        , "to":132
      }
      , {
        "from":132
        , "to":165
      }
      , {
        "from":165
        , "to":206
      }
      , {
        "from":165
        , "to":205
      }
      , {
        "from":206
        , "to":238
      }
      , {
        "from":238
        , "to":256
      }
      , {
        "from":238
        , "to":314
      }
      , {
        "from":314
        , "to":323
      }
      , {
        "from":314
        , "to":322
      }
      , {
        "from":314
        , "to":321
      }
      , {
        "from":322
        , "to":330
      }
      , {
        "from":330
        , "to":342
      }
      , {
        "from":342
        , "to":362
      }
      , {
        "from":323
        , "to":332
      }
      , {
        "from":323
        , "to":331
      }
      , {
        "from":331
        , "to":347
      }
      , {
        "from":332
        , "to":343
      }
      , {
        "from":256
        , "to":270
      }
      , {
        "from":112
        , "to":133
      }
      , {
        "from":133
        , "to":166
      }
      , {
        "from":166
        , "to":208
      }
      , {
        "from":166
        , "to":207
      }
      , {
        "from":208
        , "to":240
      }
      , {
        "from":240
        , "to":258
      }
      , {
        "from":240
        , "to":321
      }
      , {
        "from":321
        , "to":357
      }
      , {
        "from":321
        , "to":329
      }
      , {
        "from":321
        , "to":328
      }
      , {
        "from":329
        , "to":343
      }
      , {
        "from":329
        , "to":349
      }
      , {
        "from":343
        , "to":350
      }
      , {
        "from":113
        , "to":134
      }
      , {
        "from":134
        , "to":167
      }
      , {
        "from":167
        , "to":210
      }
      , {
        "from":167
        , "to":209
      }
      , {
        "from":210
        , "to":242
      }
      , {
        "from":242
        , "to":258
      }
      , {
        "from":242
        , "to":328
      }
      , {
        "from":328
        , "to":341
      }
      , {
        "from":328
        , "to":340
      }
      , {
        "from":328
        , "to":339
      }
      , {
        "from":340
        , "to":348
      }
      , {
        "from":341
        , "to":350
      }
      , {
        "from":341
        , "to":349
      }
      , {
        "from":349
        , "to":358
      }
      , {
        "from":350
        , "to":359
      }
      , {
        "from":258
        , "to":270
      }
      , {
        "from":270
        , "to":278
      }
      , {
        "from":114
        , "to":135
      }
      , {
        "from":135
        , "to":168
      }
      , {
        "from":168
        , "to":212
      }
      , {
        "from":168
        , "to":211
      }
      , {
        "from":212
        , "to":244
      }
      , {
        "from":244
        , "to":260
      }
      , {
        "from":244
        , "to":339
      }
      , {
        "from":339
        , "to":347
      }
      , {
        "from":339
        , "to":358
      }
      , {
        "from":339
        , "to":348
      }
      , {
        "from":339
        , "to":346
      }
      , {
        "from":346
        , "to":359
      }
      , {
        "from":346
        , "to":356
      }
      , {
        "from":346
        , "to":355
      }
      , {
        "from":359
        , "to":363
      }
      , {
        "from":358
        , "to":360
      }
      , {
        "from":347
        , "to":357
      }
      , {
        "from":357
        , "to":362
      }
      , {
        "from":115
        , "to":136
      }
      , {
        "from":136
        , "to":169
      }
      , {
        "from":169
        , "to":214
      }
      , {
        "from":169
        , "to":213
      }
      , {
        "from":214
        , "to":246
      }
      , {
        "from":246
        , "to":260
      }
      , {
        "from":246
        , "to":262
      }
      , {
        "from":246
        , "to":261
      }
      , {
        "from":261
        , "to":348
      }
      , {
        "from":348
        , "to":361
      }
      , {
        "from":260
        , "to":272
      }
      , {
        "from":116
        , "to":137
      }
      , {
        "from":137
        , "to":170
      }
      , {
        "from":170
        , "to":216
      }
      , {
        "from":170
        , "to":215
      }
      , {
        "from":216
        , "to":248
      }
      , {
        "from":248
        , "to":264
      }
      , {
        "from":248
        , "to":262
      }
      , {
        "from":262
        , "to":356
      }
      , {
        "from":356
        , "to":360
      }
      , {
        "from":360
        , "to":361
      }
      , {
        "from":117
        , "to":138
      }
      , {
        "from":138
        , "to":171
      }
      , {
        "from":171
        , "to":218
      }
      , {
        "from":171
        , "to":217
      }
      , {
        "from":218
        , "to":250
      }
      , {
        "from":250
        , "to":264
      }
      , {
        "from":250
        , "to":265
      }
      , {
        "from":265
        , "to":355
      }
      , {
        "from":355
        , "to":361
      }
      , {
        "from":361
        , "to":362
      }
      , {
        "from":362
        , "to":363
      }
      , {
        "from":363
        , "to":364
      }
      , {
        "from":364
        , "to":365
      }
      , {
        "from":364
        , "to":366
      }
      , {
        "from":365
        , "to":367
      }
      , {
        "from":264
        , "to":272
      }
      , {
        "from":272
        , "to":278
      }
      , {
        "from":278
        , "to":307
      }
      , {
        "from":307
        , "to":319
      }
      , {
        "from":118
        , "to":344
      }
      , {
        "from":118
        , "to":122
      }
      , {
        "from":122
        , "to":337
      }
      , {
        "from":86
        , "to":345
      }
      , {
        "from":83
        , "to":367
      }
      , {
        "from":83
        , "to":217
      }
      , {
        "from":83
        , "to":215
      }
      , {
        "from":83
        , "to":213
      }
      , {
        "from":83
        , "to":211
      }
      , {
        "from":83
        , "to":209
      }
      , {
        "from":83
        , "to":207
      }
      , {
        "from":83
        , "to":205
      }
      , {
        "from":83
        , "to":203
      }
      , {
        "from":83
        , "to":201
      }
      , {
        "from":83
        , "to":199
      }
      , {
        "from":83
        , "to":197
      }
      , {
        "from":83
        , "to":195
      }
      , {
        "from":83
        , "to":193
      }
      , {
        "from":83
        , "to":191
      }
      , {
        "from":83
        , "to":189
      }
      , {
        "from":83
        , "to":187
      }
      , {
        "from":187
        , "to":219
      }
      , {
        "from":219
        , "to":251
      }
      , {
        "from":219
        , "to":253
      }
      , {
        "from":251
        , "to":273
      }
      , {
        "from":189
        , "to":221
      }
      , {
        "from":221
        , "to":253
      }
      , {
        "from":253
        , "to":273
      }
      , {
        "from":253
        , "to":266
      }
      , {
        "from":273
        , "to":279
      }
      , {
        "from":191
        , "to":223
      }
      , {
        "from":223
        , "to":266
      }
      , {
        "from":266
        , "to":279
      }
      , {
        "from":266
        , "to":274
      }
      , {
        "from":279
        , "to":285
      }
      , {
        "from":193
        , "to":225
      }
      , {
        "from":225
        , "to":274
      }
      , {
        "from":274
        , "to":285
      }
      , {
        "from":274
        , "to":280
      }
      , {
        "from":285
        , "to":291
      }
      , {
        "from":195
        , "to":227
      }
      , {
        "from":227
        , "to":280
      }
      , {
        "from":280
        , "to":291
      }
      , {
        "from":280
        , "to":286
      }
      , {
        "from":291
        , "to":298
      }
      , {
        "from":197
        , "to":229
      }
      , {
        "from":229
        , "to":286
      }
      , {
        "from":286
        , "to":298
      }
      , {
        "from":286
        , "to":292
      }
      , {
        "from":298
        , "to":306
      }
      , {
        "from":199
        , "to":231
      }
      , {
        "from":231
        , "to":292
      }
      , {
        "from":292
        , "to":299
      }
      , {
        "from":292
        , "to":306
      }
      , {
        "from":201
        , "to":233
      }
      , {
        "from":233
        , "to":299
      }
      , {
        "from":299
        , "to":305
      }
      , {
        "from":299
        , "to":306
      }
      , {
        "from":203
        , "to":235
      }
      , {
        "from":235
        , "to":255
      }
      , {
        "from":235
        , "to":306
      }
      , {
        "from":205
        , "to":237
      }
      , {
        "from":237
        , "to":255
      }
      , {
        "from":237
        , "to":306
      }
      , {
        "from":255
        , "to":269
      }
      , {
        "from":207
        , "to":239
      }
      , {
        "from":239
        , "to":257
      }
      , {
        "from":239
        , "to":306
      }
      , {
        "from":209
        , "to":241
      }
      , {
        "from":241
        , "to":257
      }
      , {
        "from":241
        , "to":306
      }
      , {
        "from":257
        , "to":269
      }
      , {
        "from":269
        , "to":277
      }
      , {
        "from":211
        , "to":243
      }
      , {
        "from":243
        , "to":259
      }
      , {
        "from":243
        , "to":306
      }
      , {
        "from":213
        , "to":245
      }
      , {
        "from":245
        , "to":259
      }
      , {
        "from":245
        , "to":306
      }
      , {
        "from":259
        , "to":271
      }
      , {
        "from":215
        , "to":247
      }
      , {
        "from":247
        , "to":263
      }
      , {
        "from":247
        , "to":306
      }
      , {
        "from":217
        , "to":249
      }
      , {
        "from":249
        , "to":263
      }
      , {
        "from":249
        , "to":306
      }
      , {
        "from":306
        , "to":320
      }
      , {
        "from":819
        , "to":822
      }
      , {
        "from":819
        , "to":821
      }
      , {
        "from":821
        , "to":824
      }
      , {
        "from":821
        , "to":823
      }
      , {
        "from":823
        , "to":826
      }
      , {
        "from":823
        , "to":825
      }
      , {
        "from":825
        , "to":828
      }
      , {
        "from":825
        , "to":827
      }
      , {
        "from":827
        , "to":831
      }
      , {
        "from":818
        , "to":820
      }
      , {
        "from":820
        , "to":822
      }
      , {
        "from":822
        , "to":824
      }
      , {
        "from":824
        , "to":826
      }
      , {
        "from":826
        , "to":828
      }
      , {
        "from":828
        , "to":831
      }
      , {
        "from":817
        , "to":829
      }
      , {
        "from":829
        , "to":830
      }
      , {
        "from":830
        , "to":831
      }
      , {
        "from":831
        , "to":832
      }
      , {
        "from":832
        , "to":815
      }
      , {
        "from":320
        , "to":366
      }
      , {
        "from":263
        , "to":271
      }
      , {
        "from":271
        , "to":277
      }
      , {
        "from":277
        , "to":305
      }
      , {
        "from":305
        , "to":327
      }
      , {
        "from":305
        , "to":313
      }
      , {
        "from":305
        , "to":366
      }
      , {
        "from":313
        , "to":319
      }
      , {
        "from":319
        , "to":326
      }
      , {
        "from":319
        , "to":327
      }
      , {
        "from":327
        , "to":337
      }
      , {
        "from":327
        , "to":336
      }
      , {
        "from":327
        , "to":335
      }
      , {
        "from":327
        , "to":334
      }
      , {
        "from":334
        , "to":366
      }
      , {
        "from":835
        , "to":833
      }
      , {
        "from":857
        , "to":858
      }
      , {
        "from":858
        , "to":863
      }
      , {
        "from":858
        , "to":861
      }
      , {
        "from":859
        , "to":860
      }
      , {
        "from":860
        , "to":863
      }
      , {
        "from":860
        , "to":861
      }
      , {
        "from":861
        , "to":862
      }
      , {
        "from":862
        , "to":863
      }
      , {
        "from":863
        , "to":855
      }
      , {
        "from":852
        , "to":836
      }
      , {
        "from":844
        , "to":836
      }
      , {
        "from":842
        , "to":836
      }
      , {
        "from":336
        , "to":344
      }
      , {
        "from":337
        , "to":344
      }
      , {
        "from":326
        , "to":333
      }
      , {
        "from":333
        , "to":367
      }
      , {
        "from":11
        , "to":9
      }
      , {
        "from":11
        , "to":8
      }
      , {
        "from":8
        , "to":7
      }
      , {
        "from":8
        , "to":6
      }
      , {
        "from":6
        , "to":5
      }
      , {
        "from":6
        , "to":4
      }
      , {
        "from":4
        , "to":12
      }
      , {
        "from":12
        , "to":13
      }
      , {
        "from":379
        , "to":395
      }
      , {
        "from":379
        , "to":394
      }
      , {
        "from":379
        , "to":393
      }
      , {
        "from":379
        , "to":392
      }
      , {
        "from":379
        , "to":391
      }
      , {
        "from":379
        , "to":390
      }
      , {
        "from":379
        , "to":389
      }
      , {
        "from":379
        , "to":388
      }
      , {
        "from":379
        , "to":387
      }
      , {
        "from":379
        , "to":386
      }
      , {
        "from":379
        , "to":385
      }
      , {
        "from":379
        , "to":384
      }
      , {
        "from":379
        , "to":383
      }
      , {
        "from":379
        , "to":382
      }
      , {
        "from":379
        , "to":477
      }
      , {
        "from":382
        , "to":396
      }
      , {
        "from":382
        , "to":477
      }
      , {
        "from":396
        , "to":427
      }
      , {
        "from":396
        , "to":425
      }
      , {
        "from":396
        , "to":411
      }
      , {
        "from":396
        , "to":410
      }
      , {
        "from":396
        , "to":477
      }
      , {
        "from":410
        , "to":423
      }
      , {
        "from":410
        , "to":477
      }
      , {
        "from":383
        , "to":397
      }
      , {
        "from":383
        , "to":477
      }
      , {
        "from":397
        , "to":423
      }
      , {
        "from":397
        , "to":412
      }
      , {
        "from":397
        , "to":411
      }
      , {
        "from":411
        , "to":426
      }
      , {
        "from":411
        , "to":424
      }
      , {
        "from":411
        , "to":477
      }
      , {
        "from":424
        , "to":428
      }
      , {
        "from":424
        , "to":477
      }
      , {
        "from":423
        , "to":427
      }
      , {
        "from":427
        , "to":433
      }
      , {
        "from":384
        , "to":398
      }
      , {
        "from":384
        , "to":477
      }
      , {
        "from":398
        , "to":428
      }
      , {
        "from":398
        , "to":413
      }
      , {
        "from":398
        , "to":412
      }
      , {
        "from":412
        , "to":425
      }
      , {
        "from":425
        , "to":430
      }
      , {
        "from":425
        , "to":429
      }
      , {
        "from":425
        , "to":477
      }
      , {
        "from":429
        , "to":434
      }
      , {
        "from":429
        , "to":477
      }
      , {
        "from":428
        , "to":433
      }
      , {
        "from":433
        , "to":441
      }
      , {
        "from":385
        , "to":399
      }
      , {
        "from":385
        , "to":477
      }
      , {
        "from":399
        , "to":434
      }
      , {
        "from":399
        , "to":414
      }
      , {
        "from":399
        , "to":413
      }
      , {
        "from":413
        , "to":426
      }
      , {
        "from":426
        , "to":437
      }
      , {
        "from":426
        , "to":432
      }
      , {
        "from":426
        , "to":431
      }
      , {
        "from":426
        , "to":477
      }
      , {
        "from":431
        , "to":438
      }
      , {
        "from":431
        , "to":477
      }
      , {
        "from":434
        , "to":441
      }
      , {
        "from":441
        , "to":449
      }
      , {
        "from":386
        , "to":400
      }
      , {
        "from":386
        , "to":477
      }
      , {
        "from":400
        , "to":438
      }
      , {
        "from":400
        , "to":415
      }
      , {
        "from":400
        , "to":414
      }
      , {
        "from":414
        , "to":430
      }
      , {
        "from":430
        , "to":437
      }
      , {
        "from":430
        , "to":436
      }
      , {
        "from":430
        , "to":435
      }
      , {
        "from":430
        , "to":477
      }
      , {
        "from":435
        , "to":442
      }
      , {
        "from":435
        , "to":477
      }
      , {
        "from":437
        , "to":454
      }
      , {
        "from":438
        , "to":449
      }
      , {
        "from":449
        , "to":458
      }
      , {
        "from":387
        , "to":401
      }
      , {
        "from":387
        , "to":477
      }
      , {
        "from":401
        , "to":442
      }
      , {
        "from":401
        , "to":416
      }
      , {
        "from":401
        , "to":415
      }
      , {
        "from":415
        , "to":432
      }
      , {
        "from":432
        , "to":445
      }
      , {
        "from":432
        , "to":440
      }
      , {
        "from":432
        , "to":439
      }
      , {
        "from":432
        , "to":477
      }
      , {
        "from":439
        , "to":446
      }
      , {
        "from":439
        , "to":477
      }
      , {
        "from":442
        , "to":458
      }
      , {
        "from":458
        , "to":465
      }
      , {
        "from":388
        , "to":402
      }
      , {
        "from":388
        , "to":477
      }
      , {
        "from":402
        , "to":446
      }
      , {
        "from":402
        , "to":417
      }
      , {
        "from":402
        , "to":416
      }
      , {
        "from":416
        , "to":436
      }
      , {
        "from":436
        , "to":445
      }
      , {
        "from":436
        , "to":444
      }
      , {
        "from":436
        , "to":443
      }
      , {
        "from":436
        , "to":477
      }
      , {
        "from":443
        , "to":450
      }
      , {
        "from":443
        , "to":477
      }
      , {
        "from":445
        , "to":454
      }
      , {
        "from":454
        , "to":471
      }
      , {
        "from":446
        , "to":465
      }
      , {
        "from":465
        , "to":470
      }
      , {
        "from":389
        , "to":403
      }
      , {
        "from":389
        , "to":477
      }
      , {
        "from":403
        , "to":450
      }
      , {
        "from":403
        , "to":418
      }
      , {
        "from":403
        , "to":417
      }
      , {
        "from":417
        , "to":440
      }
      , {
        "from":440
        , "to":453
      }
      , {
        "from":440
        , "to":448
      }
      , {
        "from":440
        , "to":447
      }
      , {
        "from":440
        , "to":477
      }
      , {
        "from":447
        , "to":455
      }
      , {
        "from":447
        , "to":477
      }
      , {
        "from":450
        , "to":470
      }
      , {
        "from":470
        , "to":472
      }
      , {
        "from":390
        , "to":404
      }
      , {
        "from":390
        , "to":477
      }
      , {
        "from":404
        , "to":455
      }
      , {
        "from":404
        , "to":419
      }
      , {
        "from":404
        , "to":418
      }
      , {
        "from":418
        , "to":444
      }
      , {
        "from":444
        , "to":453
      }
      , {
        "from":444
        , "to":452
      }
      , {
        "from":444
        , "to":451
      }
      , {
        "from":444
        , "to":477
      }
      , {
        "from":451
        , "to":459
      }
      , {
        "from":451
        , "to":477
      }
      , {
        "from":453
        , "to":468
      }
      , {
        "from":455
        , "to":472
      }
      , {
        "from":472
        , "to":474
      }
      , {
        "from":391
        , "to":405
      }
      , {
        "from":391
        , "to":477
      }
      , {
        "from":405
        , "to":459
      }
      , {
        "from":405
        , "to":420
      }
      , {
        "from":405
        , "to":419
      }
      , {
        "from":419
        , "to":448
      }
      , {
        "from":448
        , "to":462
      }
      , {
        "from":448
        , "to":457
      }
      , {
        "from":448
        , "to":456
      }
      , {
        "from":448
        , "to":477
      }
      , {
        "from":456
        , "to":463
      }
      , {
        "from":456
        , "to":477
      }
      , {
        "from":459
        , "to":474
      }
      , {
        "from":474
        , "to":476
      }
      , {
        "from":392
        , "to":406
      }
      , {
        "from":392
        , "to":477
      }
      , {
        "from":406
        , "to":463
      }
      , {
        "from":406
        , "to":421
      }
      , {
        "from":406
        , "to":420
      }
      , {
        "from":420
        , "to":452
      }
      , {
        "from":452
        , "to":462
      }
      , {
        "from":452
        , "to":461
      }
      , {
        "from":452
        , "to":460
      }
      , {
        "from":452
        , "to":477
      }
      , {
        "from":460
        , "to":466
      }
      , {
        "from":460
        , "to":477
      }
      , {
        "from":462
        , "to":468
      }
      , {
        "from":468
        , "to":471
      }
      , {
        "from":471
        , "to":473
      }
      , {
        "from":463
        , "to":476
      }
      , {
        "from":476
        , "to":478
      }
      , {
        "from":393
        , "to":407
      }
      , {
        "from":393
        , "to":477
      }
      , {
        "from":407
        , "to":466
      }
      , {
        "from":407
        , "to":422
      }
      , {
        "from":407
        , "to":421
      }
      , {
        "from":421
        , "to":457
      }
      , {
        "from":457
        , "to":467
      }
      , {
        "from":457
        , "to":464
      }
      , {
        "from":457
        , "to":477
      }
      , {
        "from":464
        , "to":469
      }
      , {
        "from":464
        , "to":477
      }
      , {
        "from":466
        , "to":478
      }
      , {
        "from":478
        , "to":479
      }
      , {
        "from":394
        , "to":408
      }
      , {
        "from":394
        , "to":477
      }
      , {
        "from":408
        , "to":469
      }
      , {
        "from":408
        , "to":422
      }
      , {
        "from":422
        , "to":461
      }
      , {
        "from":461
        , "to":467
      }
      , {
        "from":461
        , "to":477
      }
      , {
        "from":467
        , "to":473
      }
      , {
        "from":473
        , "to":475
      }
      , {
        "from":475
        , "to":477
      }
      , {
        "from":477
        , "to":486
      }
      , {
        "from":477
        , "to":488
      }
      , {
        "from":477
        , "to":489
      }
      , {
        "from":477
        , "to":487
      }
      , {
        "from":942
        , "to":871
      }
      , {
        "from":939
        , "to":941
      }
      , {
        "from":944
        , "to":945
      }
      , {
        "from":935
        , "to":936
      }
      , {
        "from":936
        , "to":871
      }
      , {
        "from":937
        , "to":938
      }
      , {
        "from":938
        , "to":871
      }
      , {
        "from":931
        , "to":932
      }
      , {
        "from":932
        , "to":871
      }
      , {
        "from":933
        , "to":934
      }
      , {
        "from":934
        , "to":871
      }
      , {
        "from":927
        , "to":928
      }
      , {
        "from":928
        , "to":871
      }
      , {
        "from":929
        , "to":930
      }
      , {
        "from":930
        , "to":871
      }
      , {
        "from":923
        , "to":924
      }
      , {
        "from":924
        , "to":871
      }
      , {
        "from":925
        , "to":926
      }
      , {
        "from":926
        , "to":871
      }
      , {
        "from":919
        , "to":920
      }
      , {
        "from":920
        , "to":871
      }
      , {
        "from":921
        , "to":922
      }
      , {
        "from":922
        , "to":871
      }
      , {
        "from":915
        , "to":916
      }
      , {
        "from":916
        , "to":871
      }
      , {
        "from":917
        , "to":918
      }
      , {
        "from":918
        , "to":871
      }
      , {
        "from":911
        , "to":912
      }
      , {
        "from":912
        , "to":871
      }
      , {
        "from":913
        , "to":914
      }
      , {
        "from":914
        , "to":871
      }
      , {
        "from":907
        , "to":908
      }
      , {
        "from":908
        , "to":871
      }
      , {
        "from":909
        , "to":910
      }
      , {
        "from":910
        , "to":871
      }
      , {
        "from":903
        , "to":904
      }
      , {
        "from":904
        , "to":871
      }
      , {
        "from":905
        , "to":906
      }
      , {
        "from":906
        , "to":871
      }
      , {
        "from":899
        , "to":900
      }
      , {
        "from":900
        , "to":871
      }
      , {
        "from":901
        , "to":902
      }
      , {
        "from":902
        , "to":871
      }
      , {
        "from":895
        , "to":896
      }
      , {
        "from":896
        , "to":871
      }
      , {
        "from":897
        , "to":898
      }
      , {
        "from":898
        , "to":871
      }
      , {
        "from":887
        , "to":888
      }
      , {
        "from":888
        , "to":871
      }
      , {
        "from":891
        , "to":892
      }
      , {
        "from":892
        , "to":871
      }
      , {
        "from":940
        , "to":945
      }
      , {
        "from":940
        , "to":941
      }
      , {
        "from":941
        , "to":871
      }
      , {
        "from":945
        , "to":871
      }
      , {
        "from":943
        , "to":871
      }
      , {
        "from":882
        , "to":885
      }
      , {
        "from":882
        , "to":883
      }
      , {
        "from":883
        , "to":884
      }
      , {
        "from":884
        , "to":871
      }
      , {
        "from":885
        , "to":886
      }
      , {
        "from":886
        , "to":871
      }
      , {
        "from":873
        , "to":881
      }
      , {
        "from":873
        , "to":878
      }
      , {
        "from":873
        , "to":877
      }
      , {
        "from":873
        , "to":874
      }
      , {
        "from":874
        , "to":875
      }
      , {
        "from":875
        , "to":871
      }
      , {
        "from":878
        , "to":879
      }
      , {
        "from":879
        , "to":871
      }
      , {
        "from":876
        , "to":877
      }
      , {
        "from":880
        , "to":881
      }
      , {
        "from":889
        , "to":890
      }
      , {
        "from":893
        , "to":894
      }
      , {
        "from":469
        , "to":479
      }
      , {
        "from":479
        , "to":480
      }
      , {
        "from":395
        , "to":409
      }
      , {
        "from":395
        , "to":483
      }
      , {
        "from":409
        , "to":480
      }
      , {
        "from":480
        , "to":483
      }
      , {
        "from":483
        , "to":484
      }
      , {
        "from":483
        , "to":485
      }
      , {
        "from":948
        , "to":956
      }
      , {
        "from":948
        , "to":953
      }
      , {
        "from":948
        , "to":952
      }
      , {
        "from":948
        , "to":949
      }
      , {
        "from":949
        , "to":950
      }
      , {
        "from":950
        , "to":946
      }
      , {
        "from":953
        , "to":954
      }
      , {
        "from":954
        , "to":946
      }
      , {
        "from":951
        , "to":952
      }
      , {
        "from":955
        , "to":956
      }
      , {
        "from":377
        , "to":381
      }
      , {
        "from":375
        , "to":380
      }
      , {
        "from":378
        , "to":381
      }
      , {
        "from":381
        , "to":485
      }
      , {
        "from":870
        , "to":868
      }
      , {
        "from":485
        , "to":489
      }
      , {
        "from":485
        , "to":488
      }
      , {
        "from":376
        , "to":380
      }
      , {
        "from":380
        , "to":484
      }
      , {
        "from":867
        , "to":865
      }
      , {
        "from":484
        , "to":487
      }
      , {
        "from":484
        , "to":486
      }
    ]
  }
}
