\hypertarget{union_p_o_r_t___d_i_r_t_g_l___type}{}\doxysection{PORT\+\_\+\+DIRTGL\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___d_i_r_t_g_l___type}\index{PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type_a3773e172d2ac4569b4fb40a32c0ddd22}{DIRTGL}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type_a7cacd99904edadc3fb68669b77c611e5}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type_a9c38b847712cf5ca3a3270e669e526e4}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___d_i_r_t_g_l___type_a7cacd99904edadc3fb68669b77c611e5}\label{union_p_o_r_t___d_i_r_t_g_l___type_a7cacd99904edadc3fb68669b77c611e5}} 
\index{PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+DIRTGL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_t_g_l___type_a3773e172d2ac4569b4fb40a32c0ddd22}\label{union_p_o_r_t___d_i_r_t_g_l___type_a3773e172d2ac4569b4fb40a32c0ddd22}} 
\index{PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}!DIRTGL@{DIRTGL}}
\index{DIRTGL@{DIRTGL}!PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}}
\doxysubsubsection{\texorpdfstring{DIRTGL}{DIRTGL}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRTGL\+\_\+\+Type\+::\+DIRTGL}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Direction Toggle ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_t_g_l___type_a9c38b847712cf5ca3a3270e669e526e4}\label{union_p_o_r_t___d_i_r_t_g_l___type_a9c38b847712cf5ca3a3270e669e526e4}} 
\index{PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_DIRTGL\_Type@{PORT\_DIRTGL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRTGL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
