# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Nov 13 15:42:49 2023


##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================
