,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/wuxx/icesugar.git,2020-01-26 05:41:07+00:00,iCESugar FPGA Board (base on iCE40UP5k),92,wuxx/icesugar,236272177,Verilog,icesugar,52028,330,2024-04-11 05:13:28+00:00,[],None
1,https://github.com/MaxXSoft/Fuxi.git,2020-01-21 11:29:30+00:00,Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3.,19,MaxXSoft/Fuxi,235326677,Verilog,Fuxi,1726,145,2024-04-07 05:25:01+00:00,"['riscv', 'chisel', 'scala', 'cpu', 'fpga']",https://api.github.com/licenses/gpl-3.0
2,https://github.com/chipsalliance/aib-phy-hardware.git,2020-01-21 21:49:19+00:00,Advanced Interface Bus (AIB) die-to-die hardware open source,28,chipsalliance/aib-phy-hardware,235448474,Verilog,aib-phy-hardware,41277,117,2024-03-23 07:41:23+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/ZipCPU/sdr.git,2020-02-04 13:04:50+00:00,A basic Soft(Gate)ware Defined Radio architecture,13,ZipCPU/sdr,238207933,Verilog,sdr,1108,60,2024-03-11 18:36:20+00:00,[],None
4,https://github.com/SySS-Research/icestick-glitcher.git,2020-01-30 07:08:02+00:00,Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit,11,SySS-Research/icestick-glitcher,237158320,Verilog,icestick-glitcher,869,52,2024-02-13 19:31:23+00:00,"['glitching', 'it-security', 'fpga', 'icestick', 'ice40', 'ice40hx1k', 'tool', 'security-tools', 'security-vulnerability']",
5,https://github.com/TeamVoss/VossII.git,2020-01-27 13:13:48+00:00,The source code to the Voss II Hardware Verification Suite,12,TeamVoss/VossII,236493811,Verilog,VossII,50641,49,2024-02-05 16:34:03+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog.git,2020-01-14 10:56:59+00:00,"This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.",13,TheSUPERCD/8bit_MicroComputer_Verilog,233820973,Verilog,8bit_MicroComputer_Verilog,177,43,2024-03-28 02:42:06+00:00,"['verilog', 'verilog-hdl', 'verilog-project', 'verilog-code', 'iverilog', '8bit', 'ben-eater', 'ben-eaters-cpu']",https://api.github.com/licenses/mit
7,https://github.com/dilshan/max2-audio-dac.git,2020-01-12 05:01:22+00:00,24-bit Stereo Audio DAC for Raspberry Pi,12,dilshan/max2-audio-dac,233340819,Verilog,max2-audio-dac,375,36,2024-04-11 09:30:43+00:00,"['epm240t100c5n', 'cpld', 'altera', 'r-2r', 'dac', 'raspberry-pi', 'i2s-audio', 'audio']",https://api.github.com/licenses/mit
8,https://github.com/robseb/HPS2FPGAmapping.git,2020-01-07 13:04:58+00:00," SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)",12,robseb/HPS2FPGAmapping,232326194,Verilog,HPS2FPGAmapping,11567,34,2023-12-20 22:30:27+00:00,"['fpga', 'fpga-soc', 'intel-fpga', 'altera', 'altera-fpga', 'embedded-linux', 'can-bus', 'fpga-fabric', 'quartus-prime', 'mapping-hps-peripherals', 'bootloader', 'soc-fpga', 'hps', 'fpga-configuration', 'python-script', 'linux', 'intel', 'rsyocto']",https://api.github.com/licenses/mit
9,https://github.com/cbalint13/e-verest.git,2020-02-04 12:34:05+00:00,EVEREST: e-Versatile Research Stick for peoples,3,cbalint13/e-verest,238201701,Verilog,e-verest,20743,34,2024-03-12 20:33:01+00:00,"['usb', 'fpga', 'accelerator', 'computing', 'tensor', 'processor', 'vision', 'ecp5', 'dsp']",https://api.github.com/licenses/apache-2.0
10,https://github.com/Nitcloud/Image_sim.git,2020-02-04 14:51:38+00:00,Âü∫‰∫éFPGAÁöÑÂõæÂÉèÂ§ÑÁêÜÊ®°ÂùóÔºàÂá∫Ëá™‰∫écrazybingoÔºâÔºàÂ∞ÜÈÉ®ÂàÜIPÊç¢‰∏∫Á∫ØVerilogÁî®‰∫éË∑®Âπ≥Âè∞ÁßªÊ§çÔºâ,6,Nitcloud/Image_sim,238230886,Verilog,Image_sim,1596,32,2024-04-03 09:29:05+00:00,[],None
11,https://github.com/schlae/plaid-bib-cpld.git,2020-01-09 00:37:37+00:00,"A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip",0,schlae/plaid-bib-cpld,232688464,Verilog,plaid-bib-cpld,3537,24,2023-11-24 10:39:21+00:00,[],None
12,https://github.com/dawsonjon/OpenXcvr.git,2020-01-11 19:23:48+00:00,Cost Effective HF transceiver based on max1000 FPGA module,4,dawsonjon/OpenXcvr,233285257,Verilog,OpenXcvr,15895,23,2024-04-08 13:00:01+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/nju-mips/noop-lo.git,2020-02-07 04:38:28+00:00,"A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.",4,nju-mips/noop-lo,238844747,Verilog,noop-lo,20384,22,2024-04-10 16:25:50+00:00,"['noop', 'mips', 'uart', 'gpio', 'verilator', 'vivado', 'fpga', 'sbt']",
14,https://github.com/hdl-util/hdmi-demo.git,2020-02-03 04:16:54+00:00,Demo of hdmi on at 720p with VGA-compatible text mode and sound,8,hdl-util/hdmi-demo,237883432,Verilog,hdmi-demo,60,22,2024-04-05 03:05:55+00:00,[],
15,https://github.com/ElectronAsh/Jaguar_MiSTer_new.git,2020-02-03 15:53:35+00:00,,8,ElectronAsh/Jaguar_MiSTer_new,238002721,Verilog,Jaguar_MiSTer_new,38897,21,2024-02-04 22:33:09+00:00,[],https://api.github.com/licenses/gpl-2.0
16,https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder.git,2020-01-26 12:08:18+00:00,Simple MIDI Sounder with TFT Display,2,kingyoPiyo/Tang-Nano_MIDI_Sounder,236306979,Verilog,Tang-Nano_MIDI_Sounder,1859,19,2024-02-02 22:57:06+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/kunalg123/icc2_workshop_collaterals.git,2020-01-13 08:20:29+00:00,"This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings",8,kunalg123/icc2_workshop_collaterals,233545503,Verilog,icc2_workshop_collaterals,18679,18,2023-11-15 03:23:49+00:00,[],None
18,https://github.com/sunyata000/AMY_MCU.git,2020-01-27 14:08:02+00:00,A MCU implementation based PODES-M0O,4,sunyata000/AMY_MCU,236504351,Verilog,AMY_MCU,2757,18,2024-02-24 01:41:02+00:00,[],https://api.github.com/licenses/lgpl-3.0
19,https://github.com/jpsety/verilog_benchmark_circuits.git,2020-01-17 16:43:46+00:00,EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog,2,jpsety/verilog_benchmark_circuits,234592196,Verilog,verilog_benchmark_circuits,4777,16,2024-03-12 11:51:51+00:00,"['benchmark', 'circuits', 'verilog', 'iscas', 'epfl']",None
20,https://github.com/sunyata000/PODES-M0O.git,2020-01-27 02:51:52+00:00,A VerilogHDL MCU Core based ARMv6 Cortex-M0,7,sunyata000/PODES-M0O,236409836,Verilog,PODES-M0O,2745,16,2024-03-26 14:38:14+00:00,[],https://api.github.com/licenses/lgpl-3.0
21,https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP.git,2020-01-29 12:29:09+00:00,It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP  along with APB interface support. ,4,samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP,236977199,Verilog,MAXVY_MIPI_I3C_Basic_Master_Controller_IP,2609,14,2024-03-11 13:07:49+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/mufpga/MicroFPGA.git,2020-01-31 10:31:38+00:00,"Electronic control of microscope elements (camera/laser triggering, TTL, PWM, servos, analog i/o) based on affordable FPGAs, integrated with Micro-Manager, Java, Python and LabView.",2,mufpga/MicroFPGA,237408261,Verilog,MicroFPGA,16928,14,2024-02-29 09:00:03+00:00,"['fpga', 'microscopy', 'hardware']",https://api.github.com/licenses/mit
23,https://github.com/dslu7733/verilog.git,2020-02-03 05:27:01+00:00,,7,dslu7733/verilog,237891655,Verilog,verilog,22,13,2024-03-13 10:11:22+00:00,[],None
24,https://github.com/SySS-Research/icebreaker-glitcher.git,2020-01-30 07:26:10+00:00,Simple voltage glitcher implementation for the iCEBreaker FPGA board,4,SySS-Research/icebreaker-glitcher,237160762,Verilog,icebreaker-glitcher,886,13,2023-02-15 13:42:11+00:00,"['glitching', 'it-security', 'fpga', 'icebreaker', 'ice40', 'ice40up5k', 'tool', 'security-tools', 'security-vulnerability', 'security']",
25,https://github.com/jotego/jt6295.git,2020-01-05 18:50:02+00:00,ADPCM decoder compatible with OKI 6295,3,jotego/jt6295,231961281,Verilog,jt6295,380,13,2024-04-10 14:14:00+00:00,[],https://api.github.com/licenses/gpl-3.0
26,https://github.com/hdl-util/vga-text-mode.git,2020-02-03 04:00:08+00:00,VGA-compatible text mode functionality,1,hdl-util/vga-text-mode,237881243,Verilog,vga-text-mode,18,12,2023-09-30 02:34:14+00:00,[],
27,https://github.com/Nitcloud/Two-way-voice-receiver.git,2020-01-29 02:17:18+00:00,2019Âπ¥ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõGÈ¢òÂèåË∑ØËØ≠Èü≥Ë∞ÉÈ¢ëÊé•Êî∂Êú∫ÁöÑFPGAÂÖ®ÂÆûÁé∞,2,Nitcloud/Two-way-voice-receiver,236886717,Verilog,Two-way-voice-receiver,22645,12,2024-03-28 14:48:31+00:00,[],None
28,https://github.com/ry/eecs151.git,2020-02-02 16:43:05+00:00,http://inst.eecs.berkeley.edu/~eecs151/fa19/,0,ry/eecs151,237802090,Verilog,eecs151,3,11,2023-09-07 14:10:13+00:00,[],None
29,https://github.com/lawrie/ulx3s_zx81.git,2020-01-13 12:42:27+00:00,ZX80/81 implementation for the Ulx3s,2,lawrie/ulx3s_zx81,233592905,Verilog,ulx3s_zx81,104,11,2022-07-18 18:24:00+00:00,[],None
30,https://github.com/MaoZhuoqi/Flappy-Bird.git,2020-01-07 12:02:31+00:00,Âü∫‰∫éFPGAÁöÑFlappy BirdÊ∏∏ÊàèÔºåÈÄöËøáVGAÊñπÂºèËæìÂá∫Âà∞Â±èÂπïÔºå‰ΩøÁî®AX301ÂºÄÂèëÊùø,1,MaoZhuoqi/Flappy-Bird,232315678,Verilog,Flappy-Bird,64,11,2024-04-12 02:37:07+00:00,[],None
31,https://github.com/skiphansen/panog2_nes.git,2020-01-05 00:47:50+00:00,Port of Brian Bennet's NES Emulator for the second generation Panologic thin client,3,skiphansen/panog2_nes,231849058,Verilog,panog2_nes,12613,10,2023-06-10 02:01:30+00:00,[],None
32,https://github.com/santhiyaskumar/FPGA_Codec2Encoder.git,2020-01-27 02:00:39+00:00,"Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.",5,santhiyaskumar/FPGA_Codec2Encoder,236404702,Verilog,FPGA_Codec2Encoder,781,10,2023-11-19 05:09:29+00:00,[],None
33,https://github.com/TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog.git,2020-01-21 18:47:00+00:00,RISC-V-5 stage pipelined in verilog,1,TheLeopardsH/RISC-V-5-stage-pipelined-in-verilog,235416074,Verilog,RISC-V-5-stage-pipelined-in-verilog,5045,10,2024-02-04 10:57:21+00:00,"['verilog', 'risc-v', 'pipeline-processor']",None
34,https://github.com/shuji-oh/PLI_TDC_for_CAN.git,2020-01-26 08:51:04+00:00,"""PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks"" ACM ASIACCS 2021",1,shuji-oh/PLI_TDC_for_CAN,236287715,Verilog,PLI_TDC_for_CAN,6671,9,2024-03-18 08:10:30+00:00,"['controller-area-network', 'ecu', 'tdc', 'fpga', 'intrusion-detection-system', 'in-vehicle-network']",https://api.github.com/licenses/mit
35,https://github.com/gergoerdi/clash-pong.git,2020-02-04 14:57:14+00:00,"Pong in Haskell / Clash, running as software using SDL and as hardware targeting FPGAs",9,gergoerdi/clash-pong,238232072,Verilog,clash-pong,112,9,2024-04-06 11:28:26+00:00,"['clash', 'haskell', 'fpga', 'pong-game', 'hardware']",https://api.github.com/licenses/mit
36,https://github.com/ealex/80386_fpga.git,2020-01-22 12:05:07+00:00,80386 and FPGA board,1,ealex/80386_fpga,235565033,Verilog,80386_fpga,122982,9,2023-05-29 07:53:57+00:00,[],https://api.github.com/licenses/mit
37,https://github.com/wisdom1972/MIPI_CSI_T20F169.git,2020-02-06 04:37:31+00:00,How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY,2,wisdom1972/MIPI_CSI_T20F169,238608533,Verilog,MIPI_CSI_T20F169,21861,8,2024-03-15 05:10:34+00:00,[],None
38,https://github.com/ChristopherChou/CPU31.git,2020-01-13 11:20:26+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ-31Êù°Êåá‰ª§ÁöÑMipsCPU,1,ChristopherChou/CPU31,233578777,Verilog,CPU31,19418,8,2023-06-05 04:44:41+00:00,[],None
39,https://github.com/cuttingedge191/HITCS-Digital_Logic.git,2020-01-10 09:12:24+00:00,ÂìàÂ∞îÊª®Â∑•‰∏öÂ§ßÂ≠¶Êï∞Â≠óÈÄªËæë‰∏éÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°ËØæÁ®ãÂ§ß‰Ωú‰∏ö‚Äî‚ÄîÁîµÂ≠êÂØÜÁ†ÅÈîÅËÆæËÆ°ÈÉ®ÂàÜ‰ª£Á†ÅÔºà2020ÁßãÔºâ,1,cuttingedge191/HITCS-Digital_Logic,233009586,Verilog,HITCS-Digital_Logic,10,8,2024-01-04 16:02:03+00:00,[],None
40,https://github.com/thejefflarson/little-cpu.git,2020-01-16 11:14:26+00:00,Little cpu in verilog.,0,thejefflarson/little-cpu,234303067,Verilog,little-cpu,277,8,2023-05-12 07:28:47+00:00,"['riscv', 'verilog', 'formal-verification']",https://api.github.com/licenses/mit
41,https://github.com/MiSTer-devel/AY-3-8500-MiSTer.git,2020-01-05 00:49:18+00:00,Port of AY-3-8500 to MiSTer,10,MiSTer-devel/AY-3-8500-MiSTer,231849173,Verilog,AY-3-8500-MiSTer,4467,8,2023-10-01 03:27:29+00:00,[],None
42,https://github.com/singhuu/CSC258.git,2020-01-27 22:38:33+00:00,,0,singhuu/CSC258,236611226,Verilog,CSC258,182837,7,2024-02-06 06:12:04+00:00,[],None
43,https://github.com/mist-devel/mist-modules.git,2020-01-21 16:12:34+00:00,Common modules for cores,8,mist-devel/mist-modules,235384855,Verilog,mist-modules,209,7,2024-04-02 15:07:13+00:00,[],None
44,https://github.com/JunnanLi/TuMan.git,2020-01-07 02:27:49+00:00,A Pipelined RISC-V Core,1,JunnanLi/TuMan,232225999,Verilog,TuMan,1248,6,2023-06-28 00:25:43+00:00,"['fpga', 'verilog', 'riscv', 'pipelined-processors']",https://api.github.com/licenses/apache-2.0
45,https://github.com/JasonCarter92/16QAM-Transmitter-Reciever.git,2020-01-14 17:04:22+00:00,"DSP University Project - Matlab, Simulations, and Verilog Files",2,JasonCarter92/16QAM-Transmitter-Reciever,233892313,Verilog,16QAM-Transmitter-Reciever,43,6,2024-02-29 06:41:49+00:00,[],None
46,https://github.com/SimDaSong/4-bit-cpu.git,2020-01-27 08:19:46+00:00,"4 bit CPU (logisim, verilog)",1,SimDaSong/4-bit-cpu,236445726,Verilog,4-bit-cpu,822,6,2023-10-28 07:44:26+00:00,"['logisim', 'verilog', 'cpu']",None
47,https://github.com/obilaniu/MVU.git,2020-01-23 19:06:51+00:00,Neural Network accelerator powered by MVUs and RISC-V.,4,obilaniu/MVU,235866100,Verilog,MVU,880,6,2024-02-23 15:50:47+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/atomminer/am01.git,2020-01-15 09:28:40+00:00,AtomMiner AM01 hardware information and fpga development guide,7,atomminer/am01,234045365,Verilog,am01,2034,6,2024-03-31 16:48:13+00:00,[],https://api.github.com/licenses/gpl-3.0
49,https://github.com/sprout-uci/APEX.git,2020-02-05 21:18:31+00:00,APEX: A Verified Architecture for Proofs of Execution on Remote Devices under Full Software Compromise,3,sprout-uci/APEX,238550705,Verilog,APEX,8124,6,2023-11-11 14:23:28+00:00,[],None
50,https://github.com/kutaykoylan/MIPS_Processor_in_Verilog.git,2020-01-04 17:09:54+00:00,"add,sub,and,or,lw,sw,or,beq,j,slt,bne,bgtz,blez,bltz,bgez,jr,nor,addi,andi,ori,jal",0,kutaykoylan/MIPS_Processor_in_Verilog,231799519,Verilog,MIPS_Processor_in_Verilog,9,5,2022-12-20 21:08:14+00:00,[],None
51,https://github.com/bruceDuand/systolic_array_mac.git,2020-02-06 15:58:37+00:00,,1,bruceDuand/systolic_array_mac,238726707,Verilog,systolic_array_mac,3,5,2022-02-24 07:17:24+00:00,[],None
52,https://github.com/hsnaves/ben_eater_computer.git,2020-01-05 22:12:41+00:00,FPGA implementation of Ben Eater's 8-bit breadboard computer,0,hsnaves/ben_eater_computer,231982812,Verilog,ben_eater_computer,17,5,2021-10-17 20:06:26+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/HackerFoo/nitefury-popr.git,2020-01-14 04:28:25+00:00,,1,HackerFoo/nitefury-popr,233756391,Verilog,nitefury-popr,37,5,2023-02-28 14:21:54+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/hsg027/Image-processing-using-Basys3-FPGA-board.git,2020-01-26 00:21:38+00:00,Here I present verilog code to do average blurring of Gray scale image using Basys3 FPGA board,0,hsg027/Image-processing-using-Basys3-FPGA-board,236248516,Verilog,Image-processing-using-Basys3-FPGA-board,13,5,2024-03-19 05:54:53+00:00,[],None
55,https://github.com/Asfagus/Pong_game.git,2020-01-20 00:53:28+00:00,Pong game written in Verilog implemented on DE-10 Lite FPGA Board,1,Asfagus/Pong_game,234991582,Verilog,Pong_game,11,5,2023-12-08 00:44:15+00:00,[],None
56,https://github.com/7enTropy7/Artix_7.git,2020-01-15 07:04:21+00:00,My experiments with Nexys4 DDR Artix-7 FPGA Board,3,7enTropy7/Artix_7,234019548,Verilog,Artix_7,32,5,2023-11-27 06:42:05+00:00,"['fpga-programming', 'verilog', 'nexys4ddr', 'artix-7', 'verilog-project']",None
57,https://github.com/Nitcloud/Two-way-voice-transmitter.git,2020-01-31 15:25:54+00:00,2019Âπ¥ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõGÈ¢òÂèåË∑ØËØ≠Èü≥Ë∞ÉÈ¢ëÂèëÂ∞ÑÊú∫ÁöÑFPGAÁöÑÂÖ®ÂÆûÁé∞,1,Nitcloud/Two-way-voice-transmitter,237457575,Verilog,Two-way-voice-transmitter,14917,5,2024-01-12 03:48:21+00:00,[],None
58,https://github.com/TheProgrammerIncarnate/AY-3-8500-MiSTer.git,2020-01-04 01:21:18+00:00,Port of AY-3-8500 core to MiSTer,1,TheProgrammerIncarnate/AY-3-8500-MiSTer,231691181,Verilog,AY-3-8500-MiSTer,723,5,2023-12-19 11:04:49+00:00,[],None
59,https://github.com/cpu-dev/jacaranda-8.git,2020-01-04 08:51:25+00:00,A basic 8-bit processor for education,1,cpu-dev/jacaranda-8,231734642,Verilog,jacaranda-8,301,4,2023-06-10 03:28:26+00:00,[],None
60,https://github.com/krishna-swaroop/Image-Compression-Algorithms.git,2020-01-11 13:37:51+00:00,Compilation of codes to arrive at a technical ability to develop a proprietary algorithm for CCSDS Image compression Standard.,0,krishna-swaroop/Image-Compression-Algorithms,233237439,Verilog,Image-Compression-Algorithms,15492,4,2024-01-28 19:17:17+00:00,[],None
61,https://github.com/JamesLiao714/FPGA_project.git,2020-01-09 06:29:18+00:00,,0,JamesLiao714/FPGA_project,232738723,Verilog,FPGA_project,5688,4,2022-02-23 11:23:37+00:00,[],None
62,https://github.com/goran-mahovlic/GPDI_mirror.git,2020-01-04 16:08:35+00:00,,0,goran-mahovlic/GPDI_mirror,231791148,Verilog,GPDI_mirror,5,4,2022-07-17 21:30:01+00:00,[],None
63,https://github.com/getlanced/FPGA-Otsu.git,2020-01-18 04:46:04+00:00,Verilog Implementation of Otsu's algorithm,1,getlanced/FPGA-Otsu,234682747,Verilog,FPGA-Otsu,2229,4,2023-06-07 02:16:35+00:00,[],None
64,https://github.com/ys-zong/FPGA-CPU54.git,2020-01-12 12:24:00+00:00,MIPS CPU on FPGA Nexys4 (54 intrs),0,ys-zong/FPGA-CPU54,233388459,Verilog,FPGA-CPU54,42816,4,2023-06-28 06:46:54+00:00,[],https://api.github.com/licenses/mit
65,https://github.com/OFS/opae-sim.git,2020-01-30 21:19:54+00:00,,11,OFS/opae-sim,237307883,Verilog,opae-sim,1478,4,2024-01-07 06:15:41+00:00,[],https://api.github.com/licenses/bsd-3-clause
66,https://github.com/EECS150/fpga_labs_sp20.git,2020-01-21 00:02:34+00:00,FPGA lab skeleton files and specs for EECS 151/251A Spring 2020,4,EECS150/fpga_labs_sp20,235222003,Verilog,fpga_labs_sp20,8773,4,2024-03-15 05:56:58+00:00,[],None
67,https://github.com/darklyght/RISC-V-on-Zynq-7000.git,2020-01-31 18:44:37+00:00,,1,darklyght/RISC-V-on-Zynq-7000,237494257,Verilog,RISC-V-on-Zynq-7000,8705,4,2022-11-13 21:11:24+00:00,[],None
68,https://github.com/wisdom1972/ManchesterIP.git,2020-02-01 13:52:46+00:00,Trion FPGA ManchesterIP Solution based on LVDS interface,4,wisdom1972/ManchesterIP,237621927,Verilog,ManchesterIP,25997,4,2023-08-09 03:40:44+00:00,[],None
69,https://github.com/ElectronAsh/CPS_MiSTer_new.git,2020-01-12 19:35:10+00:00,"CPS core WIP for MiSTer. Now using the newer framework, using the GBA core as a template.",0,ElectronAsh/CPS_MiSTer_new,233447244,Verilog,CPS_MiSTer_new,23000,4,2022-04-12 07:11:11+00:00,[],https://api.github.com/licenses/gpl-2.0
70,https://github.com/MiSTer-devel/Chip8_MiSTer.git,2020-02-05 17:13:13+00:00,CHIP-8 for MiSTer,1,MiSTer-devel/Chip8_MiSTer,238505567,Verilog,Chip8_MiSTer,2506,4,2023-08-18 20:24:28+00:00,[],None
71,https://github.com/Jiaxin-Lu/RISCV-CPU.git,2020-01-10 14:58:26+00:00,"A naive RISC-V CPU with standard 5-stage pipeline, implemented in Verilog HDL",1,Jiaxin-Lu/RISCV-CPU,233069829,Verilog,RISCV-CPU,663,3,2023-05-14 13:06:46+00:00,[],None
72,https://github.com/ammar89/Digital-System-Design-with-Verilog-HDL.git,2020-02-01 10:21:07+00:00,Digital System Design with Verilog course material,0,ammar89/Digital-System-Design-with-Verilog-HDL,237597329,Verilog,Digital-System-Design-with-Verilog-HDL,1860,3,2020-02-28 22:34:42+00:00,[],None
73,https://github.com/yueyang0115/Duke-ECE-550.git,2020-02-07 20:15:24+00:00,,6,yueyang0115/Duke-ECE-550,239014765,Verilog,Duke-ECE-550,1571,3,2023-09-11 01:45:03+00:00,[],None
74,https://github.com/jhughes1010/6526cia.git,2020-02-05 12:32:10+00:00,6526 complex interface adapter FPGA,0,jhughes1010/6526cia,238445852,Verilog,6526cia,685,3,2022-12-31 17:05:05+00:00,[],None
75,https://github.com/danerwilliams/PacmanRemixHLSM.git,2020-01-25 01:49:08+00:00,üéÆ Verilog HLSM that makes a Pacman-esque game,0,danerwilliams/PacmanRemixHLSM,236113026,Verilog,PacmanRemixHLSM,7487,3,2020-07-23 03:15:59+00:00,[],None
76,https://github.com/joelsanchezmoreno/MIRI_PA_core.git,2020-01-14 15:28:11+00:00,,0,joelsanchezmoreno/MIRI_PA_core,233872496,Verilog,MIRI_PA_core,2912,3,2023-03-02 04:21:19+00:00,[],https://api.github.com/licenses/gpl-3.0
77,https://github.com/Yazmau/Verilog-Game-Tetris.git,2020-01-15 01:32:04+00:00,A tetris-game on screen using verilog.,1,Yazmau/Verilog-Game-Tetris,233971766,Verilog,Verilog-Game-Tetris,1363,3,2023-12-27 14:03:07+00:00,"['hardware', 'verilog', 'basys3-fpga', 'artix-7', 'tetris-game']",None
78,https://github.com/zyongye/LC-3.git,2020-01-12 01:24:55+00:00,"Verilog Realization of Little Computer 3, a processor used for book ""Intro to Computing Systems""",0,zyongye/LC-3,233321634,Verilog,LC-3,13,3,2022-12-08 18:40:08+00:00,[],None
79,https://github.com/bmartini/skid-buffer.git,2020-02-05 12:21:56+00:00,Verilog Skid Buffer,2,bmartini/skid-buffer,238443889,Verilog,skid-buffer,6,3,2023-05-13 21:05:24+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/zhangzek/uart_in_verilog.git,2020-02-03 10:02:32+00:00,uart‰∏≤Âè£ÈÄö‰ø°VerilogÂÆûÁé∞,0,zhangzek/uart_in_verilog,237934951,Verilog,uart_in_verilog,1151,3,2023-11-23 05:34:15+00:00,[],None
81,https://github.com/wisdom1972/ram_pll_test.git,2020-01-30 05:13:21+00:00,How to use Efinix FPGA Block RAM and PLL for FPGA design,2,wisdom1972/ram_pll_test,237143943,Verilog,ram_pll_test,73511,3,2023-05-16 06:54:57+00:00,[],None
82,https://github.com/SamueleGerminiani/subplatform.git,2020-01-10 08:05:39+00:00,SVT,1,SamueleGerminiani/subplatform,232997046,Verilog,subplatform,62861,3,2021-11-02 09:33:41+00:00,[],None
83,https://github.com/lawrie/jupiter_ace.git,2020-01-08 17:03:30+00:00,Jupiter Ace for the Ulx3s,2,lawrie/jupiter_ace,232614240,Verilog,jupiter_ace,74,3,2023-10-19 17:13:08+00:00,[],None
84,https://github.com/hercules8088/DAC_Spartan3E.git,2020-01-06 11:16:02+00:00,,0,hercules8088/DAC_Spartan3E,232084999,Verilog,DAC_Spartan3E,7,2,2020-09-04 10:25:20+00:00,[],None
85,https://github.com/KausikN/BTech_ComputerArchVerilog_Files.git,2020-01-07 16:50:49+00:00,BTech Computer Architecture Verilog Files,0,KausikN/BTech_ComputerArchVerilog_Files,232371468,Verilog,BTech_ComputerArchVerilog_Files,17723,2,2023-09-26 06:21:57+00:00,[],None
86,https://github.com/llldy1012/Study.git,2020-01-14 08:25:43+00:00,study,0,llldy1012/Study,233792642,Verilog,Study,77,2,2021-04-19 08:56:51+00:00,[],None
87,https://github.com/fulingyue/CPU.git,2020-01-26 23:09:31+00:00,2019 Computer System Project written in verilog,0,fulingyue/CPU,236389267,Verilog,CPU,9,2,2023-06-29 22:18:11+00:00,[],None
88,https://github.com/YuunqiLiu/uhdl_dev.git,2020-01-30 10:25:36+00:00,,1,YuunqiLiu/uhdl_dev,237189110,Verilog,uhdl_dev,6941,2,2022-08-10 15:19:18+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/hamedsteiner/Cosine-Calculator.git,2020-01-24 21:21:56+00:00,Calculating Cos(x) using Taylor expansion series (Digital Logic Design),0,hamedsteiner/Cosine-Calculator,236085764,Verilog,Cosine-Calculator,723,2,2020-10-18 21:50:01+00:00,[],None
90,https://github.com/connorpds/32bitAdder.git,2020-01-22 23:24:20+00:00,DLX Pipeline CPU,0,connorpds/32bitAdder,235687842,Verilog,32bitAdder,4650,2,2020-04-29 15:01:08+00:00,[],None
91,https://github.com/raindroid/ECE342.git,2020-01-12 00:00:41+00:00,2020 ECE 342 Labs,0,raindroid/ECE342,233314308,Verilog,ECE342,19292,2,2020-09-29 21:05:02+00:00,[],None
92,https://github.com/jnfem112/CA2018FALL.git,2020-01-08 14:37:01+00:00,NTU - Computer Architecture (2018 Fall),1,jnfem112/CA2018FALL,232583880,Verilog,CA2018FALL,5709,2,2023-11-07 15:28:21+00:00,[],None
93,https://github.com/vale5230/Snake-Game-in-FPGA.git,2020-01-07 05:49:14+00:00,ÈÄôÊòØ‰∏ÄÂÄãÁî®VerilogÈñãÁôºÁöÑË≤™È£üËõáÈÅäÊà≤,0,vale5230/Snake-Game-in-FPGA,232252221,Verilog,Snake-Game-in-FPGA,22432,2,2024-01-01 13:27:39+00:00,[],None
94,https://github.com/ZenghaoWang/ILoveVerilog.git,2020-02-01 18:05:41+00:00,CSC258 Lab code,0,ZenghaoWang/ILoveVerilog,237655855,Verilog,ILoveVerilog,25850,2,2023-03-09 01:34:50+00:00,[],None
95,https://github.com/reed-foster/fpga-pitch-shifter.git,2020-01-16 04:20:00+00:00,an implementation of autotune on an FPGA,0,reed-foster/fpga-pitch-shifter,234233996,Verilog,fpga-pitch-shifter,126533,2,2024-01-13 05:23:06+00:00,[],None
96,https://github.com/NeoChen1024/Aeon-K12-FPGA-Miner.git,2020-01-05 15:18:54+00:00,A WIP Aeon K12 PoW Algorithm FPGA Miner core,1,NeoChen1024/Aeon-K12-FPGA-Miner,231936097,Verilog,Aeon-K12-FPGA-Miner,510,2,2023-05-27 19:26:26+00:00,[],
97,https://github.com/vlvassilev/ice4pi.git,2020-01-29 15:50:40+00:00,KiCAD project of a Pi Hat with ice40hx1k FPGA,1,vlvassilev/ice4pi,237020987,Verilog,ice4pi,893,2,2022-08-24 14:36:14+00:00,[],
98,https://github.com/splinedrive/fpga_neo_pixel.git,2020-01-31 21:36:21+00:00,My approach is using a SPI to collect 24-RGBs-Strips-Data and a SYNC from a impeded SoC.  Another approach I came up with is to reuse the Adafruit-Neopixel-Library.  I attached my FPGA_NeoPixel.h file. Technically it inherits from Adafruit_NeoPixel and overwrites  the void show() with SPI-Code so you are able to use the methods from Adafruit_Neopixel to set  leds or calculate color spaces. I have tested it on an Arduiono-Nano but it is easy to  port the Libs to other SoCs.,0,splinedrive/fpga_neo_pixel,237520232,Verilog,fpga_neo_pixel,25,2,2023-07-11 03:17:47+00:00,"['adafruit-neopixel', 'fpga-neopixel', 'spi', 'leds', 'ws2812', 'verilog']",https://api.github.com/licenses/isc
99,https://github.com/16oh4/IEEE754AdderASIC.git,2020-01-10 02:02:49+00:00,"The design of an ASIC to calculate the addition of two, 32-bit IEEE754 encoded numbers stored in embedded registers.",0,16oh4/IEEE754AdderASIC,232944887,Verilog,IEEE754AdderASIC,594,2,2022-06-23 19:57:23+00:00,[],None
100,https://github.com/KanaHayama/TemperatureControl.git,2020-01-27 22:43:12+00:00,A FPGA program controls the temperature by heating the cement resistor or using a fan to blow air.,1,KanaHayama/TemperatureControl,236611871,Verilog,TemperatureControl,9347,2,2023-06-01 04:01:27+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/shehabeldeenibrahim/RV32IC-RTL-modeling-and-Verification.git,2020-01-24 02:29:55+00:00,,1,shehabeldeenibrahim/RV32IC-RTL-modeling-and-Verification,235927229,Verilog,RV32IC-RTL-modeling-and-Verification,30,2,2023-04-05 08:42:20+00:00,[],None
102,https://github.com/yishiyu/mipscpu.git,2020-01-08 13:44:35+00:00,cpus based on mips instruction set,0,yishiyu/mipscpu,232572756,Verilog,mipscpu,50,2,2024-02-05 09:53:50+00:00,[],https://api.github.com/licenses/gpl-3.0
103,https://github.com/tripat67/RobisAngels.git,2020-02-06 20:56:24+00:00,,0,tripat67/RobisAngels,238783070,Verilog,RobisAngels,10566,2,2020-05-09 23:17:33+00:00,[],None
104,https://github.com/helix-osu-firmware/spi-bootload.git,2020-01-21 22:18:18+00:00,Core for writing/reading SPI flash and reloading firmware,2,helix-osu-firmware/spi-bootload,235452692,Verilog,spi-bootload,349,2,2022-06-10 17:06:38+00:00,[],None
105,https://github.com/Strato75/FPGACorrelator.git,2020-02-05 10:27:14+00:00,FPGA backend correlator for the microwave holography system installed on the Sardinia Radio Telescope (SRT),1,Strato75/FPGACorrelator,238423518,Verilog,FPGACorrelator,554,2,2024-02-05 08:16:32+00:00,"['fpga', 'verilog', 'python', 'correlator', 'radioastronomy', 'srt', 'sardinia', 'sardinia-radio-telescope', 'fpga-development', 'backend', 'microwave-holography']",None
106,https://github.com/BiliouriV/Gray-Counter-FPGA.git,2020-01-09 01:01:28+00:00,,1,BiliouriV/Gray-Counter-FPGA,232691356,Verilog,Gray-Counter-FPGA,676,2,2020-06-19 14:44:36+00:00,[],None
107,https://github.com/mgwang37/BandwidthControl.git,2020-01-14 09:17:17+00:00,Multi-Stream Ethernet Bandwidth Control,0,mgwang37/BandwidthControl,233802393,Verilog,BandwidthControl,27,2,2022-05-19 07:18:36+00:00,[],https://api.github.com/licenses/gpl-3.0
108,https://github.com/ihansam/2020_winter_proj.git,2020-01-18 08:41:12+00:00,Implement Precision Scalable Multiplier-Accumulator Unit for Deep Learning Acceleration,0,ihansam/2020_winter_proj,234705752,Verilog,2020_winter_proj,528,2,2022-11-05 08:29:38+00:00,[],None
109,https://github.com/yychdu/FPGA_elevator.git,2020-01-24 14:30:22+00:00,Âü∫‰∫éFPGAÁöÑÁîµÊ¢ØÊéßÂà∂Âô®  ,0,yychdu/FPGA_elevator,236017944,Verilog,FPGA_elevator,11378,2,2022-04-05 05:43:13+00:00,[],None
110,https://github.com/Jon-S-Hall/Pipelined-RISC_V-Processor.git,2020-01-09 17:47:08+00:00,Pipelined RISC_V Processor,0,Jon-S-Hall/Pipelined-RISC_V-Processor,232869497,Verilog,Pipelined-RISC_V-Processor,18,2,2020-06-05 01:53:18+00:00,[],None
111,https://github.com/lootr5858/UART_APB.git,2020-01-21 09:14:13+00:00,,0,lootr5858/UART_APB,235298779,Verilog,UART_APB,13,2,2022-08-26 11:29:25+00:00,[],None
112,https://github.com/ys-zong/FPGA-CPU.git,2020-01-12 12:09:43+00:00,MIPS cpu on FPGA Nexys4 (31 instrs ),1,ys-zong/FPGA-CPU,233386688,Verilog,FPGA-CPU,20886,2,2022-07-12 13:21:12+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/jpszczolowski/des-verilog.git,2020-01-05 22:19:29+00:00,Implementation of DES cipher written in Verilog.,0,jpszczolowski/des-verilog,231983431,Verilog,des-verilog,19,2,2023-06-28 08:17:14+00:00,[],None
114,https://github.com/nadimelhelou/single-cycle-processor-risc-v.git,2020-01-29 20:05:19+00:00,Single cycle RISC-V CPU using Verilog,0,nadimelhelou/single-cycle-processor-risc-v,237071581,Verilog,single-cycle-processor-risc-v,12,2,2022-04-06 08:27:19+00:00,[],None
115,https://github.com/alanswx/Arcade-Tempest_MiSTer.git,2020-02-07 23:32:41+00:00,,0,alanswx/Arcade-Tempest_MiSTer,239040926,Verilog,Arcade-Tempest_MiSTer,426,2,2022-09-18 23:16:53+00:00,[],None
116,https://github.com/MiSTer-devel/Arcade-Ultratank_MiSTer.git,2020-01-28 06:44:11+00:00,Ultratank core for MiSTer ,5,MiSTer-devel/Arcade-Ultratank_MiSTer,236674586,Verilog,Arcade-Ultratank_MiSTer,3944,2,2021-11-19 08:20:44+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/kasyap-pasumarthy/ECE-564-Project.git,2020-01-08 18:32:56+00:00,Tanh module for LSTM ,0,kasyap-pasumarthy/ECE-564-Project,232631958,Verilog,ECE-564-Project,1912,2,2024-03-31 02:51:29+00:00,[],None
118,https://github.com/ErichWanzek2/Verilog_Comparator.git,2020-01-06 21:24:38+00:00,,1,ErichWanzek2/Verilog_Comparator,232188171,Verilog,Verilog_Comparator,1155,1,2022-05-23 03:55:30+00:00,[],None
119,https://github.com/yaminshweyee/CECS440.git,2020-01-26 07:29:10+00:00,,0,yaminshweyee/CECS440,236280816,Verilog,CECS440,17771,1,2020-05-08 04:58:00+00:00,[],None
120,https://github.com/Stavros/LedToggle.git,2020-02-03 12:39:03+00:00,An example for NIOS II processor to toggle a Led with a Button,1,Stavros/LedToggle,237961817,Verilog,LedToggle,13823,1,2023-09-07 05:41:37+00:00,"['vhdl', 'vhdl-code', 'nios-ii', 'c', 'fpga']",None
121,https://github.com/Jack0v/LCD1602.git,2020-01-10 22:22:22+00:00,Verilog module for LCD1602 (HD44780),0,Jack0v/LCD1602,233140152,Verilog,LCD1602,1816,1,2023-11-03 07:43:06+00:00,"['verilog', 'lcd1602']",None
122,https://github.com/secworks/xchacha.git,2020-01-14 10:28:38+00:00,Hardware implementation of the extended-nonce ChaCha stream cipher,1,secworks/xchacha,233816009,Verilog,xchacha,31,1,2022-01-29 23:23:15+00:00,[],https://api.github.com/licenses/bsd-2-clause
123,https://github.com/wisdom1972/BPI_M64_Trion_SPI.git,2020-02-06 14:05:59+00:00,Banana Pi M64 communicate with Efinix Trion FPAG double way based on SPI interface,1,wisdom1972/BPI_M64_Trion_SPI,238702753,Verilog,BPI_M64_Trion_SPI,18892,1,2020-05-18 17:10:07+00:00,[],None
124,https://github.com/Coded99/Test_Data_Generation_for_SBST_of_Microprocessors.git,2020-01-20 03:24:16+00:00,Using different combinations of test data to generate a test program for testing the execute module of the miniMIPS processor.,0,Coded99/Test_Data_Generation_for_SBST_of_Microprocessors,235010809,Verilog,Test_Data_Generation_for_SBST_of_Microprocessors,6456,1,2021-07-08 08:17:04+00:00,[],None
125,https://github.com/FalsitaFine/hardware-designs.git,2020-01-07 08:24:29+00:00,"Sample designs of hardware, including a simple multi-bit adder, a cpu and some memory designs.",0,FalsitaFine/hardware-designs,232278240,Verilog,hardware-designs,25,1,2020-08-15 06:12:36+00:00,[],None
126,https://github.com/Kevinkios/FPGA-binarized-neural-network-implementation.git,2020-01-23 12:33:30+00:00,this is a low power hardware neural network ,0,Kevinkios/FPGA-binarized-neural-network-implementation,235791297,Verilog,FPGA-binarized-neural-network-implementation,7,1,2021-11-05 06:23:18+00:00,[],None
127,https://github.com/ErichWanzek2/Verilog_Flip_Flop_Modules.git,2020-01-06 21:08:52+00:00,,0,ErichWanzek2/Verilog_Flip_Flop_Modules,232185813,Verilog,Verilog_Flip_Flop_Modules,4791,1,2022-05-23 03:55:24+00:00,[],None
128,https://github.com/16oh4/64BitArrayMultiplierASIC.git,2020-01-08 22:44:28+00:00,64-bit implementation of a Modular Array Multiplier ASIC,2,16oh4/64BitArrayMultiplierASIC,232674890,Verilog,64BitArrayMultiplierASIC,3244,1,2022-06-23 19:58:10+00:00,[],None
129,https://github.com/Lvwings/AFE-ADSDriveSystem.git,2020-01-11 06:58:11+00:00,A drive system for AFE0064 and ADS8363,1,Lvwings/AFE-ADSDriveSystem,233190266,Verilog,AFE-ADSDriveSystem,9107,1,2020-12-18 04:13:39+00:00,[],None
130,https://github.com/ljh415/Verilog_Breaking_Blocks_2019.git,2020-01-15 12:11:23+00:00,19ÎÖÑ_1ÌïôÍ∏∞_ ÏßëÏ†ÅÌöåÎ°úÏÑ§Í≥Ñ_Í∏∞ÎßêÌîÑÎ°úÏ†ùÌä∏,0,ljh415/Verilog_Breaking_Blocks_2019,234072968,Verilog,Verilog_Breaking_Blocks_2019,90,1,2023-02-28 17:17:49+00:00,[],None
131,https://github.com/Bazifrasool/AI-Processor.git,2020-02-02 09:07:40+00:00,AI processor emulated from Verilog Modules,0,Bazifrasool/AI-Processor,237745105,Verilog,AI-Processor,2075,1,2023-04-02 14:59:50+00:00,[],None
132,https://github.com/kalhorghazal/House-Price-Prediction-in-Verilog.git,2020-01-31 12:13:17+00:00,"üìà House Price Prediction in Verilog, Computer Architecture course, University of Tehran",0,kalhorghazal/House-Price-Prediction-in-Verilog,237423309,Verilog,House-Price-Prediction-in-Verilog,22,1,2021-05-13 21:53:57+00:00,"['linear-regression', 'verilog-hdl', 'dataloader', 'controller', 'datapath', 'house-price-prediction']",None
133,https://github.com/franhans/FPGA_Snake.git,2020-01-30 14:26:04+00:00,Snake Videogame for IceCore,0,franhans/FPGA_Snake,237230089,Verilog,FPGA_Snake,34414,1,2020-04-06 11:10:59+00:00,[],None
134,https://github.com/hamayelq/ECE3829LAB2.git,2020-01-22 15:49:23+00:00,,0,hamayelq/ECE3829LAB2,235606933,Verilog,ECE3829LAB2,4834,1,2021-03-07 16:31:14+00:00,[],None
135,https://github.com/zuki/retro-v.git,2020-01-31 07:21:26+00:00,clone of https://gitlab.com/shaos/retro-v,0,zuki/retro-v,237380077,Verilog,retro-v,194,1,2020-12-17 22:51:15+00:00,[],https://api.github.com/licenses/apache-2.0
136,https://github.com/16oh4/EuclidsAlgorithmProcessor.git,2020-01-08 23:49:40+00:00,A processor for calculating Euclid's algorithm in an Artix-7 FPGA on board a Nexys-4 DDR.,0,16oh4/EuclidsAlgorithmProcessor,232682802,Verilog,EuclidsAlgorithmProcessor,573,1,2022-06-23 19:57:59+00:00,[],None
137,https://github.com/Akhil-Kapadia/Project_Lab-1.git,2020-01-28 22:43:30+00:00,ECE 3331 project lab 1: Github for code used in programming circuits. ,1,Akhil-Kapadia/Project_Lab-1,236858809,Verilog,Project_Lab-1,108,1,2023-03-16 14:07:15+00:00,[],None
138,https://github.com/saramorimoto/SPIKids.git,2020-01-21 18:20:13+00:00,,0,saramorimoto/SPIKids,235410933,Verilog,SPIKids,5,1,2021-01-10 02:36:09+00:00,[],None
139,https://github.com/yaminshweyee/CECS301.git,2020-01-26 07:58:50+00:00,,0,yaminshweyee/CECS301,236283266,Verilog,CECS301,802,1,2020-01-26 08:05:14+00:00,[],None
140,https://github.com/oshablue/fpga-rscpt-up5k.git,2020-01-22 22:27:12+00:00,Demo experimental code for the Lattice Semi up5k sg48 chip as implemented in the HDL-0108-RSCPT OshaBlue 8-Channel Ultrasound Hardware using AtomIDE apio icestorm tools,0,oshablue/fpga-rscpt-up5k,235680112,Verilog,fpga-rscpt-up5k,77,1,2020-12-14 13:56:08+00:00,[],
141,https://github.com/mudit-dhawan/verilogCodes.git,2020-01-10 12:59:38+00:00,,0,mudit-dhawan/verilogCodes,233047582,Verilog,verilogCodes,8,1,2021-09-30 08:28:30+00:00,[],None
142,https://github.com/joanmaga/MIPS-Pipelined-Processor.git,2020-01-20 23:11:46+00:00,5-Stage MIPS Pipelined Processor,0,joanmaga/MIPS-Pipelined-Processor,235216323,Verilog,MIPS-Pipelined-Processor,163,1,2020-01-20 23:47:43+00:00,[],None
143,https://github.com/Floyd-Fish/regHeap-Simulation.git,2020-01-31 12:03:45+00:00,ËØ•È°πÁõÆÂÆûÁé∞‰∫Ü‰∏Ä‰∏™32ÁªÑ32‰ΩçÂØÑÂ≠òÂô®Â†ÜÁöÑÁ∫ØËΩØ‰ª∂ÂÆûÁé∞ÔºåÂπ∂ÂèØ‰ª•ÈÄöËøáGTKWaveÊü•Áúã‰ªøÁúüÊ≥¢ÂΩ¢ ,1,Floyd-Fish/regHeap-Simulation,237421902,Verilog,regHeap-Simulation,168,1,2022-06-29 22:17:06+00:00,[],None
144,https://github.com/sajattack/Chip8_MiSTer.git,2020-02-04 23:52:51+00:00,Chip8/SuperChip for MiSTer FPGA platform,0,sajattack/Chip8_MiSTer,238331345,Verilog,Chip8_MiSTer,992,1,2023-07-22 00:04:39+00:00,[],None
145,https://github.com/yongshuo-Z/FPGA-3LevelCpu.git,2020-01-12 12:41:47+00:00,static pipeline CPU on FPGA with three level storage,0,yongshuo-Z/FPGA-3LevelCpu,233390718,Verilog,FPGA-3LevelCpu,3087,1,2021-11-19 05:00:35+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/moelshabshiri/riscVprocessor.git,2020-01-14 16:13:30+00:00,Developed a pipelined datapath block diagram and Verilog description supporting the entirety of RV32I instructions.,0,moelshabshiri/riscVprocessor,233881975,Verilog,riscVprocessor,1229,1,2020-10-09 03:29:01+00:00,[],None
147,https://github.com/yadavUjjwal/Image-Processing-in-Verilog.git,2020-01-10 18:36:22+00:00,,0,yadavUjjwal/Image-Processing-in-Verilog,233108504,Verilog,Image-Processing-in-Verilog,10,1,2020-10-29 02:48:48+00:00,[],None
148,https://github.com/smrmodares/verilog_serial_master_slave.git,2020-02-02 08:08:12+00:00,,0,smrmodares/verilog_serial_master_slave,237738892,Verilog,verilog_serial_master_slave,33,1,2023-04-11 22:15:43+00:00,[],None
149,https://github.com/cornell-brg/basejump_stl.git,2020-01-25 03:58:12+00:00,Our clone of https://github.com/bespoke-silicon-group/basejump_stl,2,cornell-brg/basejump_stl,236122917,Verilog,basejump_stl,5394,1,2023-11-30 05:44:09+00:00,[],
150,https://github.com/0x6770/DECA_4.git,2020-01-31 22:25:02+00:00,,0,0x6770/DECA_4,237526658,Verilog,DECA_4,528,1,2022-01-03 18:42:12+00:00,[],None
151,https://github.com/aijayadams/ws2812-fpga-driver.git,2020-01-29 23:41:40+00:00,An FPGA design for driving a string of ws2812 RGB leds,0,aijayadams/ws2812-fpga-driver,237104616,Verilog,ws2812-fpga-driver,6,1,2022-04-04 23:22:48+00:00,[],None
152,https://github.com/ZzzzzzS/FPGA_DDS.git,2020-01-27 15:47:07+00:00,‰ΩøÁî®FPGAËøõË°åÁõ¥Êé•Êï∞Â≠óÂêàÊàêDDS,1,ZzzzzzS/FPGA_DDS,236526716,Verilog,FPGA_DDS,60166,1,2022-12-11 01:44:05+00:00,[],None
153,https://github.com/PragmaticCoder/nios2RTOS.git,2020-01-04 22:13:27+00:00,Real-Time Operating System,0,PragmaticCoder/nios2RTOS,231835779,Verilog,nios2RTOS,39958,1,2021-10-12 11:26:42+00:00,[],https://api.github.com/licenses/mit
154,https://github.com/s106321059/finalproject.git,2020-01-07 08:24:30+00:00,,0,s106321059/finalproject,232278245,Verilog,finalproject,4915,1,2020-01-07 09:32:15+00:00,[],None
155,https://github.com/ErichWanzek2/Verilog_Multiplexer.git,2020-01-06 21:17:20+00:00,,0,ErichWanzek2/Verilog_Multiplexer,232187067,Verilog,Verilog_Multiplexer,4295,1,2022-05-23 03:55:28+00:00,[],None
156,https://github.com/16oh4/ALU4FPGA.git,2020-01-08 23:56:42+00:00,A 16-bit Arithmetic Logic Unit implemented on a Nexys-4 DDR board for an Artix-7 FPGA.,0,16oh4/ALU4FPGA,232683658,Verilog,ALU4FPGA,724,1,2022-06-23 19:57:54+00:00,[],None
157,https://github.com/Neuromod/FM-Transmitter.git,2020-01-12 00:47:34+00:00,Verilog FM-Transmitter,0,Neuromod/FM-Transmitter,233318424,Verilog,FM-Transmitter,65316,1,2020-12-13 01:53:38+00:00,[],None
158,https://github.com/NazarVolynko/FM_transmmiter_FPGA_with_microphone.git,2020-01-09 09:37:31+00:00,,2,NazarVolynko/FM_transmmiter_FPGA_with_microphone,232773523,Verilog,FM_transmmiter_FPGA_with_microphone,1499,1,2022-12-21 14:35:54+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/UkcaGreen/Verilog-Assignments.git,2020-01-25 13:10:18+00:00,"Number of preliminary assingnments of digital design course lab. Verilog codes, test benches, and project reports.",0,UkcaGreen/Verilog-Assignments,236171774,Verilog,Verilog-Assignments,2684,1,2022-05-23 11:50:07+00:00,[],None
160,https://github.com/wisdom1972/multi_image.git,2020-02-01 05:57:43+00:00,How to use Efinix FPGA multi image configuration function,1,wisdom1972/multi_image,237570034,Verilog,multi_image,26151,1,2020-05-18 17:06:33+00:00,[],None
161,https://github.com/saghajani/MIPS-multicycle.git,2020-02-03 09:20:59+00:00,Implementing Datapath and Controller of MIPS multicycle processor with Verilog,0,saghajani/MIPS-multicycle,237927381,Verilog,MIPS-multicycle,21,1,2022-01-03 00:22:14+00:00,[],https://api.github.com/licenses/gpl-3.0
162,https://github.com/ErichWanzek2/Verilog_Seven_Segment_Display.git,2020-01-06 21:21:27+00:00,,0,ErichWanzek2/Verilog_Seven_Segment_Display,232187706,Verilog,Verilog_Seven_Segment_Display,4237,1,2022-05-23 03:55:30+00:00,[],None
163,https://github.com/Jorra04/EECS2021-Labs.git,2020-01-20 23:45:27+00:00,EECS 2021 Lab Tasks,0,Jorra04/EECS2021-Labs,235220151,Verilog,EECS2021-Labs,364,1,2023-10-30 17:09:25+00:00,[],None
164,https://github.com/AnitaGhandehari/ASIC_FPGA_Projects.git,2020-02-01 13:05:16+00:00,ASIC_FPGA_Projects,1,AnitaGhandehari/ASIC_FPGA_Projects,237616128,Verilog,ASIC_FPGA_Projects,166628,1,2021-01-04 13:24:25+00:00,[],None
165,https://github.com/skswe/FPGA-Audio-Synth.git,2020-02-01 16:37:47+00:00,A mini audio synthesizer that can be run on an Altera DE1-SoC FPGA controlled by a PS-2 Keyboard,0,skswe/FPGA-Audio-Synth,237644288,Verilog,FPGA-Audio-Synth,46,1,2020-12-09 09:27:28+00:00,[],None
166,https://github.com/azarmadr/uart_verif.git,2020-01-06 12:40:33+00:00,,0,azarmadr/uart_verif,232098158,Verilog,uart_verif,50,1,2022-04-19 22:43:08+00:00,[],None
167,https://github.com/vipul43/RISC_V_architecture_design.git,2020-02-04 15:49:50+00:00,designing RISC-V architecture using Verilog HDL in XILINX VIVADO PC SUITE,0,vipul43/RISC_V_architecture_design,238243595,Verilog,RISC_V_architecture_design,2250,1,2021-11-17 08:41:13+00:00,"['verilog-hdl', 'xilinx-vivado', 'riscv64', 'risc-varchitecture', 'datapath', 'controlpath', 'hennessy-and-patterson']",https://api.github.com/licenses/mit
168,https://github.com/agn77/mipspipeline.git,2020-02-05 05:35:26+00:00,Single Cycle Pipeline MIPS Processor,0,agn77/mipspipeline,238376086,Verilog,mipspipeline,118,1,2022-06-21 10:47:37+00:00,[],None
169,https://github.com/PineXmas/ECE540_Proj_02_Rojobot.git,2020-02-07 04:52:14+00:00,,0,PineXmas/ECE540_Proj_02_Rojobot,238846374,Verilog,ECE540_Proj_02_Rojobot,4014,1,2020-11-11 00:05:48+00:00,[],None
170,https://github.com/ErichWanzek2/Verilog_60secondtimer.git,2020-01-06 20:52:50+00:00,,0,ErichWanzek2/Verilog_60secondtimer,232183462,Verilog,Verilog_60secondtimer,520,1,2022-05-23 03:55:26+00:00,[],None
171,https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-8-square-.git,2020-01-20 06:45:14+00:00,,0,oakayasaroglu/Color-Matching-Game-on-FPGA-8-square-,235036141,Verilog,Color-Matching-Game-on-FPGA-8-square-,13,1,2022-12-14 21:02:22+00:00,[],None
172,https://github.com/Floyd-Fish/AZ-Processor.git,2020-01-29 13:32:56+00:00,Recording my studying experience.,0,Floyd-Fish/AZ-Processor,236989266,Verilog,AZ-Processor,188,1,2022-06-29 22:16:28+00:00,[],None
173,https://github.com/zhangzek/Hardware_implementation_of_Odd-even-sort_Algorithm.git,2020-01-05 13:55:06+00:00,Â•áÂÅ∂ÊéíÂ∫èÁÆóÊ≥ïÁöÑÁ°¨‰ª∂ÂÆûÁé∞,0,zhangzek/Hardware_implementation_of_Odd-even-sort_Algorithm,231924981,Verilog,Hardware_implementation_of_Odd-even-sort_Algorithm,366,1,2020-01-06 03:42:37+00:00,[],None
174,https://github.com/yanaginx/led_driver.git,2020-01-31 13:02:45+00:00,A small LED Driver project built on FPGA,0,yanaginx/led_driver,237431239,Verilog,led_driver,28,1,2020-04-19 03:41:22+00:00,[],https://api.github.com/licenses/gpl-3.0
175,https://github.com/amir78729/Logical-Circuits-Course-Final-Project.git,2020-01-28 23:49:15+00:00,My Logical Circuits course Final Project - Fall98(2019) - VERILOG,0,amir78729/Logical-Circuits-Course-Final-Project,236868038,Verilog,Logical-Circuits-Course-Final-Project,3694,1,2023-05-21 21:40:49+00:00,"['logical-circuits', 'verilog']",None
176,https://github.com/dinoljubic/PSDI-winddir.git,2020-01-10 00:31:38+00:00,Ultrasonic wind speed and direction sensor,1,dinoljubic/PSDI-winddir,232933059,Verilog,PSDI-winddir,706,1,2020-05-17 00:07:23+00:00,[],None
177,https://github.com/bit-hack/go_vt100.git,2020-01-15 10:10:08+00:00,A VT100 terminal on the NAND land go FPGA board,0,bit-hack/go_vt100,234052689,Verilog,go_vt100,13,1,2024-02-04 15:20:30+00:00,[],None
178,https://github.com/joonhosung/ECE241.git,2020-01-07 21:32:56+00:00,Labs for ECE241 - Digital Systems - Verilog,0,joonhosung/ECE241,232421414,Verilog,ECE241,364223,1,2022-11-21 08:28:03+00:00,[],None
179,https://github.com/16oh4/ProgrammableFIRASIC.git,2020-01-08 22:36:44+00:00,Programmable FIR Filter ASIC,0,16oh4/ProgrammableFIRASIC,232673858,Verilog,ProgrammableFIRASIC,1856,1,2022-06-23 19:57:35+00:00,[],None
180,https://github.com/m1geo/IV16-Numitron-Clock.git,2020-01-30 17:29:25+00:00,An FPGA based IV-16 Numitron Clock,1,m1geo/IV16-Numitron-Clock,237266791,Verilog,IV16-Numitron-Clock,24,1,2021-02-17 22:17:22+00:00,[],https://api.github.com/licenses/gpl-3.0
181,https://github.com/ramacha7/ECE-337.git,2020-01-17 17:18:16+00:00,,0,ramacha7/ECE-337,234598804,Verilog,ECE-337,5908,1,2021-06-23 03:21:25+00:00,[],None
182,https://github.com/keeenjii/MIPS-Inspired-Processor.git,2020-01-16 17:35:40+00:00,"Processador Implementado em verilog, na disciplina de Laborat√≥rio de Arquitetura e Organiza√ß√£o de Computadores",0,keeenjii/MIPS-Inspired-Processor,234375653,Verilog,MIPS-Inspired-Processor,3525,1,2020-08-26 22:47:02+00:00,[],None
183,https://github.com/Asfagus/Vending_Machine.git,2020-01-10 03:29:56+00:00,"In this project, we designed a vending machine using a Basys3 FPGA and a keypad. The vending machine consists of seven states and after each purchase, the vending machine will go back to the initial state. The vending machine is also capable of cancelling the item, dispensing change and notifying the consumer if the stock is unavailable.",0,Asfagus/Vending_Machine,232958017,Verilog,Vending_Machine,821,1,2020-10-27 13:16:31+00:00,[],None
184,https://github.com/16oh4/MultiplyAccumulateASIC.git,2020-01-08 23:04:59+00:00,A 32-bit implementation of a Multiply Accumulate in ASIC format using Cadence and Synopsys EDA tools.,0,16oh4/MultiplyAccumulateASIC,232677603,Verilog,MultiplyAccumulateASIC,1484,1,2022-06-23 19:58:06+00:00,[],None
185,https://github.com/wisdom1972/Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO.git,2020-01-17 12:01:36+00:00,Trion FPGA T20F256EVB connect with Raspberry Pi GPIO,1,wisdom1972/Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO,234539744,Verilog,Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO,10991,1,2020-05-18 17:00:03+00:00,[],https://api.github.com/licenses/gpl-3.0
186,https://github.com/BryanLu96/Verilog_Examples.git,2020-02-02 06:48:05+00:00,Here are some classic verilog application examples,0,BryanLu96/Verilog_Examples,237730974,Verilog,Verilog_Examples,161,1,2021-09-30 08:37:53+00:00,[],https://api.github.com/licenses/apache-2.0
187,https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-4-square-.git,2020-01-20 06:37:44+00:00,,0,oakayasaroglu/Color-Matching-Game-on-FPGA-4-square-,235034980,Verilog,Color-Matching-Game-on-FPGA-4-square-,5,1,2022-12-14 21:02:59+00:00,[],None
188,https://github.com/Rafajel29/Projects.git,2020-01-14 09:46:42+00:00,Reports of projects,0,Rafajel29/Projects,233808236,Verilog,Projects,436196,1,2021-04-13 14:13:18+00:00,[],None
189,https://github.com/kyle-p-may/cs552-modelsim-tutorial.git,2020-01-26 19:37:24+00:00,Starter files for the ModelSim tutorial for CS 552,0,kyle-p-may/cs552-modelsim-tutorial,236365345,Verilog,cs552-modelsim-tutorial,2582,1,2020-02-08 21:56:19+00:00,[],None
190,https://github.com/sophiewu7/ECE241-Final-Project---NS-Shaft-Game.git,2020-01-16 23:20:33+00:00,,0,sophiewu7/ECE241-Final-Project---NS-Shaft-Game,234430742,Verilog,ECE241-Final-Project---NS-Shaft-Game,2408,1,2024-02-08 01:08:54+00:00,[],None
191,https://github.com/ChristopherChou/CPU54.git,2020-01-13 11:27:57+00:00,54Êù°Êåá‰ª§ÁöÑMipsCPU,1,ChristopherChou/CPU54,233580033,Verilog,CPU54,6290,1,2023-07-07 14:10:14+00:00,[],None
192,https://github.com/fahim1377/pipeline_mips.git,2020-01-27 18:31:29+00:00,support data hazard and control hazard,0,fahim1377/pipeline_mips,236562842,Verilog,pipeline_mips,7,1,2022-05-13 07:39:47+00:00,[],None
193,https://github.com/yxd97/PipeIntMul.git,2020-02-02 19:44:54+00:00,Simple Pipeline Integer Multipiler,0,yxd97/PipeIntMul,237826373,Verilog,PipeIntMul,190713,1,2020-02-14 05:15:16+00:00,[],None
194,https://github.com/fshahinfar1/doodle_jump_verilog.git,2020-02-02 17:33:39+00:00,I implemented a game having simple mechanics of doodle jump with verilog HDL for Computer Aided Design Course (Fall 2019),1,fshahinfar1/doodle_jump_verilog,237808913,Verilog,doodle_jump_verilog,2270,1,2020-02-02 18:00:24+00:00,[],None
195,https://github.com/Foolock/SystolicArray.git,2020-02-04 16:45:58+00:00,,1,Foolock/SystolicArray,238255316,Verilog,SystolicArray,11,1,2021-07-16 08:45:00+00:00,[],None
196,https://github.com/eugeniodias5/Oscilloscope-interface.git,2020-02-05 01:31:46+00:00,LCD interface for generating waves at an Oscilloscope using the FPGA Altera DE2-115.,0,eugeniodias5/Oscilloscope-interface,238343781,Verilog,Oscilloscope-interface,11,1,2020-07-10 09:12:34+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/ser-gik/rtl-reusables.git,2020-01-20 06:32:59+00:00,Reusable components for digital design,1,ser-gik/rtl-reusables,235034330,Verilog,rtl-reusables,118,1,2022-10-09 20:02:42+00:00,[],None
198,https://github.com/16oh4/ModularCarryLookAheadAdder.git,2020-01-08 23:35:35+00:00,Design of a modular CLA for implementation on an Artix-7 FPGA. Variable data width.,0,16oh4/ModularCarryLookAheadAdder,232681225,Verilog,ModularCarryLookAheadAdder,509,1,2022-06-23 19:58:01+00:00,[],None
199,https://github.com/allenzhong2015/8x8-sequential-multiplier.git,2020-02-06 03:14:54+00:00,"8x8 sequential multiplier. The multiplier has asynchronous reset, synchronous load and output valid signal. Used the concept of self-testing Test Bench to verify that multiplication result is correct.",0,allenzhong2015/8x8-sequential-multiplier,238597764,,8x8-sequential-multiplier,275,1,2021-08-27 20:18:42+00:00,[],None
200,https://github.com/taylover2016/GPS-Receiver-Verilog-.git,2020-01-12 14:05:16+00:00,A serial GPS receiver implemented with Verilog,0,taylover2016/GPS-Receiver-Verilog-,233401983,Verilog,GPS-Receiver-Verilog-,5,1,2021-05-16 22:47:38+00:00,[],None
201,https://github.com/hamuel89/Matrix-ALU.git,2020-01-20 17:16:05+00:00,Verilog Matrix ALU,0,hamuel89/Matrix-ALU,235155353,Verilog,Matrix-ALU,471,1,2021-02-19 09:17:27+00:00,[],None
202,https://github.com/neurorulez/Arcade-Ultratank_MiSTer.git,2020-01-27 13:11:30+00:00,Ultratank core for MiSTer,1,neurorulez/Arcade-Ultratank_MiSTer,236493410,Verilog,Arcade-Ultratank_MiSTer,9059,1,2022-03-13 22:19:00+00:00,[],https://api.github.com/licenses/gpl-3.0
203,https://github.com/junqi-ma/ehourglass.git,2020-01-14 12:10:15+00:00,‰ΩøÁî®fpgaÂà∂‰Ωú‰∏Ä‰∏™ÁîµÂ≠êÊ≤ôÊºè,0,junqi-ma/ehourglass,233833339,Verilog,ehourglass,7,1,2020-05-09 06:58:18+00:00,[],None
204,https://github.com/JIVESH2212/VLSI.git,2020-01-06 07:32:24+00:00,"VLSI Design - Verilog Introduction. Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip‚àíflop. It means, by using a HDL we can describe any digital hardware at any level.",0,JIVESH2212/VLSI,232048161,Verilog,VLSI,7,0,2020-01-06 07:46:27+00:00,[],None
205,https://github.com/unal-edigital1-2019-2/work03-smulacion-ov7670-grupo-07.git,2020-01-22 13:38:32+00:00,work03-smulacion-ov7670-grupo-07 created by GitHub Classroom,0,unal-edigital1-2019-2/work03-smulacion-ov7670-grupo-07,235581073,Verilog,work03-smulacion-ov7670-grupo-07,3312,0,2020-02-10 17:51:24+00:00,[],None
206,https://github.com/FuusenKazura/Quartus.git,2020-01-08 14:40:37+00:00,Kazura„ÅÆÊàêÊûúÁâ©(Altera Quartus PrimeÂêë„ÅëÁîüÊàêÁâ©),0,FuusenKazura/Quartus,232584636,Verilog,Quartus,31,0,2020-01-08 14:40:54+00:00,[],None
207,https://github.com/dumbrido/gcd-Verilog-vivado-More-phase-loss-method.git,2020-01-09 08:54:25+00:00,gcd's implementation with verilog language using vivado,0,dumbrido/gcd-Verilog-vivado-More-phase-loss-method,232764867,Verilog,gcd-Verilog-vivado-More-phase-loss-method,197,0,2020-01-10 15:51:41+00:00,[],None
208,https://github.com/GreenBeard/final_project.git,2020-01-07 23:59:22+00:00,An NES emulator from scratch,0,GreenBeard/final_project,232440311,Verilog,final_project,1423,0,2023-10-24 06:29:39+00:00,[],None
209,https://github.com/VardhanYash/Verilog-Labs.git,2020-01-13 22:23:12+00:00,A collection of labs that were done for the ECE244 Digital Systems course.,0,VardhanYash/Verilog-Labs,233706101,Verilog,Verilog-Labs,53,0,2020-10-28 23:36:51+00:00,[],None
210,https://github.com/keyttu/HPCA-Assignments.git,2020-01-13 04:49:28+00:00,These are the collection of assignments given by Prof M S Bhat in course High Performance Computing Architectures,0,keyttu/HPCA-Assignments,233513380,Verilog,HPCA-Assignments,15896,0,2021-06-11 04:54:40+00:00,[],None
211,https://github.com/EstaticShark/Flappy-Bird.git,2020-01-14 21:49:21+00:00,Flappy Bird Game done in verilog with my partner Balaji for the course CSC258,0,EstaticShark/Flappy-Bird,233942716,Verilog,Flappy-Bird,25,0,2020-01-14 21:54:09+00:00,[],None
212,https://github.com/Leiliu99/Audio-Tuner.git,2020-01-04 22:58:13+00:00,,0,Leiliu99/Audio-Tuner,231840121,Verilog,Audio-Tuner,130211,0,2020-01-04 23:02:03+00:00,[],None
213,https://github.com/tlnguyen4/punc.git,2020-01-09 03:26:29+00:00,,0,tlnguyen4/punc,232713610,Verilog,punc,82,0,2020-01-09 03:53:17+00:00,[],None
214,https://github.com/ljmyouziUSC/GPGPU_DR.git,2020-01-31 22:05:58+00:00,,0,ljmyouziUSC/GPGPU_DR,237524237,Verilog,GPGPU_DR,179,0,2020-03-19 23:50:30+00:00,[],None
215,https://github.com/chrislentini1/CompArchMafia.git,2020-02-06 15:18:14+00:00,"Brian Costantino, Nick Gambino, and Chris Lentini - Computer Architecture Project",0,chrislentini1/CompArchMafia,238717982,Verilog,CompArchMafia,25,0,2020-05-09 22:47:41+00:00,[],None
216,https://github.com/hsg027/FPGA-design-projects.git,2020-01-26 22:54:57+00:00,CLass projects which I completed as a part of FPGA design course,0,hsg027/FPGA-design-projects,236387883,Verilog,FPGA-design-projects,12,0,2020-01-26 23:11:58+00:00,[],None
217,https://github.com/danielpoochai/DICD.git,2020-01-26 12:49:38+00:00,Digital Integrated Circuit Design,0,danielpoochai/DICD,236311485,Verilog,DICD,78117,0,2020-02-04 07:59:20+00:00,[],None
218,https://github.com/adambujak/3TB4.git,2020-01-26 16:56:11+00:00,3TB4 Labs ,0,adambujak/3TB4,236343794,Verilog,3TB4,86912,0,2020-04-12 23:50:41+00:00,[],None
219,https://github.com/UCI-Neural-Accelerator/convolver_complex.git,2020-01-28 23:30:37+00:00,Convolver design based on https://ieeexplore.ieee.org/document/784091,0,UCI-Neural-Accelerator/convolver_complex,236865465,Verilog,convolver_complex,91,0,2020-05-24 02:24:44+00:00,[],None
220,https://github.com/emmaclkasper/Digital-Design.git,2020-01-29 16:31:41+00:00,,0,emmaclkasper/Digital-Design,237030213,Verilog,Digital-Design,24,0,2020-04-04 23:49:39+00:00,[],None
221,https://github.com/Anjali5122/CSC258_LAB.git,2020-02-03 21:37:22+00:00,CSC258 Lab,1,Anjali5122/CSC258_LAB,238067084,,CSC258_LAB,25323,0,2020-08-22 19:04:27+00:00,[],None
222,https://github.com/jiayilee97/EE2020.git,2020-02-03 14:10:42+00:00,"MusicPlayer, Debouncing, Flip Flop, Clock Frequency Control",0,jiayilee97/EE2020,237980639,Verilog,EE2020,6,0,2020-02-03 14:43:34+00:00,[],None
223,https://github.com/danielpoochai/Computer-Architechture.git,2020-01-19 19:28:57+00:00,Implementation of 32-bit ALU and Single Cycle CPU (RISC-V),0,danielpoochai/Computer-Architechture,234953423,Verilog,Computer-Architechture,1131,0,2020-01-26 13:24:10+00:00,[],None
224,https://github.com/bobcheng15/DSD_HW1.git,2020-01-22 08:58:31+00:00,"first homework of the Digital System Design in NTHU. Fall, 2019.",0,bobcheng15/DSD_HW1,235534201,Verilog,DSD_HW1,374,0,2020-01-22 09:03:22+00:00,[],None
225,https://github.com/MayankkumarTank/16-bit-Microprocessor-without-interlocked-pipeline-stages-in-verilog.git,2020-02-01 13:00:36+00:00,,0,MayankkumarTank/16-bit-Microprocessor-without-interlocked-pipeline-stages-in-verilog,237615582,Verilog,16-bit-Microprocessor-without-interlocked-pipeline-stages-in-verilog,2020,0,2021-03-22 11:01:27+00:00,[],None
226,https://github.com/fukaldev/MIPS-Single-Cycle-Processor.git,2020-01-23 06:04:44+00:00,Single Cycle MIPS processor implementation in Verilog,0,fukaldev/MIPS-Single-Cycle-Processor,235733548,Verilog,MIPS-Single-Cycle-Processor,462,0,2020-01-23 07:14:39+00:00,[],None
227,https://github.com/agamez2017/ECEN-350.git,2020-02-05 04:28:28+00:00,,0,agamez2017/ECEN-350,238367659,Verilog,ECEN-350,275,0,2020-02-05 04:35:20+00:00,[],None
228,https://github.com/naveen1000/synth_processor.git,2020-02-05 13:25:58+00:00,,0,naveen1000/synth_processor,238456271,Verilog,synth_processor,13,0,2020-02-18 13:31:00+00:00,[],None
229,https://github.com/mengstr/vuart.git,2020-02-06 09:33:03+00:00,WIP - Smallish UART written in Verilog,0,mengstr/vuart,238652552,Verilog,vuart,456,0,2021-05-03 12:12:58+00:00,"['verilog', 'uart', 'uart-verilog', 'wip-do-not-use']",None
230,https://github.com/ErichWanzek2/Verilog_Parity_Checker.git,2020-01-06 21:14:05+00:00,,0,ErichWanzek2/Verilog_Parity_Checker,232186576,Verilog,Verilog_Parity_Checker,2316,0,2020-01-06 21:15:13+00:00,[],None
231,https://github.com/trc1998428/SingleCycleCPU.git,2020-01-06 09:01:43+00:00,design+simulation,0,trc1998428/SingleCycleCPU,232062478,Verilog,SingleCycleCPU,2687,0,2020-01-06 09:02:06+00:00,[],None
232,https://github.com/moezelahi/COMPUTER-ORGANIZATION.git,2020-01-11 14:54:34+00:00,,0,moezelahi/COMPUTER-ORGANIZATION,233248093,Verilog,COMPUTER-ORGANIZATION,76,0,2020-01-17 23:21:53+00:00,[],None
233,https://github.com/okesseko/FPGA-Games-.git,2020-01-08 13:17:17+00:00,,0,okesseko/FPGA-Games-,232567327,Verilog,FPGA-Games-,1823,0,2020-01-08 13:22:38+00:00,[],None
234,https://github.com/Akmalhakimteo/50.002-Computational-Structures-Maze-Game.git,2020-01-14 08:50:20+00:00,A maze game that uses MOJO Hardware Description Language. Players must navigate through a maze shown in a 8 X 8 LED matrix.,0,Akmalhakimteo/50.002-Computational-Structures-Maze-Game,233797138,Verilog,50.002-Computational-Structures-Maze-Game,788,0,2020-02-25 02:22:08+00:00,[],None
235,https://github.com/elutow/ee469-labs.git,2020-01-15 04:33:09+00:00,UW EE/CSE 469 Labs and Final Project,0,elutow/ee469-labs,233998749,Verilog,ee469-labs,228,0,2020-05-26 00:36:10+00:00,[],None
236,https://github.com/kawaharasouta/FPGA_exp.git,2020-01-15 17:37:53+00:00,,0,kawaharasouta/FPGA_exp,234136817,Verilog,FPGA_exp,2,0,2020-01-17 08:17:57+00:00,[],None
237,https://github.com/davidweitzenfeld/verifrogger.git,2020-02-02 20:50:12+00:00,üê∏ Frogger-like arcade game written in Verilog for the Altera DE1 FPGA board,0,davidweitzenfeld/verifrogger,237834757,Verilog,verifrogger,173,0,2020-02-03 19:26:31+00:00,"['verilog', 'frogger', 'fpga', 'de1-soc', 'csc258']",None
238,https://github.com/AndreyGra/PMU-FYP.git,2020-02-01 06:36:29+00:00,"A repository for my Final Year Project aiming at implementing a Phasor Measurement Unit functionality on an Embedded FPGA/ARM SoC Board , IOT Octopus",0,AndreyGra/PMU-FYP,237573871,Verilog,PMU-FYP,60839,0,2020-06-17 16:57:49+00:00,[],None
239,https://github.com/pragya77/Direct-mapped-cache-memory.git,2020-01-30 00:11:30+00:00,,0,pragya77/Direct-mapped-cache-memory,237108007,Verilog,Direct-mapped-cache-memory,98,0,2020-02-19 00:30:01+00:00,[],None
240,https://github.com/Shami40040/lab2-task3.git,2020-01-29 04:42:15+00:00,,0,Shami40040/lab2-task3,236904261,Verilog,lab2-task3,3,0,2020-01-29 04:45:23+00:00,[],None
241,https://github.com/ChaoGlenXu/Verilog-coding-work-using-the-ARM-chip-DE1-SoC-Intel-FPGA-board.git,2020-01-22 21:13:49+00:00,lab work for the verilog course called ECE241,0,ChaoGlenXu/Verilog-coding-work-using-the-ARM-chip-DE1-SoC-Intel-FPGA-board,235668089,Verilog,Verilog-coding-work-using-the-ARM-chip-DE1-SoC-Intel-FPGA-board,1783,0,2021-07-30 15:02:00+00:00,[],None
242,https://github.com/fthkoc/VerilogHDL-Stuff.git,2020-01-25 08:03:38+00:00,Projects from lecture assignments,0,fthkoc/VerilogHDL-Stuff,236142258,Verilog,VerilogHDL-Stuff,779,0,2020-01-25 08:08:19+00:00,"['gebze-technical-university', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
243,https://github.com/yaminshweyee/CECS-361.git,2020-01-26 07:42:41+00:00,,0,yaminshweyee/CECS-361,236281921,Verilog,CECS-361,741,0,2020-01-26 08:05:17+00:00,[],None
244,https://github.com/bman12three4/DE0-SDRAM-Testing.git,2020-01-25 22:28:13+00:00,"Experimenting with the SDRAM built into the DE0 Board. The FPGA does not have enough memory for a full bitmapped screen with a decent amount of colors, so the extra RAM will be necessary for storing all of the data.",0,bman12three4/DE0-SDRAM-Testing,236238558,Verilog,DE0-SDRAM-Testing,2,0,2020-01-27 21:38:14+00:00,[],None
245,https://github.com/ChaoGlenXu/ECE243-Computer-Organization.git,2020-01-30 01:55:58+00:00,verilog lab works and assembly lab works for this course called ECE243 Computer Organization,0,ChaoGlenXu/ECE243-Computer-Organization,237120456,Verilog,ECE243-Computer-Organization,7150,0,2021-07-13 08:46:22+00:00,[],None
246,https://github.com/albydnc/CosmicDAQ.git,2020-01-29 18:26:58+00:00,An FPGA all-in-one solution for the Muon Life Experiment at Universit√† degli Studi di Torino,0,albydnc/CosmicDAQ,237053166,Verilog,CosmicDAQ,2,0,2020-08-23 08:07:08+00:00,[],None
247,https://github.com/gweinrod/Stopwatch.git,2020-01-31 16:00:54+00:00,,0,gweinrod/Stopwatch,237464395,Verilog,Stopwatch,10,0,2022-06-07 03:05:40+00:00,[],None
248,https://github.com/AESOPLITE/AL-Tracker.git,2020-01-24 18:27:53+00:00,Firmware for the tracking-board FPGA,0,AESOPLITE/AL-Tracker,236059322,Verilog,AL-Tracker,1038,0,2022-04-03 20:41:45+00:00,[],None
249,https://github.com/brendon-ng/UCLA-CS-M152A.git,2020-01-07 21:40:17+00:00,,1,brendon-ng/UCLA-CS-M152A,232422556,Verilog,UCLA-CS-M152A,5843,0,2024-03-13 07:37:07+00:00,[],None
250,https://github.com/dl605117/EE-469-Computer-Arch-I.git,2020-02-06 22:40:41+00:00,EE 469 Comp Arch - ARM32 5 Stage Pipeline,0,dl605117/EE-469-Computer-Arch-I,238799608,Verilog,EE-469-Computer-Arch-I,5229,0,2020-03-08 21:45:30+00:00,[],None
251,https://github.com/xstater/XSCPU.git,2020-02-04 10:27:36+00:00,a simple CPU,0,xstater/XSCPU,238179455,Verilog,XSCPU,13,0,2020-02-07 10:39:36+00:00,"['verilog', 'cpu']",https://api.github.com/licenses/mit
252,https://github.com/ChristopherChou/ComputerConstructure.git,2020-01-13 14:37:30+00:00,,0,ChristopherChou/ComputerConstructure,233616548,Verilog,ComputerConstructure,1359,0,2021-01-06 06:50:10+00:00,[],None
253,https://github.com/adisaw/Coa-Lab.git,2020-01-15 17:37:57+00:00,Verilog and MIPS assembly language code,0,adisaw/Coa-Lab,234136834,Verilog,Coa-Lab,13,0,2020-01-15 17:42:54+00:00,[],None
254,https://github.com/ngocdangkhoa102/RISCV_pipeline.git,2020-01-12 15:44:54+00:00,,0,ngocdangkhoa102/RISCV_pipeline,233416184,Verilog,RISCV_pipeline,398,0,2020-01-12 15:46:40+00:00,[],None
255,https://github.com/pane1/Image-Decompression.git,2020-01-20 05:08:33+00:00,,0,pane1/Image-Decompression,235023165,Verilog,Image-Decompression,35,0,2020-01-20 05:13:34+00:00,[],None
256,https://github.com/zhixian001/SNU430.322-public.git,2020-01-06 15:17:19+00:00,,0,zhixian001/SNU430.322-public,232127339,Verilog,SNU430.322-public,4138,0,2020-01-06 20:36:50+00:00,[],None
257,https://github.com/Samuel787/EE2026-Sound-Visualizer-Basys3.git,2020-01-22 06:25:58+00:00,Sound visualization project on Basys3 with Verilog,0,Samuel787/EE2026-Sound-Visualizer-Basys3,235512611,Verilog,EE2026-Sound-Visualizer-Basys3,11245,0,2020-06-02 16:57:15+00:00,[],None
258,https://github.com/nobumacsuzuki/DE0CV_LEDBlink.git,2020-01-20 21:58:29+00:00,Tutorial project - Intel Cyclone V FPGA,0,nobumacsuzuki/DE0CV_LEDBlink,235206772,Verilog,DE0CV_LEDBlink,6,0,2020-02-09 08:27:48+00:00,[],None
259,https://github.com/codeturtle00/pedestrian-stomper.git,2020-01-17 07:14:17+00:00,CSC258 Verilog Project,0,codeturtle00/pedestrian-stomper,234492762,Verilog,pedestrian-stomper,42,0,2020-01-17 07:20:51+00:00,[],None
260,https://github.com/dhirajkudva/ECEN-651.git,2020-01-26 17:04:10+00:00,Microprogrammed Control of Digital system Design,0,dhirajkudva/ECEN-651,236344911,Verilog,ECEN-651,2405,0,2020-01-26 17:09:01+00:00,[],None
261,https://github.com/naveen1000/simple_processor.git,2020-01-26 14:01:17+00:00,Ref: https://github.com/CoffeeTurtle1/Calcu-16,0,naveen1000/simple_processor,236319861,Verilog,simple_processor,96,0,2020-01-26 16:31:06+00:00,[],None
262,https://github.com/bcrandall/ECE_310_HW.git,2020-01-29 19:44:57+00:00,,0,bcrandall/ECE_310_HW,237067806,Verilog,ECE_310_HW,834,0,2020-04-01 16:25:29+00:00,[],None
263,https://github.com/amridris/MIPS-processor.git,2020-01-18 02:41:32+00:00,,0,amridris/MIPS-processor,234671617,Verilog,MIPS-processor,2482,0,2020-01-18 02:43:50+00:00,[],None
264,https://github.com/matheusac18/ProcessadorAOC.git,2020-01-08 20:34:11+00:00,,0,matheusac18/ProcessadorAOC,232654086,Verilog,ProcessadorAOC,25418,0,2021-03-06 17:38:21+00:00,[],None
265,https://github.com/fukaldev/32-Bit-Arithmetic-Logic-Unit.git,2020-01-23 06:00:58+00:00,Implementation of 32 bit arithmetic logic unit in Verilog,0,fukaldev/32-Bit-Arithmetic-Logic-Unit,235733087,Verilog,32-Bit-Arithmetic-Logic-Unit,231,0,2020-01-23 07:11:28+00:00,[],None
266,https://github.com/PrateekshaRaikar/sifive-memory.git,2020-01-07 09:57:46+00:00,,0,PrateekshaRaikar/sifive-memory,232295256,Verilog,sifive-memory,1,0,2020-01-08 07:08:01+00:00,[],None
267,https://github.com/hestia0312/final.git,2020-01-07 11:11:33+00:00,,1,hestia0312/final,232307779,Verilog,final,6813,0,2020-01-07 12:10:48+00:00,[],None
268,https://github.com/omkarpai/Verilog-samples.git,2020-01-08 15:40:35+00:00,Verilog codes for various sequential and combinational logic circuits,0,omkarpai/Verilog-samples,232597009,Verilog,Verilog-samples,4,0,2020-01-08 15:56:20+00:00,[],None
269,https://github.com/alexcherekdjian/coen122-Computer_Architecture.git,2020-01-11 20:43:41+00:00,,0,alexcherekdjian/coen122-Computer_Architecture,233294605,Verilog,coen122-Computer_Architecture,190,0,2020-07-06 22:49:39+00:00,[],None
270,https://github.com/sylvester1001/Key.git,2020-01-11 13:18:32+00:00,FPGA and Verilog based Music Player,0,sylvester1001/Key,233234736,Verilog,Key,5269,0,2023-05-11 12:24:41+00:00,[],None
271,https://github.com/jessicacarneiro/16-bit-processor.git,2020-01-12 21:48:35+00:00,16-bit processor built with Verilog,0,jessicacarneiro/16-bit-processor,233463707,Verilog,16-bit-processor,10,0,2023-06-14 06:34:25+00:00,"['verilog', 'hardware', 'processor', 'learning-by-doing']",None
272,https://github.com/caiopiccirillo/Spiking-Neural-Network-Encoder-RTL.git,2020-01-09 01:52:21+00:00,,1,caiopiccirillo/Spiking-Neural-Network-Encoder-RTL,232698738,Verilog,Spiking-Neural-Network-Encoder-RTL,12845,0,2020-02-02 22:28:02+00:00,[],None
273,https://github.com/angela604418/FPGA_Final_Project.git,2020-01-10 07:15:43+00:00,hit the bricks,1,angela604418/FPGA_Final_Project,232988635,Verilog,FPGA_Final_Project,9922,0,2020-01-13 15:48:14+00:00,[],None
274,https://github.com/cousinben6/Simplified-Verilog-Processor.git,2020-01-06 03:33:46+00:00,"An imperfect processor with no off-chip memory, no overflow detection, only valid instructions, and a synchronous reset.",0,cousinben6/Simplified-Verilog-Processor,232017584,Verilog,Simplified-Verilog-Processor,6,0,2020-01-06 03:35:45+00:00,[],None
275,https://github.com/nexsensor/attila-shader.git,2020-01-05 14:45:56+00:00,Attila implementation in Verilog HDL,0,nexsensor/attila-shader,231931801,Verilog,attila-shader,0,0,2020-01-05 14:49:03+00:00,[],None
276,https://github.com/evantknight/ELEC5200_CPU.git,2020-01-18 07:19:51+00:00,,0,evantknight/ELEC5200_CPU,234697347,Verilog,ELEC5200_CPU,261,0,2020-01-18 07:59:51+00:00,[],None
277,https://github.com/sofiadsg/circuit-design.git,2020-01-17 16:49:32+00:00,Codes used in the Circuit Design module at the university T√©l√©com Physique Strasbourg,0,sofiadsg/circuit-design,234593316,Verilog,circuit-design,1,0,2023-01-28 14:33:42+00:00,[],None
278,https://github.com/joshuaandersonj/ECEN-350-Lab-Project-2.git,2020-02-01 06:02:08+00:00,Completed working processor using a subset of the ARMv8 architecture called Legv8,0,joshuaandersonj/ECEN-350-Lab-Project-2,237570507,Verilog,ECEN-350-Lab-Project-2,12,0,2020-02-01 06:05:19+00:00,[],None
279,https://github.com/hyperpicc/FPGA_ADC.git,2020-02-03 04:59:59+00:00,"Implementing the digital part of an ADC on and FPGA (SAR, DeltaSigma)",0,hyperpicc/FPGA_ADC,237888392,,FPGA_ADC,256,0,2021-09-23 17:59:59+00:00,[],None
280,https://github.com/a77Civit/ADDA.git,2020-01-14 06:43:41+00:00,,0,a77Civit/ADDA,233774674,Verilog,ADDA,28012,0,2020-02-07 09:57:12+00:00,[],None
281,https://github.com/elutow/ee469-labs-starter.git,2020-02-04 08:15:27+00:00,ECE/CSE 469 Lab Starter Code,0,elutow/ee469-labs-starter,238155533,Verilog,ee469-labs-starter,68,0,2020-02-17 06:36:47+00:00,[],None
282,https://github.com/sciguy16/iCEblink40-LP1K-examples.git,2020-01-26 09:29:55+00:00,"Simple binary counter example for the iCEblink40-LP1K evaluation board, using icestorm and nextpnr",0,sciguy16/iCEblink40-LP1K-examples,236291274,Verilog,iCEblink40-LP1K-examples,11,0,2020-01-26 11:50:02+00:00,[],https://api.github.com/licenses/mit
283,https://github.com/vt-ece4514-s20/fsmd.git,2020-02-04 14:26:58+00:00,,0,vt-ece4514-s20/fsmd,238225387,Verilog,fsmd,4,0,2020-02-04 14:31:06+00:00,[],None
284,https://github.com/ththanhbui/P4-NetFPGA-iii.git,2020-01-27 23:23:21+00:00,A sandbox of https://github.com/NetFPGA/P4-NetFPGA-live/ for Part III Project.,0,ththanhbui/P4-NetFPGA-iii,236617661,Verilog,P4-NetFPGA-iii,11054,0,2020-02-25 10:47:03+00:00,[],
285,https://github.com/jpm18/VLSI-Laboratory-NIT-Rourkela.git,2020-01-14 09:28:01+00:00,Laboraory manuals and Discussion,1,jpm18/VLSI-Laboratory-NIT-Rourkela,233804559,Verilog,VLSI-Laboratory-NIT-Rourkela,14864,0,2022-03-25 04:48:16+00:00,"['asic-verification', 'asic']",https://api.github.com/licenses/gpl-3.0
286,https://github.com/shuba400/hello_world.git,2020-01-22 17:42:12+00:00,My_first_repo,0,shuba400/hello_world,235629355,,hello_world,5,0,2020-06-29 08:19:11+00:00,[],None
287,https://github.com/johnmatson/ELEX7660.git,2020-01-24 07:40:46+00:00,Labs for BCIT's ELEX 7660 - Digital System Design.,0,johnmatson/ELEX7660,235959221,Verilog,ELEX7660,72335,0,2020-06-14 01:11:32+00:00,[],None
288,https://github.com/pooja224426-ship-it/AMBA-AHB.git,2020-01-30 05:30:29+00:00,my first repositoryon github,0,pooja224426-ship-it/AMBA-AHB,237145908,Verilog,AMBA-AHB,8,0,2020-01-30 05:32:47+00:00,[],None
289,https://github.com/sukaran/Embedded_lab.git,2020-01-30 05:18:43+00:00,,0,sukaran/Embedded_lab,237144508,Verilog,Embedded_lab,194,0,2020-02-06 05:39:15+00:00,[],None
290,https://github.com/Sourav-Suman/Dynamic-branch-predictor.git,2020-02-01 07:32:41+00:00,,0,Sourav-Suman/Dynamic-branch-predictor,237579367,Verilog,Dynamic-branch-predictor,125,0,2020-02-01 07:34:44+00:00,[],None
291,https://github.com/liyunyun026/FPGA-project-1.git,2020-01-07 08:09:53+00:00,,0,liyunyun026/FPGA-project-1,232275562,,FPGA-project-1,549,0,2020-01-16 09:55:42+00:00,[],None
292,https://github.com/szs-Allen/MIP-CPU.git,2020-01-08 02:31:26+00:00,MIPÊåá‰ª§ÂçÅÂá†Êù°ÂëΩ‰ª§ÂÆûÁé∞,0,szs-Allen/MIP-CPU,232460601,Verilog,MIP-CPU,3227,0,2020-01-23 02:56:19+00:00,[],None
293,https://github.com/ChanHyukYang/ECE253-Labs.git,2020-01-04 07:41:59+00:00,Various labs done in verilog and ARM assembly for ECE253 in second year for Engineering Science at the University of Toronto.,0,ChanHyukYang/ECE253-Labs,231727349,Verilog,ECE253-Labs,730,0,2020-01-04 20:02:59+00:00,[],None
294,https://github.com/hw-design/base_components.git,2020-01-06 01:42:04+00:00,,0,hw-design/base_components,232002709,Verilog,base_components,216,0,2020-02-15 02:24:12+00:00,[],None
295,https://github.com/AsciiShell/hse_SoC.git,2020-01-18 12:35:29+00:00,System on a chip,0,AsciiShell/hse_SoC,234732269,Verilog,hse_SoC,20506,0,2022-02-02 19:52:24+00:00,[],None
296,https://github.com/Yi-PaoWu/NTU_IC_Design_HW.git,2020-01-13 05:33:00+00:00,,0,Yi-PaoWu/NTU_IC_Design_HW,233518951,Verilog,NTU_IC_Design_HW,6,0,2020-01-13 05:35:43+00:00,[],None
297,https://github.com/billythedummy/cse469-win2020-proj.git,2020-01-12 00:16:32+00:00,Subset of ARM32 on the TinyFPGA BX,0,billythedummy/cse469-win2020-proj,233315837,Verilog,cse469-win2020-proj,122,0,2021-04-12 19:08:47+00:00,[],None
298,https://github.com/carsonsyberg/digitallogic.git,2020-01-15 20:50:05+00:00,Files for assorted DE10 Lite board verilog projects 1,0,carsonsyberg/digitallogic,234170590,Verilog,digitallogic,10,0,2020-01-15 20:52:34+00:00,[],None
299,https://github.com/michellewen3/Programmable-Stopwatch-Timer.git,2020-01-22 18:19:01+00:00,Stopwatch and Timer implemented using RTL-design methodology in Verilog on Digilent‚Äôs Basys3 FPGA Evaluation Board.,0,michellewen3/Programmable-Stopwatch-Timer,235636212,Verilog,Programmable-Stopwatch-Timer,1485,0,2021-01-26 03:30:31+00:00,[],None
300,https://github.com/EgemenAv/QuartusPrimeProject.git,2020-01-22 04:26:43+00:00,EECS2021 TeamProject,0,EgemenAv/QuartusPrimeProject,235498228,Verilog,QuartusPrimeProject,11,0,2021-06-27 14:32:14+00:00,[],https://api.github.com/licenses/mit
301,https://github.com/g4gekkouga/KGP-RISC-Processor.git,2020-01-23 18:35:50+00:00,,0,g4gekkouga/KGP-RISC-Processor,235860314,Verilog,KGP-RISC-Processor,198,0,2020-01-23 18:45:29+00:00,[],None
302,https://github.com/wisdom1972/DDR3Test.git,2020-02-04 00:50:01+00:00,Efinix Trion DDR3 Tester,3,wisdom1972/DDR3Test,238093275,Verilog,DDR3Test,64254,0,2020-02-04 04:39:03+00:00,[],None
303,https://github.com/leviathansun/SystemVerilogMatrixOperationsExecutionEngine.git,2020-02-05 20:08:25+00:00,,0,leviathansun/SystemVerilogMatrixOperationsExecutionEngine,238538490,Verilog,SystemVerilogMatrixOperationsExecutionEngine,2898,0,2020-02-05 20:10:45+00:00,[],None
304,https://github.com/Minghaooo/HW552.git,2020-02-06 00:14:02+00:00,,0,Minghaooo/HW552,238574500,Verilog,HW552,34167,0,2020-05-15 21:51:14+00:00,[],None
305,https://github.com/DarmstadtLinux/FPGAStuff.git,2020-01-09 16:35:52+00:00,,0,DarmstadtLinux/FPGAStuff,232855121,Verilog,FPGAStuff,279,0,2020-01-09 16:39:15+00:00,[],None
306,https://github.com/coder36/risc8.git,2020-01-06 19:56:11+00:00,A bare bones 8 bit CPU written in verilog,0,coder36/risc8,232174767,Verilog,risc8,2,0,2020-04-09 12:31:43+00:00,[],None
307,https://github.com/mshah0722/Computer-Organization.git,2020-01-15 01:51:43+00:00,"Assembly, C, Verilog code developed for ECE 243: Computer Organization Course",0,mshah0722/Computer-Organization,233974836,Verilog,Computer-Organization,2764,0,2020-03-29 13:26:21+00:00,[],None
308,https://github.com/maxhensler/csce313.git,2020-01-23 16:39:12+00:00,,0,maxhensler/csce313,235838495,Verilog,csce313,108073,0,2020-02-26 22:11:35+00:00,[],None
309,https://github.com/LaimarilZ/MIPS_CPU_Core.git,2020-01-28 02:39:19+00:00,,0,LaimarilZ/MIPS_CPU_Core,236643368,Verilog,MIPS_CPU_Core,24,0,2020-01-28 03:12:46+00:00,[],None
310,https://github.com/smitchaudhary/CS220-Lab.git,2020-02-02 05:50:42+00:00,,0,smitchaudhary/CS220-Lab,237725534,Verilog,CS220-Lab,18,0,2020-02-02 05:52:32+00:00,[],None
311,https://github.com/adpitcock/CpE166.git,2020-02-07 02:07:22+00:00,,0,adpitcock/CpE166,238825066,Verilog,CpE166,49,0,2020-03-13 17:43:35+00:00,[],None
312,https://github.com/FeBarbosa/verilog-examples.git,2020-01-21 13:16:45+00:00,A set of simple hardware implementations using verilog language.,0,FeBarbosa/verilog-examples,235346636,Verilog,verilog-examples,9,0,2021-02-20 00:28:14+00:00,[],None
313,https://github.com/DanMan259/Microprocessor.git,2020-01-26 23:10:30+00:00,Designing a microprocessor in Verilog for ELEC-374,0,DanMan259/Microprocessor,236389353,Verilog,Microprocessor,29725,0,2020-12-02 23:49:31+00:00,[],https://api.github.com/licenses/mit
314,https://github.com/blendid3/ECE26B_File.git,2020-01-19 00:45:37+00:00,,0,blendid3/ECE26B_File,234818124,Verilog,ECE26B_File,13743,0,2020-01-20 00:50:18+00:00,[],None
315,https://github.com/Taku78U/Verilog_re-practice.git,2020-01-22 07:02:44+00:00,Re-practice verilog HDL. (I have not written any Verilog HDL code for 2 years!),0,Taku78U/Verilog_re-practice,235517518,Verilog,Verilog_re-practice,1,0,2020-01-22 07:04:05+00:00,[],None
316,https://github.com/AndresH00/Compuertas-Logicas-Andres.git,2020-02-07 16:19:45+00:00,Trabajo Compuertas Logicas,0,AndresH00/Compuertas-Logicas-Andres,238970889,Verilog,Compuertas-Logicas-Andres,0,0,2020-02-07 16:20:30+00:00,[],None
317,https://github.com/AlexHoffman9/invertible_adder.git,2020-02-07 17:15:10+00:00,invertible adder design in verilog,0,AlexHoffman9/invertible_adder,238983251,Verilog,invertible_adder,870,0,2020-08-10 13:42:03+00:00,[],None
318,https://github.com/Jiachengyou/ComputerArchitecture.git,2020-01-12 15:18:42+00:00,,0,Jiachengyou/ComputerArchitecture,233412548,Verilog,ComputerArchitecture,1836,0,2020-01-12 16:47:54+00:00,[],None
319,https://github.com/bailey-brown/Digital-Logic.git,2020-01-07 03:13:47+00:00,Schematic Diagrams and Verilog Code from the Digital Logic course. Everything was designed and tested using Quartus II. The term project was to design a simple processor using Quartus II.,0,bailey-brown/Digital-Logic,232232794,Verilog,Digital-Logic,2500,0,2020-01-07 03:24:44+00:00,[],None
320,https://github.com/steveWin32/CECS-360-Pong.git,2020-01-06 23:53:54+00:00,,0,steveWin32/CECS-360-Pong,232206564,Verilog,CECS-360-Pong,5,0,2020-01-06 23:56:23+00:00,[],None
321,https://github.com/Yunoinsky/MacroMIPS.git,2020-01-11 17:10:08+00:00,A MIPS32 CPU in System Verilog,0,Yunoinsky/MacroMIPS,233267375,,MacroMIPS,3462,0,2020-02-20 11:18:31+00:00,[],None
322,https://github.com/dumbrido/gcd-Verilog-vivado-stein.git,2020-01-10 15:52:55+00:00,gcd's implementation with verilog language using vivado Edit Manage topics,0,dumbrido/gcd-Verilog-vivado-stein,233080286,Verilog,gcd-Verilog-vivado-stein,3,0,2020-01-10 15:56:08+00:00,[],None
323,https://github.com/Aayahna/CU-Undergrad.git,2020-01-11 05:55:54+00:00,This contains multiple programming projects I have completed throughout my years at Clemson University as a Computer Engineering major. I'm still trying to find programming projects from certain classes - some files were lost when Clemson switched from Blackboard to Canvas.,0,Aayahna/CU-Undergrad,233183914,Verilog,CU-Undergrad,105439,0,2020-11-12 02:31:51+00:00,[],None
324,https://github.com/gmitio/School.git,2020-01-29 08:08:06+00:00,Some little scripts/code for school projects and classes,0,gmitio/School,236932571,Verilog,School,265350,0,2021-04-10 21:34:59+00:00,[],None
325,https://github.com/iallen2/554MiniProject1.git,2020-01-23 23:04:21+00:00,,0,iallen2/554MiniProject1,235903936,Verilog,554MiniProject1,9500,0,2020-02-04 23:11:38+00:00,[],None
326,https://github.com/HanthaSolo/Thunderbird-Taillights.git,2020-01-30 18:59:26+00:00,Implemantation of Thunderbird taillights on Modelsim & Circuit board,0,HanthaSolo/Thunderbird-Taillights,237283723,Verilog,Thunderbird-Taillights,3658,0,2020-01-30 19:26:33+00:00,[],None
327,https://github.com/TheMarvelousWhale/NTU-CE2003-Digital-System-Design.git,2020-01-31 01:24:09+00:00,,0,TheMarvelousWhale/NTU-CE2003-Digital-System-Design,237338965,Verilog,NTU-CE2003-Digital-System-Design,182,0,2020-03-09 01:40:37+00:00,[],None
328,https://github.com/dininduwm/CO224.git,2020-02-05 04:51:19+00:00,CO224 Work,0,dininduwm/CO224,238370629,Verilog,CO224,7975,0,2021-12-12 11:56:22+00:00,[],None
329,https://github.com/rubajabal/Tic-Tac-Toe-Using-Verilog-.git,2020-02-07 22:27:49+00:00,,2,rubajabal/Tic-Tac-Toe-Using-Verilog-,239033769,Verilog,Tic-Tac-Toe-Using-Verilog-,13,0,2024-01-23 00:12:48+00:00,[],None
330,https://github.com/Haocheng-Ma/TDC-based-Security-Primitive.git,2020-01-15 08:31:02+00:00,,2,Haocheng-Ma/TDC-based-Security-Primitive,234034700,Verilog,TDC-based-Security-Primitive,15,0,2020-08-31 06:14:50+00:00,[],None
331,https://github.com/yunyicheng/CSC258.git,2020-02-04 17:45:07+00:00,CSC258(Computer Organization) lab materials at University of Toronto,1,yunyicheng/CSC258,238267596,Verilog,CSC258,35280,0,2024-04-01 17:18:32+00:00,"['csc258', 'verilog', 'computer-organization']",None
332,https://github.com/mohammedsgf/Catch-The-LED-Game.git,2020-01-09 05:08:01+00:00,,0,mohammedsgf/Catch-The-LED-Game,232727031,Verilog,Catch-The-LED-Game,4,0,2020-01-09 05:10:30+00:00,[],None
333,https://github.com/YouShengLiu/CatchFruit.git,2020-01-08 11:41:29+00:00,This is our FPGA Final Project,0,YouShengLiu/CatchFruit,232550266,Verilog,CatchFruit,293,0,2020-01-09 08:29:50+00:00,[],None
334,https://github.com/yashdhaduti/Digital-Logic-Design.git,2020-01-11 07:45:42+00:00,,0,yashdhaduti/Digital-Logic-Design,233195441,Verilog,Digital-Logic-Design,28,0,2020-01-29 02:58:26+00:00,[],None
335,https://github.com/Jay-9912/FPGA-Project.git,2020-01-13 15:05:19+00:00,,0,Jay-9912/FPGA-Project,233622730,Verilog,FPGA-Project,8,0,2021-05-16 14:27:23+00:00,[],None
336,https://github.com/kanchitbajaj8070/ucs614lab.git,2020-01-17 08:44:50+00:00,verilog files,0,kanchitbajaj8070/ucs614lab,234507686,Verilog,ucs614lab,36,0,2020-01-17 09:07:06+00:00,[],None
337,https://github.com/Schenk75/dsd.git,2020-01-13 12:56:08+00:00,verilogÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°,0,Schenk75/dsd,233595595,Verilog,dsd,276,0,2020-01-13 12:58:28+00:00,[],None
338,https://github.com/npdoan1996/Pong-Game.git,2020-01-17 06:36:16+00:00,,0,npdoan1996/Pong-Game,234486830,Verilog,Pong-Game,4,0,2020-01-17 07:31:28+00:00,[],None
339,https://github.com/open-power/capi2-flashgt.git,2020-01-16 22:33:01+00:00,CAPI2 FlashGT,0,open-power/capi2-flashgt,234424794,Verilog,capi2-flashgt,656,0,2020-01-22 00:48:40+00:00,[],https://api.github.com/licenses/apache-2.0
340,https://github.com/daz261/Microprocessor-Design-VHDL-Part-1.git,2020-01-18 08:10:49+00:00,CPU Components Design in VHDL,0,daz261/Microprocessor-Design-VHDL-Part-1,234702425,Verilog,Microprocessor-Design-VHDL-Part-1,14,0,2020-01-18 12:27:22+00:00,[],None
341,https://github.com/sidhantp1906/digital-system-design-using-verilog.git,2020-01-20 14:08:10+00:00,designed simple digital circuits using verilog,0,sidhantp1906/digital-system-design-using-verilog,235115808,Verilog,digital-system-design-using-verilog,5,0,2021-07-23 09:18:44+00:00,"['factorial', 'booth-multiplier', 'ripple-carry-adder', 'bcd-adder', 'binary-to-gray', 'verilog']",None
342,https://github.com/samfruth/LED-Wall.git,2020-01-15 19:59:47+00:00,Verilog code for the LED wall outside of the ECE office ,0,samfruth/LED-Wall,234162012,Verilog,LED-Wall,3652,0,2020-01-22 15:00:00+00:00,[],None
343,https://github.com/zlz1011/Tetris-Game.git,2020-01-15 20:40:26+00:00,,0,zlz1011/Tetris-Game,234168952,Verilog,Tetris-Game,28,0,2020-01-15 20:43:32+00:00,[],None
344,https://github.com/nicholastann/ecen350-processor.git,2020-01-28 04:24:24+00:00,Verilog single cycle processor,0,nicholastann/ecen350-processor,236656895,Verilog,ecen350-processor,9,0,2021-04-15 18:59:30+00:00,[],None
345,https://github.com/kfujita-slab/segment.git,2020-01-29 08:19:49+00:00,,0,kfujita-slab/segment,236934352,Verilog,segment,3630,0,2020-02-29 13:29:30+00:00,[],None
346,https://github.com/rayquazacxj/AI-hardware-accelerate-engine.git,2020-01-29 01:23:36+00:00,,0,rayquazacxj/AI-hardware-accelerate-engine,236880323,Verilog,AI-hardware-accelerate-engine,150281,0,2021-10-11 13:16:12+00:00,[],None
347,https://github.com/mwluis/ee260_2020_spring_materials_week_02_repo.git,2020-01-22 20:06:32+00:00,,0,mwluis/ee260_2020_spring_materials_week_02_repo,235656500,,ee260_2020_spring_materials_week_02_repo,6096,0,2020-10-31 00:43:47+00:00,[],None
348,https://github.com/DhamiSamreet/image-processing-verilog-.git,2020-01-30 18:27:54+00:00,,0,DhamiSamreet/image-processing-verilog-,237277741,Verilog,image-processing-verilog-,13910,0,2020-01-30 18:39:30+00:00,[],None
349,https://github.com/namwoo-konkuk/FPGA_seq.git,2020-02-01 13:25:57+00:00,,0,namwoo-konkuk/FPGA_seq,237618643,Verilog,FPGA_seq,2,0,2020-02-01 13:41:26+00:00,[],None
350,https://github.com/Talndir/DSD_coursework_2020.git,2020-01-21 22:35:50+00:00,DSD Coursework 2020,0,Talndir/DSD_coursework_2020,235455193,Verilog,DSD_coursework_2020,29320,0,2020-04-03 14:50:37+00:00,[],None
351,https://github.com/AydinAlptug/MIPS-Single-cycle-processor.git,2020-01-29 12:17:22+00:00,Verilog-MIPS-single-cycle-implementation (2019-2020),0,AydinAlptug/MIPS-Single-cycle-processor,236975030,Verilog,MIPS-Single-cycle-processor,1292,0,2021-06-16 22:23:52+00:00,[],None
352,https://github.com/leocassarani/ice2tetris.git,2020-02-03 08:51:24+00:00,NAND to Tetris on the iCEBreaker FPGA,0,leocassarani/ice2tetris,237921780,Verilog,ice2tetris,320,0,2023-02-19 22:57:09+00:00,[],None
353,https://github.com/andrsolo21/hse_SoC_labs.git,2020-01-26 21:30:53+00:00,labs for SoC,0,andrsolo21/hse_SoC_labs,236379036,Verilog,hse_SoC_labs,100659,0,2020-09-19 06:51:38+00:00,[],None
354,https://github.com/MuskanM1/MIPS-Processor.git,2020-02-01 05:49:04+00:00,Verilog Implementation of MIPS 16 bit processor ,0,MuskanM1/MIPS-Processor,237569250,Verilog,MIPS-Processor,1696,0,2020-03-06 04:43:29+00:00,[],None
355,https://github.com/mhamurcu/Booth-Algorithm.git,2020-02-02 08:53:02+00:00,,0,mhamurcu/Booth-Algorithm,237743476,Verilog,Booth-Algorithm,7,0,2020-02-02 08:54:16+00:00,[],None
356,https://github.com/orchidinvalley/multi_ts_merge.git,2020-01-19 03:34:15+00:00,,0,orchidinvalley/multi_ts_merge,234835122,Verilog,multi_ts_merge,49,0,2020-01-19 03:37:56+00:00,[],None
357,https://github.com/shadman-kaif/Enhanced-Processor.git,2020-01-22 02:28:21+00:00,Enhanced Processor created using Verilog and Python,0,shadman-kaif/Enhanced-Processor,235483793,Verilog,Enhanced-Processor,10695,0,2020-03-30 19:23:36+00:00,[],None
358,https://github.com/shuaraque/Datapath.git,2020-01-17 16:16:14+00:00,Five stage pipelined processor for the MIPS 32-bit ISA ,0,shuaraque/Datapath,234586779,Verilog,Datapath,23,0,2020-01-17 16:19:40+00:00,[],None
359,https://github.com/sorinistratoiu/myCpu.git,2020-01-29 17:06:18+00:00,8 bit cpu designed by me in Verilog,0,sorinistratoiu/myCpu,237037679,Verilog,myCpu,134,0,2020-01-29 20:40:52+00:00,[],None
360,https://github.com/MSPruthvi/SPI.git,2020-02-03 19:03:55+00:00,SPI Protocol with all Modes,0,MSPruthvi/SPI,238039822,Verilog,SPI,8,0,2020-02-03 19:06:47+00:00,[],None
361,https://github.com/Green00101/electric.git,2020-01-06 14:10:31+00:00,,0,Green00101/electric,232114463,Verilog,electric,673,0,2020-01-10 00:08:58+00:00,[],https://api.github.com/licenses/mpl-2.0
362,https://github.com/SethBarberee/ECEN-468.git,2020-01-13 15:26:14+00:00,,2,SethBarberee/ECEN-468,233627332,Verilog,ECEN-468,4828,0,2020-04-16 21:19:33+00:00,[],None
363,https://github.com/dzqiu/IC_Learn.git,2020-01-16 03:53:33+00:00,verilog code,0,dzqiu/IC_Learn,234230605,Verilog,IC_Learn,11,0,2020-04-09 04:34:38+00:00,[],None
364,https://github.com/carsonsyberg/digitallogic3.git,2020-01-15 20:56:37+00:00,Files for DE10 verilog Lab 3. Emulating Ford Thunderbird Tail light state machine behavior.,0,carsonsyberg/digitallogic3,234171657,Verilog,digitallogic3,5,0,2020-01-15 20:57:04+00:00,[],None
365,https://github.com/7divs7/FPGA-Artix_7.git,2020-02-04 12:42:29+00:00,Verilog codes for Nexys4 DDR Artix-7 FPGA Board,0,7divs7/FPGA-Artix_7,238203444,Verilog,FPGA-Artix_7,15,0,2020-05-27 07:35:21+00:00,[],None
366,https://github.com/ChaoGlenXu/Verilog-game-project.git,2020-01-22 21:45:55+00:00,these are the Verilog projects work ,0,ChaoGlenXu/Verilog-game-project,235673753,Verilog,Verilog-game-project,3671,0,2021-07-13 14:46:22+00:00,[],None
367,https://github.com/sykwer/autoradiography.git,2020-01-25 04:57:38+00:00,,0,sykwer/autoradiography,236127427,Verilog,autoradiography,206,0,2020-01-26 16:32:47+00:00,[],None
368,https://github.com/spartantg/ARM-.git,2020-01-27 04:15:08+00:00,"Refer the design doc for crystal clarity. This project is the design of a single cycle (non-pipelined) processor, which is capable of performing basic arithmetic, logic and data operations. It is based on ARM 64-bit architecture, with 32 registers of 64-bits wide with instruction lengths of 32-bits each. ",0,spartantg/ARM-,236417995,Verilog,ARM-,652,0,2020-02-17 00:39:17+00:00,[],None
369,https://github.com/SOULOFCINDERS/I2C_MS5803.git,2020-01-26 13:23:03+00:00,MS5803ÁöÑI2CÈÄö‰ø°,0,SOULOFCINDERS/I2C_MS5803,236315271,Verilog,I2C_MS5803,5242,0,2020-01-26 13:34:55+00:00,[],None
370,https://github.com/spandanpal22/COA-Lab.git,2020-01-26 20:40:43+00:00,,1,spandanpal22/COA-Lab,236373312,Verilog,COA-Lab,36366,0,2020-10-01 10:31:36+00:00,"['computer-organisation-architechure', 'lab']",None
371,https://github.com/Jeremyzzzz/shootingGame.git,2020-01-29 00:03:39+00:00,,0,Jeremyzzzz/shootingGame,236870031,Verilog,shootingGame,230,0,2020-01-29 00:09:36+00:00,[],None
372,https://github.com/OmarElNaja/FPGA-Advanced-Calculator.git,2020-01-04 22:22:28+00:00,An Advanced Scientific Calculator capable of performing computations on matrices and complex numbers. Implemented on the DE1-SoC FPGA board.,0,OmarElNaja/FPGA-Advanced-Calculator,231836824,Verilog,FPGA-Advanced-Calculator,7,0,2020-01-05 23:43:55+00:00,[],None
373,https://github.com/yiting04/ncnu1081team21.git,2020-01-07 07:36:18+00:00,,0,yiting04/ncnu1081team21,232269668,Verilog,ncnu1081team21,8668,0,2020-01-11 11:12:18+00:00,[],None
374,https://github.com/kevin-0414/brick_breaker-team15.git,2020-01-07 07:04:56+00:00,,0,kevin-0414/brick_breaker-team15,232264084,Verilog,brick_breaker-team15,9668,0,2020-01-07 08:16:22+00:00,[],None
375,https://github.com/alexlehner3868/veridog.git,2020-01-07 21:29:28+00:00,,0,alexlehner3868/veridog,232420876,Verilog,veridog,2565,0,2020-01-14 00:20:19+00:00,[],None
376,https://github.com/LMDCassie/My2048.git,2020-01-25 07:20:16+00:00,,0,LMDCassie/My2048,236138759,Verilog,My2048,2735,0,2020-01-25 07:22:08+00:00,[],None
377,https://github.com/adisaw/KGP_RISC.git,2020-01-15 17:29:00+00:00,Reduced Instruction Set Computer Architecture,0,adisaw/KGP_RISC,234135142,Verilog,KGP_RISC,162,0,2020-01-15 17:34:24+00:00,[],None
378,https://github.com/ratnam18/MIPS-Microprocessor.git,2020-01-25 15:13:00+00:00,16-bit MIPS Pipelined Processor in Verilog on Xilinx. Can perform 28 different operations. Tested by dumping on an FPGA.,0,ratnam18/MIPS-Microprocessor,236186381,Verilog,MIPS-Microprocessor,17,0,2020-01-25 15:20:21+00:00,[],https://api.github.com/licenses/mit
379,https://github.com/HKhademian/SimpleMachine.git,2020-01-19 17:19:16+00:00,implementation of a machine executes simple operations in general built-in registers in Verilog,0,HKhademian/SimpleMachine,234936514,Verilog,SimpleMachine,767,0,2020-09-19 19:02:16+00:00,"['verilog', 'digital-logic', 'digital-logic-design', 'machine']",https://api.github.com/licenses/mit
380,https://github.com/ParkerWJohnston/SolarVerilog.git,2020-01-13 22:21:13+00:00,Using Verilog code run on a De1SoC to control a solar cell with input from a UV sensor,0,ParkerWJohnston/SolarVerilog,233705811,Verilog,SolarVerilog,1,0,2020-01-17 03:01:16+00:00,[],None
381,https://github.com/troykollar/ysu-greenhouse.git,2020-02-05 15:03:02+00:00,,0,troykollar/ysu-greenhouse,238477365,Verilog,ysu-greenhouse,8575,0,2020-03-22 16:31:06+00:00,[],None
382,https://github.com/ssandeep96/4-Stage-Pipeline-Processor.git,2020-02-07 20:16:11+00:00,,0,ssandeep96/4-Stage-Pipeline-Processor,239014873,,4-Stage-Pipeline-Processor,36945,0,2020-04-19 20:13:20+00:00,[],None
383,https://github.com/reckj2/PipelinedProcessor.git,2020-02-06 04:32:13+00:00,A pipelined processor programmed in Vivado,0,reckj2/PipelinedProcessor,238607842,Verilog,PipelinedProcessor,15,0,2020-02-06 04:37:49+00:00,[],None
384,https://github.com/PeiShin-Huang/108-1Digital_Design-Final-Project-FPGA.git,2020-01-10 06:14:41+00:00,,0,PeiShin-Huang/108-1Digital_Design-Final-Project-FPGA,232978875,Verilog,108-1Digital_Design-Final-Project-FPGA,3160,0,2020-11-10 17:14:49+00:00,[],None
385,https://github.com/TsaiCheng/FPGA_final_project.git,2020-01-10 08:30:59+00:00,,0,TsaiCheng/FPGA_final_project,233001656,Verilog,FPGA_final_project,12,0,2020-01-10 08:53:40+00:00,[],None
386,https://github.com/chen107321008/fpga_demo.git,2020-01-10 06:25:53+00:00,,0,chen107321008/fpga_demo,232980657,Verilog,fpga_demo,3156,0,2020-01-10 06:29:02+00:00,[],None
387,https://github.com/joe0411/final-project.git,2020-01-10 08:02:21+00:00,,0,joe0411/final-project,232996432,Verilog,final-project,7,0,2020-01-10 08:23:13+00:00,[],None
388,https://github.com/divyas248/Checkers-Project.git,2020-01-12 23:52:35+00:00,"Verilog project with checkers using FPGA board, keyboard and VGA monitor",0,divyas248/Checkers-Project,233476837,Verilog,Checkers-Project,16,0,2020-03-10 03:01:21+00:00,['vga'],None
389,https://github.com/brrtt/checkSum.git,2020-01-13 11:08:17+00:00,verilog checkSum module,1,brrtt/checkSum,233576662,Verilog,checkSum,1,0,2020-01-13 11:09:35+00:00,[],None
390,https://github.com/thienndbkak61/ADC108s102.git,2020-01-06 08:26:38+00:00,,0,thienndbkak61/ADC108s102,232056510,Verilog,ADC108s102,7,0,2020-01-06 08:57:58+00:00,[],None
391,https://github.com/arvkr/16-bit-instruction-set-processor.git,2020-01-06 09:41:32+00:00,Implementation of a 16-bit MIPS instruction set processor,0,arvkr/16-bit-instruction-set-processor,232069278,Verilog,16-bit-instruction-set-processor,690,0,2021-10-25 18:57:52+00:00,[],None
392,https://github.com/liying-kwa/Whats-Up.git,2020-01-11 10:28:08+00:00,50.002 Computation Structures: Electronic Game Design 1D Project,0,liying-kwa/Whats-Up,233213969,Verilog,Whats-Up,4282,0,2020-03-22 17:19:07+00:00,[],None
393,https://github.com/marfmora/ProyectoDSD.git,2020-02-07 00:32:29+00:00,,0,marfmora/ProyectoDSD,238813696,Verilog,ProyectoDSD,61550,0,2020-02-07 00:51:56+00:00,[],None
394,https://github.com/skravats/dev_trenz.git,2020-02-06 15:10:44+00:00,,0,skravats/dev_trenz,238716419,Verilog,dev_trenz,15805,0,2020-02-06 15:31:27+00:00,[],
395,https://github.com/jiachin1995/CE2003.git,2020-01-22 08:33:57+00:00,,0,jiachin1995/CE2003,235530454,Verilog,CE2003,8,0,2020-02-20 08:46:23+00:00,[],None
396,https://github.com/Zhikaiiii/FPGA-and-Arduino.git,2020-01-22 05:47:04+00:00,Some code of hardware,0,Zhikaiiii/FPGA-and-Arduino,235507393,Verilog,FPGA-and-Arduino,523,0,2020-01-22 06:11:27+00:00,[],None
397,https://github.com/fahim1377/mips_single_cycle.git,2020-01-27 18:41:29+00:00,,0,fahim1377/mips_single_cycle,236564894,Verilog,mips_single_cycle,4,0,2020-01-27 18:42:06+00:00,[],None
398,https://github.com/franhans/FPGA_UART.git,2020-01-28 13:28:15+00:00,In this project I create a little UART (currently only the rx port and a 7 segments displayer) to the IceCore.,0,franhans/FPGA_UART,236741398,Verilog,FPGA_UART,5,0,2020-01-28 14:44:32+00:00,[],None
399,https://github.com/NitinBnittu/Verilog-basic-programmes.git,2020-01-31 08:48:11+00:00,"This repository contains basic programs of Verilog HDL like adder,decoder  etc...",2,NitinBnittu/Verilog-basic-programmes,237391964,Verilog,Verilog-basic-programmes,48,0,2020-02-07 05:15:57+00:00,"['verilog', 'verilog-hdl']",None
400,https://github.com/anilcanbulut/FPGA-Project.git,2020-01-23 11:43:28+00:00,Image Processing in FPGA,0,anilcanbulut/FPGA-Project,235783257,Verilog,FPGA-Project,310,0,2020-02-11 20:10:27+00:00,[],None
401,https://github.com/tingss9966/258.git,2020-01-20 23:21:42+00:00,,0,tingss9966/258,235217472,Verilog,258,395,0,2020-03-09 23:34:22+00:00,[],None
402,https://github.com/ferdisonmez/Mips-single-cycle-processor.git,2020-01-27 17:59:12+00:00,,0,ferdisonmez/Mips-single-cycle-processor,236555929,Verilog,Mips-single-cycle-processor,477,0,2020-01-27 18:07:06+00:00,[],None
403,https://github.com/ChenPanXYZ/CSC258.git,2020-01-28 22:34:04+00:00,CSC258: Computer Organization,0,ChenPanXYZ/CSC258,236857427,Verilog,CSC258,37879,0,2020-01-28 22:37:51+00:00,[],None
404,https://github.com/SBucur/ECE5440.git,2020-01-28 19:12:27+00:00,Collection of projects and lab work as assigned by the ECE5440/ECE6370 course at the University of Houston.,0,SBucur/ECE5440,236818185,Verilog,ECE5440,55761,0,2021-03-12 06:55:55+00:00,[],None
405,https://github.com/labscript-suite-temp/opalkellyxem3001.git,2020-02-01 12:33:49+00:00,A FPGA based pseudoclock using the Opal Kelly Xem3001 board,0,labscript-suite-temp/opalkellyxem3001,237612226,Verilog,opalkellyxem3001,5871,0,2020-02-01 12:34:51+00:00,[],https://api.github.com/licenses/gpl-3.0
406,https://github.com/sorinistratoiu/ual8bit.git,2020-01-29 19:28:09+00:00,8 bit arithmetical-logical unit implemented in Verilog,0,sorinistratoiu/ual8bit,237064716,Verilog,ual8bit,40,0,2020-01-29 20:05:16+00:00,[],None
407,https://github.com/kerimaltipar/mini-alu.git,2020-01-30 11:43:08+00:00,Verilog code for MINI ALU with testbench ,0,kerimaltipar/mini-alu,237201259,Verilog,mini-alu,106,0,2020-01-30 11:50:07+00:00,[],None
408,https://github.com/yusufozben/CPU_factorial.git,2020-01-13 17:09:34+00:00,"Calculate factorial of number between 1 and 5 with ALU, RB and CU",0,yusufozben/CPU_factorial,233649526,Verilog,CPU_factorial,11,0,2020-01-13 17:26:58+00:00,['verilog'],https://api.github.com/licenses/mit
409,https://github.com/dkanrjsk1142/uart_de0_nano.git,2020-01-15 15:50:40+00:00,ascii text based processor in de0-nano fpga board by uart interface.,0,dkanrjsk1142/uart_de0_nano,234115525,Verilog,uart_de0_nano,99,0,2020-02-18 13:14:04+00:00,[],https://api.github.com/licenses/mit
410,https://github.com/Suslikadze/Menu.git,2020-01-17 13:28:47+00:00,,0,Suslikadze/Menu,234554037,Verilog,Menu,2597,0,2020-01-17 13:29:54+00:00,[],None
411,https://github.com/chenjiawei0930/FinalProject.git,2020-01-08 04:52:28+00:00,,0,chenjiawei0930/FinalProject,232480582,Verilog,FinalProject,2303,0,2020-01-08 10:05:18+00:00,[],None
412,https://github.com/apschuster/CS499ConfigurationManagement.git,2020-02-05 02:18:51+00:00,Configuration management and Github (GCCR) - individual assignment for CS499,0,apschuster/CS499ConfigurationManagement,238350294,Verilog,CS499ConfigurationManagement,21,0,2020-02-05 02:36:13+00:00,[],None
413,https://github.com/abhik2712/KGP_RISC.git,2020-02-04 20:40:26+00:00,,0,abhik2712/KGP_RISC,238301738,Verilog,KGP_RISC,158,0,2020-02-04 20:42:12+00:00,[],None
414,https://github.com/lumirami/PROYECTO-DSD.git,2020-02-06 08:38:55+00:00,PROYCTO  LUIS MIGUEL RAMIREZ Y ANGEL VALECIA //PHRASES RECOGNITION WITH MACHINE LEARNING DEVICE BASED ON FPGA,0,lumirami/PROYECTO-DSD,238642828,Verilog,PROYECTO-DSD,944,0,2020-02-06 09:14:23+00:00,[],None
415,https://github.com/tdsheaves/ENGR850.git,2020-01-30 20:33:08+00:00,,0,tdsheaves/ENGR850,237300160,Verilog,ENGR850,117,0,2020-02-06 02:55:52+00:00,[],None
416,https://github.com/abhijeethub/Abhijeet.git,2020-01-30 13:03:47+00:00,,0,abhijeethub/Abhijeet,237214499,Verilog,Abhijeet,1,0,2020-01-30 13:06:09+00:00,[],None
417,https://github.com/GavinLIgy/brlwesoc.git,2020-01-30 12:25:34+00:00,,0,GavinLIgy/brlwesoc,237207984,Verilog,brlwesoc,669,0,2020-04-20 17:20:19+00:00,[],None
418,https://github.com/teo-tsou/Implementation_of_MIPS.git,2020-01-31 15:01:36+00:00,Designing and implementing MIPS processor using verilog within the course of Computer and Hardware Design. ,0,teo-tsou/Implementation_of_MIPS,237452822,Verilog,Implementation_of_MIPS,670,0,2020-06-25 17:53:27+00:00,[],None
419,https://github.com/beratozdin/thirty-two-bits-ALU.git,2020-02-07 20:08:28+00:00,Thirty two bits arithmetic logic unit in verilog,0,beratozdin/thirty-two-bits-ALU,239013647,Verilog,thirty-two-bits-ALU,5,0,2020-02-07 20:10:41+00:00,[],None
420,https://github.com/gcyBruce/Reaction-Timer-and-some-questions-about-FPGA.git,2020-02-07 06:19:14+00:00,,0,gcyBruce/Reaction-Timer-and-some-questions-about-FPGA,238856965,Verilog,Reaction-Timer-and-some-questions-about-FPGA,647,0,2020-02-07 06:25:47+00:00,[],None
421,https://github.com/JaafarRammal/Jafadrian-ISA.git,2020-01-12 18:34:45+00:00,A custom RISC 16-bit CPU running at 50MHz on an FPGA,0,JaafarRammal/Jafadrian-ISA,233439514,Verilog,Jafadrian-ISA,16169,0,2021-12-07 12:11:42+00:00,"['fpga', 'verilog', 'assembly', 'isa', 'risc']",https://api.github.com/licenses/mit
422,https://github.com/Saarangagarwal/booth_multiplier.git,2020-01-12 16:06:32+00:00,,0,Saarangagarwal/booth_multiplier,233419391,Verilog,booth_multiplier,2,0,2020-01-12 16:19:20+00:00,[],None
423,https://github.com/angusYuhao/Crazy-Taxi.git,2020-01-19 05:48:06+00:00,Verilog Game Project,0,angusYuhao/Crazy-Taxi,234847467,Verilog,Crazy-Taxi,64,0,2022-03-10 01:42:36+00:00,[],None
424,https://github.com/OnlyKevinHuo/Lab3.git,2020-01-19 00:44:48+00:00,,0,OnlyKevinHuo/Lab3,234818041,Verilog,Lab3,233,0,2020-02-07 19:17:45+00:00,[],None
425,https://github.com/rita-lu/Pop-The-Lock.git,2020-01-09 23:24:58+00:00,ECE241 Final Project,0,rita-lu/Pop-The-Lock,232925750,Verilog,Pop-The-Lock,17336,0,2020-01-09 23:26:19+00:00,[],None
426,https://github.com/mina1460/FPGA-calculator.git,2020-01-20 12:38:27+00:00,a simple calculator the performs the basic mathematical operations on the Basys 3 board written in Verilog,0,mina1460/FPGA-calculator,235098234,Verilog,FPGA-calculator,5,0,2020-01-20 12:40:34+00:00,[],None
427,https://github.com/ckckck1373/EE_Project.git,2020-01-20 08:07:30+00:00,new,0,ckckck1373/EE_Project,235049276,Verilog,EE_Project,733667,0,2020-09-29 07:01:44+00:00,[],None
428,https://github.com/robertprestonjohnson/pCT_firmware.git,2020-01-24 17:25:00+00:00,FPGA firmware for the Phase-II pCT scanner,0,robertprestonjohnson/pCT_firmware,236049206,Verilog,pCT_firmware,880,0,2020-02-19 00:30:51+00:00,[],None
429,https://github.com/alanswx/test_sound_generator.git,2020-01-26 23:24:22+00:00,,0,alanswx/test_sound_generator,236390640,Verilog,test_sound_generator,30,0,2020-01-26 23:45:57+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/chmorroni/ecen2350.git,2020-01-27 00:54:46+00:00,ECEN 2350 - Digital Logic,0,chmorroni/ecen2350,236398737,Verilog,ecen2350,4,0,2020-02-16 00:48:59+00:00,[],None
431,https://github.com/benclifford/raspberry-pint-fpga-twiddleboard.git,2020-01-26 13:20:38+00:00,Demo twiddle board for my Raspberry Pint FPGA talk,0,benclifford/raspberry-pint-fpga-twiddleboard,236314966,Verilog,raspberry-pint-fpga-twiddleboard,8,0,2020-01-26 13:39:11+00:00,[],None
432,https://github.com/andyp21/Simon-Game-Verilog-.git,2020-01-27 02:18:03+00:00,Code to program an FPGA to play the game Simon.,0,andyp21/Simon-Game-Verilog-,236406449,Verilog,Simon-Game-Verilog-,9,0,2020-01-27 02:18:32+00:00,[],None
433,https://github.com/KanaHayama/MyPianoPro.git,2020-01-27 22:41:28+00:00,"A FPGA programming course project, playing a complete piano song with multiple buzzers to creates chord effects.",0,KanaHayama/MyPianoPro,236611641,Verilog,MyPianoPro,8485,0,2023-01-28 15:59:11+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/JanBricCodera/automatic-washing-machine-control-system.git,2020-01-28 09:25:00+00:00,,0,JanBricCodera/automatic-washing-machine-control-system,236698625,Verilog,automatic-washing-machine-control-system,301,0,2020-01-29 22:06:24+00:00,[],None
435,https://github.com/Marzi-Ash/RNN-Hardware.git,2020-01-27 20:20:08+00:00,,0,Marzi-Ash/RNN-Hardware,236585738,Verilog,RNN-Hardware,12059,0,2020-01-30 01:20:15+00:00,[],None
436,https://github.com/lab85-ru/ise_impack_prog_sram_and_spi_flash.git,2020-01-27 15:14:03+00:00,Xilinx ISE 14.7 iMPACK prog spartan6 RAM and SPI FLASH from cmd line Windows.,0,lab85-ru/ise_impack_prog_sram_and_spi_flash,236519402,Verilog,ise_impack_prog_sram_and_spi_flash,9,0,2023-05-16 16:00:25+00:00,[],None
437,https://github.com/zaxhattack/Single-Cycle-Processor.git,2020-01-27 15:10:55+00:00,A working Verilog model of a single cycle processor I designed for my Computer Architecture class,0,zaxhattack/Single-Cycle-Processor,236518747,Verilog,Single-Cycle-Processor,7,0,2020-01-27 15:11:29+00:00,[],None
438,https://github.com/sedilloj/coe4ds4_group_03_takehome1.git,2020-01-23 03:48:09+00:00,COMPENG 4DS4 Lab 1,0,sedilloj/coe4ds4_group_03_takehome1,235718150,Verilog,coe4ds4_group_03_takehome1,289,0,2020-01-23 04:02:00+00:00,[],None
439,https://github.com/Mohamed-Elesaily/DMA.git,2020-01-28 17:40:34+00:00,,0,Mohamed-Elesaily/DMA,236797552,Verilog,DMA,536,0,2020-06-24 11:22:44+00:00,[],None
440,https://github.com/EmmaZhao0413/Tuner-with-DE1-SOC.git,2020-01-04 00:28:42+00:00,,0,EmmaZhao0413/Tuner-with-DE1-SOC,231686852,Verilog,Tuner-with-DE1-SOC,1536,0,2020-01-04 00:44:02+00:00,[],None
441,https://github.com/wulihani/5.git,2020-01-12 13:18:40+00:00,,0,wulihani/5,233395494,Verilog,5,24,0,2020-01-27 17:41:20+00:00,[],None
442,https://github.com/angellmei/Pet-Royale.git,2020-01-16 14:19:24+00:00,258 final Verilog project.,0,angellmei/Pet-Royale,234336332,Verilog,Pet-Royale,25,0,2020-01-16 14:27:21+00:00,[],None
443,https://github.com/daz261/Microprocessor-Design-VHDL-Part-2.git,2020-01-18 08:21:50+00:00, Complete the design and simulation of the complete CPU in VHDL using the individual files for CPU components ,0,daz261/Microprocessor-Design-VHDL-Part-2,234703681,Verilog,Microprocessor-Design-VHDL-Part-2,19,0,2020-01-18 08:27:37+00:00,[],None
444,https://github.com/arjunparmar/Verilog.git,2020-01-18 17:13:53+00:00,Projects of Verilog Embeded Language,0,arjunparmar/Verilog,234769026,Verilog,Verilog,129,0,2020-01-18 17:42:00+00:00,[],None
445,https://github.com/Shami40040/Shami.git,2020-01-21 11:39:30+00:00,I'm Engineer,0,Shami40040/Shami,235328517,Verilog,Shami,3,0,2020-01-21 11:50:00+00:00,[],None
446,https://github.com/s107321056ncnu/Final-project.git,2020-01-09 17:06:02+00:00,,0,s107321056ncnu/Final-project,232861251,Verilog,Final-project,8129,0,2020-01-09 17:32:05+00:00,[],None
447,https://github.com/LCM1999/MYCPU.git,2020-01-08 06:23:04+00:00,MultipipeCPU,0,LCM1999/MYCPU,232493524,Verilog,MYCPU,210,0,2020-01-08 07:25:34+00:00,[],None
448,https://github.com/ClaudioKamoda/LAB-Circuitos-Digitais.git,2020-01-08 20:17:24+00:00,Projetos de Circuitos Digitais desenvolvidos no primeiro LAB da Engenharia de Computa√ß√£o. ,0,ClaudioKamoda/LAB-Circuitos-Digitais,232650593,Verilog,LAB-Circuitos-Digitais,1359,0,2020-01-10 23:07:19+00:00,[],https://api.github.com/licenses/mit
449,https://github.com/fredericktutu/mips-cpu.git,2020-01-14 16:18:55+00:00,,0,fredericktutu/mips-cpu,233883025,Verilog,mips-cpu,13136,0,2020-01-15 02:45:00+00:00,"['mips', 'verilog']",https://api.github.com/licenses/gpl-2.0
450,https://github.com/yzxjyzxj52/SootingGame.git,2020-01-06 02:28:02+00:00,FPGA-project-team9,0,yzxjyzxj52/SootingGame,232008658,Verilog,SootingGame,965,0,2023-06-09 02:45:10+00:00,[],None
451,https://github.com/stevenmburns/cocotb-basejump_stl.git,2020-01-13 17:02:43+00:00,,0,stevenmburns/cocotb-basejump_stl,233647946,Verilog,cocotb-basejump_stl,85,0,2022-11-26 22:51:14+00:00,[],None
452,https://github.com/21ChenYe/FPGA-Digital-Lock-.git,2020-01-22 03:02:36+00:00,"created in verilog, requires a FPGA board",0,21ChenYe/FPGA-Digital-Lock-,235488003,Verilog,FPGA-Digital-Lock-,117,0,2020-01-22 03:15:49+00:00,[],None
453,https://github.com/kbr-/fpgacalc.git,2020-01-25 22:36:48+00:00,FPGA stack based calculator,0,kbr-/fpgacalc,236239342,Verilog,fpgacalc,12,0,2020-01-25 22:38:09+00:00,[],None
454,https://github.com/derong97/FPGA-whatsup.git,2020-01-25 17:45:36+00:00,"A modified seven-up game built on Mojo-FPGA, simulating 16-bit beta architecture.",0,derong97/FPGA-whatsup,236206061,Verilog,FPGA-whatsup,6034,0,2020-12-11 09:34:47+00:00,[],None
455,https://github.com/cavemanxzx/Arcade-Squash_MiSTer.git,2020-01-19 18:49:13+00:00,,0,cavemanxzx/Arcade-Squash_MiSTer,234948213,Verilog,Arcade-Squash_MiSTer,1694,0,2020-01-26 07:43:07+00:00,[],None
456,https://github.com/sykwer/usbtest.git,2020-01-26 13:33:02+00:00,,0,sykwer/usbtest,236316421,Verilog,usbtest,2,0,2020-01-26 15:57:37+00:00,[],None
457,https://github.com/nickdalfarra/digsystems-labs.git,2020-02-06 00:32:09+00:00,Basic RISC designed in Verilog HDL. Joint course project of Jess and Nick.,0,nickdalfarra/digsystems-labs,238576691,Verilog,digsystems-labs,13946,0,2021-12-01 20:23:05+00:00,[],None
458,https://github.com/jiayilee97/CG3207.git,2020-02-03 14:20:54+00:00,"Pipelining, Hazard Detection, Multiplier, Divisor",0,jiayilee97/CG3207,237982923,Verilog,CG3207,33,0,2020-02-03 14:38:56+00:00,[],None
459,https://github.com/ratnam18/Linear-Discriminant-Analysis-using-FPGA.git,2020-01-31 05:38:58+00:00,The project is to compute Linear Discriminant Analysis using Matlab and writing Verilog code to dump on FPGA to compute LDA on hardware.,0,ratnam18/Linear-Discriminant-Analysis-using-FPGA,237367741,Verilog,Linear-Discriminant-Analysis-using-FPGA,479,0,2020-01-31 06:47:29+00:00,[],None
460,https://github.com/johnsonCJZ/CSC258.git,2020-02-01 20:10:08+00:00,My work of CSC258,0,johnsonCJZ/CSC258,237671379,,CSC258,37594,0,2020-12-21 01:57:44+00:00,[],None
461,https://github.com/omermosa/Pipelined-RISCV.git,2020-01-27 06:28:47+00:00,,1,omermosa/Pipelined-RISCV,236432170,Verilog,Pipelined-RISCV,27,0,2021-01-13 16:10:08+00:00,[],None
462,https://github.com/abanerjee-06/Processor.git,2020-01-23 12:42:09+00:00,For 32-bit MIPS processor design ,0,abanerjee-06/Processor,235792722,Verilog,Processor,9,0,2020-02-20 12:15:28+00:00,[],None
463,https://github.com/inindev/fpga.git,2020-01-22 00:28:59+00:00,,0,inindev/fpga,235468698,Verilog,fpga,23,0,2020-01-24 10:08:18+00:00,[],https://api.github.com/licenses/gpl-3.0
464,https://github.com/vt-ece4514-s20/bitxmit.git,2020-01-30 20:02:02+00:00,,1,vt-ece4514-s20/bitxmit,237294800,Verilog,bitxmit,456,0,2020-02-05 01:38:46+00:00,[],None
465,https://github.com/Iamtubao/playground.git,2020-02-05 04:06:08+00:00,A fantastic place where everything is possible,0,Iamtubao/playground,238364880,Verilog,playground,1,0,2020-02-13 12:17:13+00:00,[],None
466,https://github.com/gillianGan/sync_fifo.git,2020-02-02 08:28:02+00:00,ÂêåÊ≠•FIFO,0,gillianGan/sync_fifo,237740911,Verilog,sync_fifo,4,0,2020-03-06 03:16:03+00:00,[],None
467,https://github.com/akashr17/cpen311_lab2.git,2020-02-07 23:41:11+00:00,"Working iPod with Play, Pause, Forward, Backward and speed controls.",0,akashr17/cpen311_lab2,239041836,Verilog,cpen311_lab2,28824,0,2020-03-04 03:53:10+00:00,[],None
468,https://github.com/wickta/pps-pll.git,2020-02-04 01:12:38+00:00,,0,wickta/pps-pll,238095858,Verilog,pps-pll,6209,0,2020-02-04 01:14:39+00:00,[],None
469,https://github.com/jayaramanrp/verilog.git,2020-01-04 17:49:12+00:00,,0,jayaramanrp/verilog,231804618,Verilog,verilog,3,0,2020-01-06 17:46:53+00:00,[],None
470,https://github.com/Ishanh2000/verilog.git,2020-01-05 09:16:08+00:00,Practice Verilog and short projects,0,Ishanh2000/verilog,231893545,Verilog,verilog,14,0,2020-01-09 08:19:15+00:00,[],None
471,https://github.com/mevanwijewardena/FPGAimgproc.git,2020-01-05 05:37:04+00:00,,0,mevanwijewardena/FPGAimgproc,231872809,Verilog,FPGAimgproc,3861,0,2020-11-21 18:01:54+00:00,[],None
472,https://github.com/tunghoang290780/OpenROAD-flow.git,2020-01-06 04:57:26+00:00,OpenROAD example flow methodology,27,tunghoang290780/OpenROAD-flow,232026947,,OpenROAD-flow,16613,0,2020-07-27 01:20:48+00:00,[],
473,https://github.com/hw-design/stopwatch.git,2020-01-07 01:34:25+00:00,,0,hw-design/stopwatch,232218114,Verilog,stopwatch,20,0,2020-01-25 19:45:12+00:00,[],None
474,https://github.com/HariniJeyaraman/NaiveBayesHamSpamClassification.git,2020-01-17 19:14:29+00:00,Ham Spam mail classification using Naive Bayes AI Algorithm in Python,0,HariniJeyaraman/NaiveBayesHamSpamClassification,234619339,Verilog,NaiveBayesHamSpamClassification,25,0,2020-01-17 19:20:32+00:00,[],None
475,https://github.com/VinceNguyen35/2_Player_Pong_Game.git,2020-01-25 07:28:33+00:00,A 2 player pong game where users bounce a ball off of walls and paddles. Designed to be programmed on the Nexys 4 FPGA and displayed through VGA connection. Users can move their paddles via switches on the Nexys 4.,0,VinceNguyen35/2_Player_Pong_Game,236139394,Verilog,2_Player_Pong_Game,24,0,2020-01-25 10:38:06+00:00,[],None
476,https://github.com/Navash914/ECE342_ComputerHardware.git,2020-01-14 15:46:30+00:00,,0,Navash914/ECE342_ComputerHardware,233876428,Verilog,ECE342_ComputerHardware,55944,0,2020-06-23 17:13:01+00:00,[],None
477,https://github.com/Priyanka-Sharma1/Priyanka.git,2020-02-07 06:47:01+00:00,A Learner.,0,Priyanka-Sharma1/Priyanka,238860669,Verilog,Priyanka,13,0,2020-02-07 07:07:46+00:00,[],None
478,https://github.com/L1ttleFlyyy/GPU-IBuffer-n-Scoreboard.git,2020-01-21 03:37:39+00:00,,1,L1ttleFlyyy/GPU-IBuffer-n-Scoreboard,235249318,Verilog,GPU-IBuffer-n-Scoreboard,2475,0,2020-06-25 00:01:49+00:00,[],None
479,https://github.com/NightKirie/DIC-Practice.git,2020-01-14 05:53:24+00:00,,1,NightKirie/DIC-Practice,233766924,Verilog,DIC-Practice,55701,0,2020-07-07 04:03:20+00:00,[],None
480,https://github.com/lienliang/ECE411_MP.git,2020-01-31 03:35:43+00:00,MPs for ECE 411 Fall2019 (Computer Organization and Design) ,4,lienliang/ECE411_MP,237353943,Verilog,ECE411_MP,7045,0,2020-01-31 03:39:14+00:00,[],None
481,https://github.com/NuclearFushionPlasma/MIPSNUKE.git,2020-01-11 13:40:42+00:00,a simple mips cpu,0,NuclearFushionPlasma/MIPSNUKE,233237850,Verilog,MIPSNUKE,21,0,2020-01-12 09:27:59+00:00,[],None
482,https://github.com/RemaJore/Interface-between-OV760-cameras-and-monitor-.git,2020-01-19 17:27:55+00:00,,0,RemaJore/Interface-between-OV760-cameras-and-monitor-,234937581,Verilog,Interface-between-OV760-cameras-and-monitor-,100,0,2020-01-25 11:49:19+00:00,[],None
483,https://github.com/liyunyun026/fianl_project_1.git,2020-01-07 08:06:15+00:00,ÈÇèË®≠ÊúüÊú´Â∞àÈ°å,0,liyunyun026/fianl_project_1,232274897,Verilog,fianl_project_1,711,0,2020-01-09 20:30:56+00:00,[],None
484,https://github.com/josueRodriguez18/MPArchitecture.git,2020-01-15 22:52:59+00:00,,0,josueRodriguez18/MPArchitecture,234189223,Verilog,MPArchitecture,15,0,2020-03-31 11:16:30+00:00,[],None
485,https://github.com/hamuel89/Simple-ALU-Structural.git,2020-01-20 20:40:36+00:00,Verilog 8bit ALU,0,hamuel89/Simple-ALU-Structural,235195018,Verilog,Simple-ALU-Structural,3,0,2020-01-20 20:41:54+00:00,[],None
486,https://github.com/nitrojacob/verilog.git,2020-01-23 15:00:58+00:00,,0,nitrojacob/verilog,235818306,Verilog,verilog,12,0,2024-03-04 19:31:58+00:00,[],None
487,https://github.com/steveWin32/CECS-460-System-on-Chip.git,2020-01-06 23:31:25+00:00,,0,steveWin32/CECS-460-System-on-Chip,232204066,Verilog,CECS-460-System-on-Chip,31,0,2020-01-06 23:32:35+00:00,[],None
488,https://github.com/bit-hack/verilog-opl2.git,2020-01-04 00:13:26+00:00,,0,bit-hack/verilog-opl2,231685518,Verilog,verilog-opl2,21,0,2020-01-04 00:14:26+00:00,[],None
489,https://github.com/heijligen/vhdl_pynq.git,2020-01-11 19:05:57+00:00,,0,heijligen/vhdl_pynq,233283083,Verilog,vhdl_pynq,17,0,2020-06-30 19:41:20+00:00,[],None
490,https://github.com/Joycelyn-Chen/Jing-Wen.git,2020-01-10 07:09:18+00:00,,0,Joycelyn-Chen/Jing-Wen,232987644,Verilog,Jing-Wen,13,0,2020-01-14 05:53:00+00:00,[],None
491,https://github.com/phangiaanh/Verilog-Module-Library.git,2020-01-17 14:48:59+00:00,,0,phangiaanh/Verilog-Module-Library,234569071,Verilog,Verilog-Module-Library,11,0,2020-01-21 03:29:41+00:00,[],None
492,https://github.com/Faribasaa/cpu_Risc_v.git,2020-01-17 15:48:02+00:00,,0,Faribasaa/cpu_Risc_v,234580729,Verilog,cpu_Risc_v,6,0,2020-01-17 15:52:35+00:00,[],None
493,https://github.com/keshavanand98/EmbeddedLab-UCS614-.git,2020-01-17 08:08:16+00:00,Lab Codes for Verilog,0,keshavanand98/EmbeddedLab-UCS614-,234501488,Verilog,EmbeddedLab-UCS614-,4,0,2020-01-17 08:46:05+00:00,[],None
494,https://github.com/dkanrjsk1142/usb1_if.git,2020-01-18 08:16:57+00:00,,0,dkanrjsk1142/usb1_if,234703158,Verilog,usb1_if,23,0,2020-02-02 01:58:40+00:00,[],https://api.github.com/licenses/mit
495,https://github.com/JaniceDuan/Digital-System-Design-Using-HDL.git,2020-01-24 06:03:12+00:00,,0,JaniceDuan/Digital-System-Design-Using-HDL,235948633,Verilog,Digital-System-Design-Using-HDL,360,0,2020-01-24 20:30:44+00:00,[],None
496,https://github.com/Utsav-M-Jolapara/Serial-16-Bit-Shift-Adder-.git,2020-02-01 10:34:12+00:00,Serial 16 bit shift adder using verilog,0,Utsav-M-Jolapara/Serial-16-Bit-Shift-Adder-,237598664,Verilog,Serial-16-Bit-Shift-Adder-,1,0,2020-02-01 10:34:19+00:00,[],None
497,https://github.com/daryllimyt/Digital-Electronics-2-Verilog-Lab.git,2020-01-25 19:15:23+00:00,EIE2 Digital Electronics 2 Verilog Lab,0,daryllimyt/Digital-Electronics-2-Verilog-Lab,236217226,Verilog,Digital-Electronics-2-Verilog-Lab,88853,0,2020-01-25 19:21:19+00:00,[],None
498,https://github.com/namwoo-konkuk/FPGA_comb.git,2020-02-01 13:23:24+00:00,,0,namwoo-konkuk/FPGA_comb,237618343,Verilog,FPGA_comb,2,0,2020-02-01 13:38:37+00:00,[],None
499,https://github.com/mohammedsgf/TailLight.git,2020-01-19 19:23:22+00:00,,0,mohammedsgf/TailLight,234952723,Verilog,TailLight,10,0,2020-04-19 07:45:20+00:00,[],None
500,https://github.com/williamlammy/TEST_TEMP.git,2020-01-20 04:18:48+00:00,,0,williamlammy/TEST_TEMP,235017584,Verilog,TEST_TEMP,18,0,2020-01-20 04:20:22+00:00,[],None
501,https://github.com/AlanXia0118/vlsi-lab.git,2020-01-30 01:45:42+00:00,,0,AlanXia0118/vlsi-lab,237119270,Verilog,vlsi-lab,10226,0,2020-01-30 03:29:24+00:00,[],None
502,https://github.com/svirvel/tls3001-verilog.git,2020-01-15 14:12:47+00:00,tls3001 leddriver written in verilog,0,svirvel/tls3001-verilog,234095155,Verilog,tls3001-verilog,3,0,2020-01-15 14:19:49+00:00,[],https://api.github.com/licenses/mit
503,https://github.com/nik2810/uart_1.0.git,2020-01-15 12:24:54+00:00,,0,nik2810/uart_1.0,234075344,Verilog,uart_1.0,7,0,2020-01-15 12:38:01+00:00,[],None
504,https://github.com/hasanguleryuz/Verilog--MIPS-lite-single-cycle-implementation-.git,2020-01-26 16:52:21+00:00, MIPS-lite single-cycle implementation with use VERILOG,0,hasanguleryuz/Verilog--MIPS-lite-single-cycle-implementation-,236343277,Verilog,Verilog--MIPS-lite-single-cycle-implementation-,74,0,2020-01-26 16:55:55+00:00,[],None
505,https://github.com/devshree07/MIPS-Processor.git,2020-01-25 14:41:52+00:00, Implemented 16-bit MIPS Pipelined Processor in Verilog-HDL on Xilinx Platform. The processor can perform 28 different operations. The operations were successfully executed using an FPGA.,0,devshree07/MIPS-Processor,236182361,Verilog,MIPS-Processor,20,0,2020-01-25 14:52:21+00:00,[],https://api.github.com/licenses/mit
506,https://github.com/chen1mike/Shooting_Game.git,2020-01-09 19:12:59+00:00,Shooting Game FPGA code using 8x8 output,0,chen1mike/Shooting_Game,232885027,Verilog,Shooting_Game,18,0,2020-01-10 08:40:18+00:00,[],None
507,https://github.com/JaviPardox/ArchitecturalProjects.git,2020-01-21 12:42:23+00:00,,0,JaviPardox/ArchitecturalProjects,235340019,Verilog,ArchitecturalProjects,8,0,2020-01-21 13:08:14+00:00,[],https://api.github.com/licenses/mit
508,https://github.com/khaiwang/mips-cpu.git,2020-01-21 01:33:45+00:00,mips-c3 cpu,0,khaiwang/mips-cpu,235232483,Verilog,mips-cpu,15,0,2020-01-21 01:51:59+00:00,[],None
509,https://github.com/mattgrossfeld/ECE-385-Final-Project.git,2020-01-27 23:41:15+00:00,The final project for ECE 385 taken at the University of Illinois at Urbana-Champaign. This course was taken during the Fall 2017 semester. The final project was the game Frogger using sprites and VGA output drivers. The game was written in SystemVerilog and used an FPGA to run the game.,0,mattgrossfeld/ECE-385-Final-Project,236620120,Verilog,ECE-385-Final-Project,19885,0,2020-10-14 01:40:37+00:00,[],None
510,https://github.com/amitYadavDev/verilog.git,2020-02-05 06:17:06+00:00,,0,amitYadavDev/verilog,238381618,Verilog,verilog,7,0,2020-02-05 06:20:01+00:00,[],None
511,https://github.com/e-trees/exstickge_samples.git,2020-01-07 07:23:21+00:00,Samples for exStickGE,2,e-trees/exstickge_samples,232267141,Verilog,exstickge_samples,1406,0,2022-05-30 09:19:50+00:00,[],None
512,https://github.com/shjiang-yang/FPGA.git,2020-01-11 07:56:01+00:00,‰∏éFPGAÊúâÂÖ≥ÁöÑÂ∞èÂ∑•Á®ãÂèäÂÖ∂ÂÆûÁé∞,0,shjiang-yang/FPGA,233196550,Verilog,FPGA,100,0,2020-01-17 09:21:50+00:00,[],None
513,https://github.com/lukericotta/Pipelined-Processor.git,2020-01-15 20:48:03+00:00,Pipelined processor design with instruction and data caches,0,lukericotta/Pipelined-Processor,234170254,Verilog,Pipelined-Processor,1179,0,2020-02-07 16:17:32+00:00,[],None
514,https://github.com/carsonsyberg/digitallogic2.git,2020-01-15 20:53:08+00:00,Files for DE10 verilog Lab 2,0,carsonsyberg/digitallogic2,234171088,Verilog,digitallogic2,7,0,2020-01-15 20:54:15+00:00,[],None
515,https://github.com/AurelienUoU/fifo_to_one_clock_dpram.git,2020-01-16 20:11:03+00:00,Testcase for techmapping using Yosys,0,AurelienUoU/fifo_to_one_clock_dpram,234402853,Verilog,fifo_to_one_clock_dpram,92,0,2020-01-16 22:40:31+00:00,[],None
516,https://github.com/naty-school/GFAU.git,2020-01-22 01:48:45+00:00,Galois Field Arithmetic Unit - Capstone Project,0,naty-school/GFAU,235478501,Verilog,GFAU,229,0,2020-01-23 16:48:35+00:00,"['fpga', 'alu', 'galois-field']",None
517,https://github.com/naty-school/CMPE-415-UMBC.git,2020-01-22 05:54:28+00:00,Beginner FPGA Materials + old class projects,1,naty-school/CMPE-415-UMBC,235508392,Verilog,CMPE-415-UMBC,1378,0,2020-01-26 23:00:57+00:00,[],None
518,https://github.com/hhc97/CSC258_lab_repo.git,2020-01-22 05:43:48+00:00,Absolute cancer.,0,hhc97/CSC258_lab_repo,235506991,Verilog,CSC258_lab_repo,39391,0,2020-10-08 20:13:48+00:00,[],None
519,https://github.com/tsmswifty/CSC258FinalProject.git,2020-01-21 21:50:45+00:00,Pong made in Verilog for the DE1-SoC.,0,tsmswifty/CSC258FinalProject,235448711,Verilog,CSC258FinalProject,162080,0,2020-10-05 22:39:31+00:00,[],None
520,https://github.com/PHIQW/QuartusProj.git,2020-01-29 05:29:52+00:00,,0,PHIQW/QuartusProj,236910441,Verilog,QuartusProj,44,0,2020-03-04 10:26:49+00:00,[],None
521,https://github.com/level-two/FpgaSynth.git,2020-01-26 00:41:34+00:00,,0,level-two/FpgaSynth,236249912,Verilog,FpgaSynth,6614,0,2020-08-04 11:20:37+00:00,[],None
522,https://github.com/ArtemUstynov/single_cycle_cpu.git,2020-01-27 11:49:42+00:00,,0,ArtemUstynov/single_cycle_cpu,236479255,Verilog,single_cycle_cpu,3,0,2020-01-27 11:57:01+00:00,[],None
523,https://github.com/WPSDD/AIS_demo.git,2020-01-31 06:32:12+00:00,My undergraduate graduation project,0,WPSDD/AIS_demo,237373991,Verilog,AIS_demo,186993,0,2020-04-25 10:05:52+00:00,[],None
524,https://github.com/kunalsaraf/iverilog.git,2020-01-31 08:12:15+00:00,Codes for Embedded System (UCS507),0,kunalsaraf/iverilog,237386880,Verilog,iverilog,10,0,2020-03-21 06:15:03+00:00,[],None
525,https://github.com/wisdom1972/iverilog_demo.git,2020-01-31 13:12:03+00:00,it is iverilog demo in ubuntu,0,wisdom1972/iverilog_demo,237432776,Verilog,iverilog_demo,2,0,2020-01-31 13:16:40+00:00,[],None
526,https://github.com/frh17/MIPS32_CPU.git,2020-01-09 04:09:52+00:00,,0,frh17/MIPS32_CPU,232719930,Verilog,MIPS32_CPU,127,0,2020-01-09 04:15:13+00:00,[],None
527,https://github.com/nus-wira/ee2026.git,2020-02-03 14:35:55+00:00,Digital Design,0,nus-wira/ee2026,237986212,Verilog,ee2026,36,0,2021-09-09 13:02:47+00:00,[],None
528,https://github.com/torinomiya/Project701.git,2020-02-02 03:48:23+00:00,Convert I2S to the signal that is compatible for obsolete 16bit Integrator DAC.,1,torinomiya/Project701,237714518,Verilog,Project701,36,0,2022-04-26 13:02:20+00:00,[],None
529,https://github.com/ashish1206026/pwm-repository.git,2020-02-02 17:00:27+00:00,Contains the file to produce the differential pulse width modulator,0,ashish1206026/pwm-repository,237804432,Verilog,pwm-repository,1,0,2020-02-02 17:07:05+00:00,[],None
530,https://github.com/maryamazmp/polygraph.git,2020-02-02 07:41:36+00:00,,0,maryamazmp/polygraph,237736333,Verilog,polygraph,25,0,2020-02-02 07:52:01+00:00,[],None
531,https://github.com/douglasls/FPGA-VIRTUAL.git,2020-02-06 13:47:16+00:00,Descri√ß√£o em verilog utilizada para testar os circuitos evoluidos na DE-II 70.,0,douglasls/FPGA-VIRTUAL,238699019,Verilog,FPGA-VIRTUAL,842,0,2020-02-06 13:51:14+00:00,[],None
532,https://github.com/amoghinamdar/project_zybo.git,2020-01-27 14:49:27+00:00,,1,amoghinamdar/project_zybo,236513624,Verilog,project_zybo,58,0,2020-01-27 15:18:38+00:00,[],None
533,https://github.com/dmcgrath19/AdderSub.git,2020-01-28 19:51:54+00:00, four-bit adder‚Äìsubtractor of unsigned numbers -- The first two inputs should the 4 bit numbers to add and the final input is a select which tells the module whether to add (zero) or subtract (one).,0,dmcgrath19/AdderSub,236826807,Verilog,AdderSub,0,0,2020-11-27 01:31:35+00:00,[],None
534,https://github.com/edjavu/Sensor-networks-for-agriculture-based-on-FPGA.git,2020-02-04 14:26:11+00:00,Proyecto de Dise√±o de sistemas digitales - ESPOL,0,edjavu/Sensor-networks-for-agriculture-based-on-FPGA,238225180,Verilog,Sensor-networks-for-agriculture-based-on-FPGA,44658,0,2020-02-04 14:39:48+00:00,[],None
535,https://github.com/wisdom1972/multiple_image_T8F81.git,2020-02-04 08:24:48+00:00,How to build multi_image FPGA design on Trion T8,1,wisdom1972/multiple_image_T8F81,238157114,Verilog,multiple_image_T8F81,2824,0,2020-02-10 09:16:55+00:00,[],None
536,https://github.com/ABHIJEETBISHT/elevator.git,2020-02-02 13:28:59+00:00,3 Floor elevator ,0,ABHIJEETBISHT/elevator,237775356,Verilog,elevator,2,0,2020-02-02 15:04:07+00:00,[],None
537,https://github.com/NitinBnittu/Frequency-divider.git,2020-02-04 10:07:53+00:00,Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simulation.The picture of the waveform is attached to the code file please check.,2,NitinBnittu/Frequency-divider,238175847,Verilog,Frequency-divider,7,0,2020-02-07 04:29:10+00:00,[],None
538,https://github.com/laraib-786/frequency-counter.git,2020-01-09 17:44:58+00:00,,0,laraib-786/frequency-counter,232869064,Verilog,frequency-counter,5,0,2020-01-09 17:59:30+00:00,[],None
539,https://github.com/Pinin25/music-playback.git,2020-01-10 22:52:16+00:00,Play a song stored in blocked ROM,0,Pinin25/music-playback,233143515,Verilog,music-playback,27,0,2020-01-10 23:04:19+00:00,[],None
540,https://github.com/ariyonaty/ECE3300.git,2020-01-22 21:05:48+00:00,ECE3300 - Digital Circuit Design with Verilog - Menglai Yin,0,ariyonaty/ECE3300,235666744,Verilog,ECE3300,239,0,2020-04-14 05:03:06+00:00,[],https://api.github.com/licenses/mit
541,https://github.com/ariyonaty/ECE3300L.git,2020-01-23 21:03:21+00:00,ECE3300L - Digital Circuit Design Lab with Toma Sacco,0,ariyonaty/ECE3300L,235886100,Verilog,ECE3300L,674,0,2020-11-13 21:53:20+00:00,[],https://api.github.com/licenses/mit
542,https://github.com/amoghinamdar/project_summer2019.git,2020-01-28 16:40:16+00:00,,0,amoghinamdar/project_summer2019,236784015,Verilog,project_summer2019,3685,0,2020-04-30 15:27:19+00:00,[],None
543,https://github.com/jxz12/BouganisHunt3000.git,2020-01-17 11:42:28+00:00,EIE 1st year group project,0,jxz12/BouganisHunt3000,234536942,Verilog,BouganisHunt3000,5683,0,2020-01-17 11:49:41+00:00,[],None
544,https://github.com/PineXmas/ECE540_Proj_01_SimpleBot.git,2020-01-16 08:04:58+00:00,,0,PineXmas/ECE540_Proj_01_SimpleBot,234267198,Verilog,ECE540_Proj_01_SimpleBot,133503,0,2020-01-26 22:08:14+00:00,[],None
545,https://github.com/rgjkeizer/Fpga-Pong.git,2020-02-02 15:22:59+00:00,Dit bevat alle bestanden van het spel pong,0,rgjkeizer/Fpga-Pong,237791005,Verilog,Fpga-Pong,47438,0,2020-02-02 15:41:18+00:00,[],None
546,https://github.com/joshuaandersonj/ECEN-248-Labs.git,2020-02-01 09:27:13+00:00,,0,joshuaandersonj/ECEN-248-Labs,237591369,Verilog,ECEN-248-Labs,1101,0,2020-02-01 09:38:45+00:00,[],None
547,https://github.com/Jagadishrathod/VLSI.git,2020-02-03 05:36:56+00:00,,0,Jagadishrathod/VLSI,237892950,Verilog,VLSI,267,0,2021-06-22 16:44:33+00:00,[],None
548,https://github.com/xiaoshou-zheng/snake-game-by-FPGA.git,2020-01-15 06:48:18+00:00,Áî®cyclone III ËäØÁâáÂÆûÁé∞ÁöÑË¥™ÂêÉËõáÂ∞èÊ∏∏Êàè,0,xiaoshou-zheng/snake-game-by-FPGA,234016931,Verilog,snake-game-by-FPGA,472,0,2020-01-15 07:00:00+00:00,[],None
549,https://github.com/chii127/-8-.git,2020-01-10 07:06:55+00:00,,0,chii127/-8-,232987263,Verilog,-8-,8798,0,2020-01-10 07:50:37+00:00,[],None
550,https://github.com/jmrundle/simon.git,2020-01-07 17:06:55+00:00,Final Project for CSE 20210 - Logic Design and Sequential Circuits,0,jmrundle/simon,232374558,Verilog,simon,135,0,2020-01-07 17:27:15+00:00,[],None
551,https://github.com/karacasoft/simple-riscv-cpu-verilog.git,2020-01-07 17:47:34+00:00,An incomplete RISC-V CPU implemented in Verilog,0,karacasoft/simple-riscv-cpu-verilog,232382250,Verilog,simple-riscv-cpu-verilog,97,0,2020-01-12 11:18:02+00:00,[],https://api.github.com/licenses/gpl-3.0
552,https://github.com/bandana095/Computer-Architecture.git,2020-01-04 19:09:02+00:00,Consisting of all the verilog assignments done by me during my Masters and TA,0,bandana095/Computer-Architecture,231814701,Verilog,Computer-Architecture,1,0,2020-01-04 19:17:23+00:00,[],None
553,https://github.com/Nick31729/FPGA_final_project.git,2020-01-04 07:19:32+00:00,,0,Nick31729/FPGA_final_project,231725097,Verilog,FPGA_final_project,69,0,2020-01-09 13:10:03+00:00,[],None
554,https://github.com/107321048/107321048.git,2020-01-07 09:07:14+00:00,,0,107321048/107321048,232285906,Verilog,107321048,1281,0,2020-01-07 10:29:55+00:00,[],None
555,https://github.com/asca234/CS480G.git,2020-01-07 02:59:23+00:00,Team Projects I worked on in Advanced Microcomputer Architecture @ UK,0,asca234/CS480G,232230739,Verilog,CS480G,31,0,2020-01-07 03:26:03+00:00,[],None
556,https://github.com/JohnsonZha0/FPGALearning.git,2020-02-05 05:12:31+00:00,Digital circuit knowledge needed.,0,JohnsonZha0/FPGALearning,238373214,Verilog,FPGALearning,45,0,2021-09-11 16:42:03+00:00,[],None
557,https://github.com/XuQing2010/e200.git,2020-02-06 12:09:24+00:00,,0,XuQing2010/e200,238680409,Verilog,e200,93081,0,2020-02-06 12:35:01+00:00,[],https://api.github.com/licenses/apache-2.0
558,https://github.com/helder-sales/clock-verilog.git,2020-01-23 02:20:20+00:00,Implementation of a digital clock in verilog for Altera Cyclone IV FPGA,0,helder-sales/clock-verilog,235708593,Verilog,clock-verilog,3615,0,2021-11-21 21:06:04+00:00,[],https://api.github.com/licenses/mit
559,https://github.com/vkbans/Calc1-Design.git,2020-02-07 21:29:13+00:00,"Direct Testing of Calc1 Design, Identifying bugs in the design",0,vkbans/Calc1-Design,239025932,Verilog,Calc1-Design,28,0,2020-02-11 20:38:08+00:00,[],None
560,https://github.com/chxb1987/DeltaSigma.git,2020-02-02 09:16:27+00:00,Senior year project - Discrete Time Delta-Sigma Modulator Design,0,chxb1987/DeltaSigma,237746059,,DeltaSigma,3357,0,2020-02-02 09:16:32+00:00,[],None
561,https://github.com/jaswanth777/cs224.git,2020-01-31 10:55:49+00:00,,2,jaswanth777/cs224,237411821,Verilog,cs224,184,0,2021-04-25 09:59:41+00:00,[],None
562,https://github.com/NitinBnittu/Traffic-light-controller.git,2020-01-30 11:57:45+00:00,Controlling traffic signals in 4 directions using density of the traffic using verilog code,0,NitinBnittu/Traffic-light-controller,237203494,Verilog,Traffic-light-controller,4,0,2020-02-03 11:36:42+00:00,[],None
563,https://github.com/Husaimawx/password_lock-verilog-.git,2020-01-04 15:38:27+00:00,Êï∞ÁîµÂ§ß‰Ωú‰∏öÔºàÊ∫êÊñá‰ª∂ÔºåÊä•ÂëäÔºâ,0,Husaimawx/password_lock-verilog-,231787170,,password_lock-verilog-,7145,0,2020-01-04 15:38:29+00:00,[],https://api.github.com/licenses/mit
564,https://github.com/sorayabarbari/lab_project.git,2020-01-05 12:48:49+00:00,,1,sorayabarbari/lab_project,231916526,Verilog,lab_project,1,0,2020-01-05 18:13:31+00:00,[],None
565,https://github.com/antmicro/yosys-SpDE-flow.git,2020-02-03 17:45:38+00:00,,0,antmicro/yosys-SpDE-flow,238024861,Verilog,yosys-SpDE-flow,50,0,2021-05-03 08:26:36+00:00,[],https://api.github.com/licenses/apache-2.0
566,https://github.com/nkrama-99/ECE243.git,2020-02-02 05:40:38+00:00,Contains Projects done in Verilog,0,nkrama-99/ECE243,237724621,Verilog,ECE243,13281,0,2020-02-02 05:45:21+00:00,[],None
567,https://github.com/AldairSoledispa/PID-Control-for-angular-position-based-on-FPGA.git,2020-02-05 18:52:31+00:00,,0,AldairSoledispa/PID-Control-for-angular-position-based-on-FPGA,238524368,Verilog,PID-Control-for-angular-position-based-on-FPGA,49703,0,2020-02-07 04:31:56+00:00,[],None
568,https://github.com/hw-design/vga_if.git,2020-01-07 01:49:23+00:00,,0,hw-design/vga_if,232220187,Verilog,vga_if,8,0,2020-02-01 00:12:45+00:00,[],None
569,https://github.com/mkh2097/SBU-Logical-Circuits-Project.git,2020-02-05 20:40:22+00:00,,0,mkh2097/SBU-Logical-Circuits-Project,238544080,Verilog,SBU-Logical-Circuits-Project,827,0,2020-02-05 20:44:18+00:00,[],None
570,https://github.com/nsankethreddy/DDCO_Project.git,2020-02-06 14:40:42+00:00,Booths multiplication Algorithm,0,nsankethreddy/DDCO_Project,238709889,Verilog,DDCO_Project,1025,0,2020-02-07 09:41:23+00:00,[],None
571,https://github.com/NDS-98/Computer-Architecture-Lab.git,2020-01-31 21:35:39+00:00,Labsheets and solutions for the lab component of the course Computer Architecture at BITS Pilani.,0,NDS-98/Computer-Architecture-Lab,237520145,Verilog,Computer-Architecture-Lab,4145,0,2020-02-01 12:17:59+00:00,[],None
572,https://github.com/Ting199988/FPGA_final_project.git,2020-01-09 11:37:11+00:00,,0,Ting199988/FPGA_final_project,232794770,Verilog,FPGA_final_project,28,0,2020-01-09 13:13:24+00:00,[],None
573,https://github.com/ahmedhany13/Mips-Processor.git,2020-01-26 03:20:17+00:00,"MIPS (Microprocessor without Interlocked Pipelined Stages) , full implementation using Verilog",0,ahmedhany13/Mips-Processor,236261483,Verilog,Mips-Processor,12,0,2020-01-26 03:33:41+00:00,[],None
574,https://github.com/edwang91/Digital-Design-Labs.git,2020-01-18 04:50:09+00:00,,0,edwang91/Digital-Design-Labs,234683122,Verilog,Digital-Design-Labs,8671,0,2020-01-18 05:54:23+00:00,[],None
575,https://github.com/ramprakashb/ECE540_Prj1_SimpleBot.git,2020-01-20 10:59:32+00:00,Simulation of a Rojo Bot in MIPSfpga,0,ramprakashb/ECE540_Prj1_SimpleBot,235081159,Verilog,ECE540_Prj1_SimpleBot,15375,0,2020-01-20 11:09:43+00:00,[],None
576,https://github.com/brettbmills/matrix_multiplier.git,2020-01-22 20:29:46+00:00,"Project done in a digital systems design course. The general idea is that the user can input two 2x2 matrices using the switches on the Basys3 FPGA, then utilizing its buttons, multiply the two matrices.",0,brettbmills/matrix_multiplier,235660573,Verilog,matrix_multiplier,9,0,2020-01-28 06:30:54+00:00,[],None
577,https://github.com/oz-matt/cinnabon-fpga.git,2020-01-22 16:55:19+00:00,,0,oz-matt/cinnabon-fpga,235620171,Verilog,cinnabon-fpga,484069,0,2020-03-17 00:19:07+00:00,[],None
578,https://github.com/windynuaa/mips_cpu.git,2020-01-29 15:02:54+00:00,educational,0,windynuaa/mips_cpu,237009993,Verilog,mips_cpu,27,0,2020-05-17 12:41:59+00:00,[],None
579,https://github.com/nobumacsuzuki/DE0CV_4BitCounter.git,2020-01-27 04:43:00+00:00,Tutorial project - Intel Cyclone V FPGA RTL simulation,1,nobumacsuzuki/DE0CV_4BitCounter,236420765,Verilog,DE0CV_4BitCounter,3,0,2020-02-09 08:28:20+00:00,[],None
580,https://github.com/andyp21/PunC.git,2020-01-27 02:19:49+00:00,"Programming an FPGA to fetch, execute, and store based on input from the instruction register (creating a basic computer).",0,andyp21/PunC,236406611,Verilog,PunC,227,0,2020-01-27 02:20:44+00:00,[],None
581,https://github.com/chien119/Read.git,2020-01-10 07:46:00+00:00,,0,chien119/Read,232993620,Verilog,Read,13623,0,2020-01-10 08:57:41+00:00,[],None
582,https://github.com/ArindamSharma/Floating-Point-Adder-Verilog-.git,2020-01-16 09:10:33+00:00,Half Precision Floating Point Adder in Verilog,0,ArindamSharma/Floating-Point-Adder-Verilog-,234279488,Verilog,Floating-Point-Adder-Verilog-,41,0,2021-03-22 18:15:06+00:00,"['verilog', 'floating-point-adder']",None
583,https://github.com/Mastermind0100/verilog_basic_vlsi.git,2020-01-14 17:25:09+00:00,Basic VLSI Codes and Algos,0,Mastermind0100/verilog_basic_vlsi,233896348,Verilog,verilog_basic_vlsi,16,0,2020-02-11 12:42:12+00:00,[],None
