
---------- Begin Simulation Statistics ----------
final_tick                               131193597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    476                       # Simulator instruction rate (inst/s)
host_mem_usage                               28432484                       # Number of bytes of host memory used
host_op_rate                                      489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141219.33                       # Real time elapsed on the host
host_tick_rate                                 559353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67196311                       # Number of instructions simulated
sim_ops                                      69044506                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078991                       # Number of seconds simulated
sim_ticks                                 78991463125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.645381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  209284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4062                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20901                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            250724                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39898                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           48698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8800                       # Number of indirect misses.
system.cpu.branchPred.lookups                  461168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   79483                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5661                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2563056                       # Number of instructions committed
system.cpu.committedOps                       2899497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.148181                       # CPI: cycles per instruction
system.cpu.discardedOps                         61966                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1371790                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            715602                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           325780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7019827                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241070                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4063                       # number of quiesce instructions executed
system.cpu.numCycles                         10632021                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4063                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1608500     55.48%     55.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9045      0.31%     55.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                 778949     26.86%     82.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                503003     17.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2899497                       # Class of committed instruction
system.cpu.quiesceCycles                    115754320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3612194                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1745520                       # Transaction distribution
system.membus.trans_dist::ReadResp            1749355                       # Transaction distribution
system.membus.trans_dist::WriteReq             975585                       # Transaction distribution
system.membus.trans_dist::WriteResp            975585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3245                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2128                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3590                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        98857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5359177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5359177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5458634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       541376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        91888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       670636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    171490976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    171490976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172177740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2731743                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004446                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2731689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2731743                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7186310535                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84441750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              687390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16204499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           75828344                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10705716593                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1263750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4148296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1037074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5185370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1037074                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4148296                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5185370                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5185370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5185370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10370741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2107392                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2107392                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3746764                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3746764                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10678282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10973194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11708312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        91888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    170852372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175570964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       158372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       158372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    186361168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19620744250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         12873173                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          758                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15949429667                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10075852000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12444889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9955911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5600200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7466933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35467934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7466933                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5600200                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13067134                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12444889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9955911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13067134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13067134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48535068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       158372                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       600740                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4957                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447325                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5600200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13067134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18667334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5600200                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2004926                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7605126                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5600200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18667334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2004926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26272459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1741352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1741344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       938240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       938240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       141520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5191690                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4974                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5359176                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4527016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166133780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       158372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    171490912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3319696                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3319696    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3319696                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7793051785                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9644860000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158773768                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165327368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737088                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39693442                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39898242                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934272                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053264                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2010011737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33186371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49779556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092977664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47310024                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48183941                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95493965                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2057321761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81370312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49779556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2188471629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     56754176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    208666644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114098196                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    198180884                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1773568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39479301                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3565573                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24586245                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11615230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1907386926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    718484932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4148296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2641635384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1064452849                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1444437050                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2508889900                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11615230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2971839775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2162921982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4148296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5150525283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          315                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       204174                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         255217                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       204174                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       204174                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       204174                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        255217                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109379604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       158628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111777504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       207680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     56754176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60255040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1709061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1746562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       886784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             941485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     24123822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1384701583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2008166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4224457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1415058028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2629145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33186371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    718484932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7466933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1037074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            762804455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2629145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     57310193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2103186514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7466933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1037074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2008166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4224457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2177862483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     70760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2594650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003437600000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3132707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             999282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1746566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     941485                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1746566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   941485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58953352905                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8726845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104769289155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33777.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60027.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1627148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  875609                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1746552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               941485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1507161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 154156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15612                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       184083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.115328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.282388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.334587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5376      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4514      2.45%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2580      1.40%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3414      1.85%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3844      2.09%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2435      1.32%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2456      1.33%     13.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3490      1.90%     15.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155974     84.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       184083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     524.127327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    992.007809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2444     73.39%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.21%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.12%     73.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.09%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.09%     74.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     74.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          265      7.96%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.21%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.06%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.09%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     82.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.18%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          399     11.98%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.06%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      2.31%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      0.18%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           75      2.25%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     282.724324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     51.411630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    441.821496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2365     71.02%     71.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.17%     72.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.36%     72.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.12%     72.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.24%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.33%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.30%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.15%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     73.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     74.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     74.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     74.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     74.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     74.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      0.81%     74.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          831     24.95%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111703616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60254208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111777760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60255040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1414.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       762.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1415.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    762.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78991581125                       # Total gap between requests
system.mem_ctrls.avgGap                      29386.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109303124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       158884                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       333568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       208896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     56752128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 24123822.051308535039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1383733376.694559097290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2011407.229520158609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4222836.073717808351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2644538.937953746412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33186370.986086227000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 718459004.996433973312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7466933.471869401634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1037074.093315194594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1709061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       886784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2480308920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101716818235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    348217040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    223944960                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50201522220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  88876240845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1216724149280                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  93046221010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5409021190                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83231.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59516.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    139790.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42950.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15470422.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2169830.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1372063.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10096161.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4225797.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         90839049.074994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         63401629.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3174393506.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1308432948                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756206967.600160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     905977687.124546                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     862198937.400047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7161450724.650811                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         90.661072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44846985100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4273080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29872050400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8126                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4063                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17806666.810239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    105179100.402441                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4063    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4063                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58845110250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72348487250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       955982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           955982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       955982                       # number of overall hits
system.cpu.icache.overall_hits::total          955982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10940000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10940000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10940000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10940000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       956234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       956234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       956234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       956234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43412.698413                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43412.698413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43412.698413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43412.698413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10538500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10538500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10538500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10538500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000264                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41819.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41819.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41819.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41819.444444                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       955982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          955982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10940000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10940000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       956234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       956234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43412.698413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43412.698413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10538500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10538500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41819.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41819.444444                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.987099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3916187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                96                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40793.614583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.987099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.802709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1912720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1912720                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1244099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1244099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1244099                       # number of overall hits
system.cpu.dcache.overall_hits::total         1244099                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6831                       # number of overall misses
system.cpu.dcache.overall_misses::total          6831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    515145250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    515145250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    515145250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    515145250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1250930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1250930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1250930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1250930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75412.860489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75412.860489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75412.860489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75412.860489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3245                       # number of writebacks
system.cpu.dcache.writebacks::total              3245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    398129375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    398129375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    398129375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    398129375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75446.157855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75446.157855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75446.157855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75446.157855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.039361                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.039361                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5277                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    282213875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    282213875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       786143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       786143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78045.872511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78045.872511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4168                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4168                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275341250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275341250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76696.727019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76696.727019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.965451                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.965451                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       461572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    232931375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232931375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       464787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       464787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72451.438569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72451.438569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122788125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122788125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72784.899229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72784.899229                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.536100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5008997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5008997                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131193597500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               131195381250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    476                       # Simulator instruction rate (inst/s)
host_mem_usage                               28432484                       # Number of bytes of host memory used
host_op_rate                                      489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141221.01                       # Real time elapsed on the host
host_tick_rate                                 559359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67198373                       # Number of instructions simulated
sim_ops                                      69047054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078993                       # Number of seconds simulated
sim_ticks                                 78993246875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.636968                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  209397                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4062                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20920                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            250771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39898                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           48698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8800                       # Number of indirect misses.
system.cpu.branchPred.lookups                  461468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   79582                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5661                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2565118                       # Number of instructions committed
system.cpu.committedOps                       2902045                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.145959                       # CPI: cycles per instruction
system.cpu.discardedOps                         62015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1373028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            716117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           325983                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7020267                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241199                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4063                       # number of quiesce instructions executed
system.cpu.numCycles                         10634875                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4063                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1609970     55.48%     55.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9045      0.31%     55.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                 779540     26.86%     82.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                503489     17.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2902045                       # Class of committed instruction
system.cpu.quiesceCycles                    115754320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3614608                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1745669                       # Transaction distribution
system.membus.trans_dist::ReadResp            1749507                       # Transaction distribution
system.membus.trans_dist::WriteReq             975585                       # Transaction distribution
system.membus.trans_dist::WriteResp            975585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3246                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2131                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3592                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        98863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5359474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5359474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5458943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       541568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        91888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       670828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    171500448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    171500448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172187532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2731896                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004446                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2731842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2731896                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7186487410                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84441750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              692140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16204499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           75840129                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10706511473                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4148203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1037051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5185253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1037051                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4148203                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5185253                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5185253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5185253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10370507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2107392                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2107392                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3747062                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3747062                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10678282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10973194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10510                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11708908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        91888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    170852372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175570964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       167908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       167908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    186370704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19621805875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         12873769                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          758                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15950342292                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10076150000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12444608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9955686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5600074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7466765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35467133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7466765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5600074                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13066839                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12444608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9955686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13066839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13066839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48533972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       167908                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       610276                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5255                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447623                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5600074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13066839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18666912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5600074                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2125599                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7725673                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5600074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18666912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2125599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26392585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1741501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1741493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       938240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       938240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       141520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5191690                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5359474                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4527016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166133780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       167908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    171500448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3319845                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3319845    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3319845                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7793219410                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9645605000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158777432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165331032                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543280                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694358                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39899158                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934290                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053282                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2010012732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33185622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49778432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092976787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47309867                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48182853                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95492720                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2057322599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81368475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49778432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2188469506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     56754176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    208666644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114098196                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    198180884                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1773568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     39479301                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3565573                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24586245                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11614968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1907343855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    718468708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4148203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2641575733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1064428813                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1444404433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2508833246                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11614968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2971772668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2162873141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4148203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5150408979                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           63                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          317                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       205790                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51042                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         256832                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       205790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       205790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       205790                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51042                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        256832                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109379604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       168036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111787040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       207744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     56754176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60255104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1709061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1746711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3246                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       886784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             941486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     24123277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1384670315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2127220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4225982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1415146793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2629896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33185622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    718468708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7466765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1037051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            762788041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2629896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     57308899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2103139022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7466765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1037051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2127220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4225982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2177934834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     70760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2594650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003437600000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3132965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             999297                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1746717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     941486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1746717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   941486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58958790100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8727600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104778690100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33777.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60027.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1627288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  875624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1746703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               941486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1507282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 154156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15612                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       184095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.115277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.279200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.336096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5377      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4514      2.45%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2580      1.40%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3414      1.85%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3844      2.09%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2435      1.32%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2456      1.33%     13.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3491      1.90%     15.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155984     84.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       184095                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     523.994896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    991.888296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2445     73.40%     73.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.21%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.12%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.09%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.09%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          265      7.96%     82.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.21%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.06%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.09%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.06%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.18%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          399     11.98%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.06%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      2.31%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      0.18%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           75      2.25%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     282.644251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     51.393617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    441.779324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2366     71.03%     71.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      1.17%     72.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.36%     72.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.12%     72.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.24%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.33%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.30%     73.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.15%     73.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     73.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.06%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     74.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     74.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      0.81%     74.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          831     24.95%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1408-1439            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111713280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60255232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111787424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60255104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1414.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       762.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1415.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    762.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78993351125                       # Total gap between requests
system.mem_ctrls.avgGap                      29385.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109303124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       168420                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       333696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       208896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     56753152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 24123277.310216270387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1383702130.550004482269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2132080.989992854651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4224361.109349576756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2644479.221503071953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33185621.603175807744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 718455744.575317502022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7466764.860714556649                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1037050.675099243992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1709061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       886784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2480308920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101716818235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    357484770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    224078175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50201522220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  88876240845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1216750722720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  93046221010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5409021190                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83231.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59516.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    135410.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42959.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15465656.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2169830.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1372093.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10096161.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4225797.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         90844970.174994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         63405761.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3174666318.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1308455184                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756206967.600160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     906025901.887046                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     862198937.400047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7161804041.813312                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         90.663498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44846985100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4273080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29873834150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8126                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4063                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17806666.810239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    105179100.402441                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4063    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4063                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58846894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72348487250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       956644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           956644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       956644                       # number of overall hits
system.cpu.icache.overall_hits::total          956644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11026250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11026250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11026250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11026250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       956898                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       956898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       956898                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       956898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.433071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.433071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.433071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.433071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10621250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10621250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10621250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10621250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000265                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000265                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000265                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.944882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.944882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.944882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.944882                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       956644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          956644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11026250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11026250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       956898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       956898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.433071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.433071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10621250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10621250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.944882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.944882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.987190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14307235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27889.346979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.987190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.802709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.802709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1914050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1914050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1245191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1245191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1245191                       # number of overall hits
system.cpu.dcache.overall_hits::total         1245191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6833                       # number of overall misses
system.cpu.dcache.overall_misses::total          6833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    515347125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    515347125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    515347125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    515347125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1252024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1252024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1252024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1252024                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005458                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005458                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005458                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75420.331480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75420.331480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75420.331480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75420.331480                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3246                       # number of writebacks
system.cpu.dcache.writebacks::total              3246                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41513                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    398328125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    398328125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    398328125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    398328125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90583000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004216                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75455.223527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75455.223527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75455.223527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75455.223527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.039361                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.039361                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    282415750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    282415750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       786751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       786751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78058.526810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78058.526810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4168                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4168                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90583000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76709.354120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76709.354120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.965451                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.965451                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       462058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         462058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    232931375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232931375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       465273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72451.438569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72451.438569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37345                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122788125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122788125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72784.899229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72784.899229                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1253108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.388879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5013375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5013375                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 131195381250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
