static void F_1 ( T_1 V_1 )\r\n{\r\nint V_2 ;\r\nif ( V_1 == V_3 )\r\nV_2 = 1 ;\r\nelse if ( V_1 == V_4 )\r\nV_2 = 0 ;\r\nelse\r\nreturn;\r\nF_2 ( V_5 , V_2 ) ;\r\n}\r\nstatic int T_2 F_3 ( void )\r\n{\r\nint V_6 ;\r\nif ( F_4 () ) {\r\nV_6 = V_5 ;\r\nif ( F_5 ( V_6 , L_1 ) == 0 ) {\r\nif ( F_6 ( V_6 , 0 ) != 0 ) {\r\nF_7 ( V_7 L_2\r\nL_3 , V_6 ) ;\r\nF_8 ( V_6 ) ;\r\nreturn 0 ;\r\n}\r\n} else {\r\nF_7 ( V_7 L_2\r\nL_4 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\nV_8 = F_1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_9 ( void )\r\n{\r\nint V_6 ;\r\nV_6 = V_9 ;\r\nif ( F_5 ( V_6 , L_5 ) == 0 ) {\r\nif ( F_10 ( V_6 ) == 0 ) {\r\nF_11 ( F_12 ( V_6 ) , V_10 ) ;\r\n} else {\r\nF_7 ( V_7 L_6\r\nL_7 , V_6 ) ;\r\nF_8 ( V_6 ) ;\r\n}\r\n} else {\r\nF_7 ( V_7 L_8 , V_6 ) ;\r\n}\r\nV_6 = V_11 ;\r\nif ( F_5 ( V_6 , L_9 ) == 0 ) {\r\nif ( F_10 ( V_6 ) == 0 ) {\r\nF_11 ( F_12 ( V_6 ) , V_10 ) ;\r\n} else {\r\nF_7 ( V_7 L_6\r\nL_7 , V_6 ) ;\r\nF_8 ( V_6 ) ;\r\n}\r\n} else {\r\nF_7 ( V_7 L_10 , V_6 ) ;\r\n}\r\n}\r\nstatic int T_2 F_13 ( const struct V_12 * V_13 , T_3 V_14 ,\r\nT_3 V_6 )\r\n{\r\nint V_15 ;\r\nV_15 = F_14 ( V_13 , V_14 , V_6 ) ;\r\nif ( V_15 != - 1 )\r\nreturn V_15 ;\r\nswitch ( V_14 - V_16 ) {\r\ncase 0 :\r\nif ( V_6 == 1 )\r\nreturn F_12 ( V_9 ) ;\r\nelse\r\nreturn F_12 ( V_11 ) ;\r\ndefault:\r\nreturn - 1 ;\r\n}\r\n}\r\nstatic int T_2 F_15 ( void )\r\n{\r\nif ( F_4 () )\r\nF_16 ( & V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_17 ( void )\r\n{\r\nF_18 () ;\r\nF_19 ( V_18 ) ;\r\nF_20 () ;\r\nF_21 () ;\r\nF_22 ( & V_19 ) ;\r\nF_23 () ;\r\nF_24 ( & V_20 ) ;\r\nF_25 () ;\r\nF_26 () ;\r\nF_27 ( V_21 ,\r\nV_22 ) ;\r\nF_28 ( V_23 , V_24 ) ;\r\nF_29 ( & V_25 ) ;\r\nF_30 ( 0 , & V_26 , 1 ) ;\r\n}
