Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Oct  9 21:25:49 2021
| Host         : LAPTOP-UB7273AV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Calculator_timing_summary_routed.rpt -pb Calculator_timing_summary_routed.pb -rpx Calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : Calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.728        0.000                      0                  124        0.257        0.000                      0                  124        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.728        0.000                      0                  124        0.257        0.000                      0                  124        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 2.672ns (42.899%)  route 3.557ns (57.101%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  num1_reg[1]/Q
                         net (fo=37, routed)          1.233     6.909    num1[1]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.152     7.061 r  LED[3]_i_30/O
                         net (fo=1, routed)           0.532     7.593    LED[3]_i_30_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649     8.242 r  LED_reg[3]_i_20/O[3]
                         net (fo=3, routed)           0.799     9.041    LED_reg[3]_i_20_n_4
    SLICE_X7Y2           LUT4 (Prop_lut4_I0_O)        0.307     9.348 r  LED[6]_i_8/O
                         net (fo=1, routed)           0.000     9.348    LED[6]_i_8_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  LED_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.749    LED_reg[6]_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.971 r  LED_reg[7]_i_9/O[0]
                         net (fo=1, routed)           0.589    10.560    LED_reg[7]_i_9_n_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.299    10.859 r  LED[7]_i_4/O
                         net (fo=1, routed)           0.403    11.262    LED[7]_i_4_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  LED[7]_i_2/O
                         net (fo=1, routed)           0.000    11.386    LED[7]_i_2_n_0
    SLICE_X3Y3           FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  LED_reg[7]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)        0.029    15.114    LED_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.888ns (47.272%)  route 3.221ns (52.728%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  num1_reg[1]/Q
                         net (fo=37, routed)          0.888     6.564    num1[1]
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.146     6.710 r  LED[3]_i_40/O
                         net (fo=1, routed)           0.580     7.290    LED[3]_i_40_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I3_O)        0.328     7.618 r  LED[3]_i_25/O
                         net (fo=1, routed)           0.000     7.618    LED[3]_i_25_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  LED_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.994    LED_reg[3]_i_19_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.213 r  LED_reg[6]_i_7/O[0]
                         net (fo=2, routed)           0.667     8.880    LED_reg[6]_i_7_n_7
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.295     9.175 r  LED[6]_i_10/O
                         net (fo=1, routed)           0.000     9.175    LED[6]_i_10_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.755 r  LED_reg[6]_i_4/O[2]
                         net (fo=1, routed)           0.731    10.486    LED_reg[6]_i_4_n_5
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.302    10.788 r  LED[5]_i_2/O
                         net (fo=1, routed)           0.354    11.143    LED[5]_i_2_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124    11.267 r  LED[5]_i_1/O
                         net (fo=1, routed)           0.000    11.267    LED[5]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  LED_reg[5]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077    15.162    LED_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 2.952ns (49.423%)  route 3.021ns (50.577%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  num1_reg[1]/Q
                         net (fo=37, routed)          0.888     6.564    num1[1]
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.146     6.710 r  LED[3]_i_40/O
                         net (fo=1, routed)           0.580     7.290    LED[3]_i_40_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I3_O)        0.328     7.618 r  LED[3]_i_25/O
                         net (fo=1, routed)           0.000     7.618    LED[3]_i_25_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  LED_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.994    LED_reg[3]_i_19_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.213 r  LED_reg[6]_i_7/O[0]
                         net (fo=2, routed)           0.667     8.880    LED_reg[6]_i_7_n_7
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.295     9.175 r  LED[6]_i_10/O
                         net (fo=1, routed)           0.000     9.175    LED[6]_i_10_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.815 r  LED_reg[6]_i_4/O[3]
                         net (fo=1, routed)           0.448    10.264    LED_reg[6]_i_4_n_4
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.306    10.570 r  LED[6]_i_2/O
                         net (fo=1, routed)           0.436    11.006    LED[6]_i_2_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124    11.130 r  LED[6]_i_1/O
                         net (fo=1, routed)           0.000    11.130    LED[6]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  LED_reg[6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.081    15.166    LED_reg[6]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.536ns (44.064%)  route 3.219ns (55.936%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  num1_reg[1]/Q
                         net (fo=37, routed)          0.888     6.564    num1[1]
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.146     6.710 r  LED[3]_i_40/O
                         net (fo=1, routed)           0.580     7.290    LED[3]_i_40_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I3_O)        0.328     7.618 r  LED[3]_i_25/O
                         net (fo=1, routed)           0.000     7.618    LED[3]_i_25_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  LED_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.994    LED_reg[3]_i_19_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.213 r  LED_reg[6]_i_7/O[0]
                         net (fo=2, routed)           0.667     8.880    LED_reg[6]_i_7_n_7
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.295     9.175 r  LED[6]_i_10/O
                         net (fo=1, routed)           0.000     9.175    LED[6]_i_10_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.402 r  LED_reg[6]_i_4/O[1]
                         net (fo=1, routed)           0.639    10.042    LED_reg[6]_i_4_n_6
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.303    10.345 r  LED[4]_i_2/O
                         net (fo=1, routed)           0.444    10.789    LED[4]_i_2_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.913 r  LED[4]_i_1/O
                         net (fo=1, routed)           0.000    10.913    LED[4]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  LED_reg[4]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.029    15.126    LED_reg[4]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.678ns (34.110%)  route 3.241ns (65.890%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  num1_reg[1]/Q
                         net (fo=37, routed)          0.888     6.564    num1[1]
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.146     6.710 r  LED[3]_i_40/O
                         net (fo=1, routed)           0.580     7.290    LED[3]_i_40_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I3_O)        0.328     7.618 r  LED[3]_i_25/O
                         net (fo=1, routed)           0.000     7.618    LED[3]_i_25_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.873 r  LED_reg[3]_i_19/O[3]
                         net (fo=3, routed)           0.967     8.840    LED_reg[3]_i_19_n_4
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.307     9.147 r  LED[3]_i_5/O
                         net (fo=1, routed)           0.806     9.953    LED[3]_i_5_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.124    10.077 r  LED[3]_i_1/O
                         net (fo=1, routed)           0.000    10.077    LED[3]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  LED_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.029    15.125    LED_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 db1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.828ns (19.033%)  route 3.522ns (80.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  db1/cnt_reg[21]/Q
                         net (fo=2, routed)           0.814     6.429    db1/cnt[21]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.553 f  db1/cnt[31]_i_6/O
                         net (fo=1, routed)           0.634     7.187    db1/cnt[31]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.311 f  db1/cnt[31]_i_2/O
                         net (fo=3, routed)           0.969     8.280    db1/cnt[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  db1/cnt[31]_i_1/O
                         net (fo=31, routed)          1.105     9.510    db1/cnt[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    db1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    db1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 db1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.828ns (19.033%)  route 3.522ns (80.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  db1/cnt_reg[21]/Q
                         net (fo=2, routed)           0.814     6.429    db1/cnt[21]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.553 f  db1/cnt[31]_i_6/O
                         net (fo=1, routed)           0.634     7.187    db1/cnt[31]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.311 f  db1/cnt[31]_i_2/O
                         net (fo=3, routed)           0.969     8.280    db1/cnt[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  db1/cnt[31]_i_1/O
                         net (fo=31, routed)          1.105     9.510    db1/cnt[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    db1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    db1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 db1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.828ns (19.033%)  route 3.522ns (80.967%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  db1/cnt_reg[21]/Q
                         net (fo=2, routed)           0.814     6.429    db1/cnt[21]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.553 f  db1/cnt[31]_i_6/O
                         net (fo=1, routed)           0.634     7.187    db1/cnt[31]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.311 f  db1/cnt[31]_i_2/O
                         net (fo=3, routed)           0.969     8.280    db1/cnt[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  db1/cnt[31]_i_1/O
                         net (fo=31, routed)          1.105     9.510    db1/cnt[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    db1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    db1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 db1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.675%)  route 3.380ns (80.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  db1/cnt_reg[21]/Q
                         net (fo=2, routed)           0.814     6.429    db1/cnt[21]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.553 f  db1/cnt[31]_i_6/O
                         net (fo=1, routed)           0.634     7.187    db1/cnt[31]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.311 f  db1/cnt[31]_i_2/O
                         net (fo=3, routed)           0.969     8.280    db1/cnt[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  db1/cnt[31]_i_1/O
                         net (fo=31, routed)          0.963     9.368    db1/cnt[31]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    db1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    db1/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 db1/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.828ns (19.675%)  route 3.380ns (80.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.638     5.159    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  db1/cnt_reg[21]/Q
                         net (fo=2, routed)           0.814     6.429    db1/cnt[21]
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.553 f  db1/cnt[31]_i_6/O
                         net (fo=1, routed)           0.634     7.187    db1/cnt[31]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     7.311 f  db1/cnt[31]_i_2/O
                         net (fo=3, routed)           0.969     8.280    db1/cnt[31]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  db1/cnt[31]_i_1/O
                         net (fo=31, routed)          0.963     9.368    db1/cnt[31]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.519    14.860    db1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    db1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.294%)  route 0.163ns (46.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    db1/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  db1/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  db1/FSM_sequential_state_reg/Q
                         net (fo=35, routed)          0.163     1.783    db1/cnt_next
    SLICE_X1Y2           LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  db1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    db1/cnt[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  db1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    db1/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  db1/cnt_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.571    db1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.142%)  route 0.164ns (46.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    db1/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  db1/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  db1/FSM_sequential_state_reg/Q
                         net (fo=35, routed)          0.164     1.784    db1/cnt_next
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  db1/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     1.829    db1/FSM_sequential_state_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  db1/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    db1/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  db1/FSM_sequential_state_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.570    db1/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 db1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.251ns (66.664%)  route 0.126ns (33.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    db1/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  db1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.126     1.746    db1/cnt[2]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.856 r  db1/cnt_next0_carry/O[1]
                         net (fo=1, routed)           0.000     1.856    db1/data0[2]
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    db1/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.584    db1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 db1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.821%)  route 0.125ns (33.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    db1/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  db1/cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.745    db1/cnt[3]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  db1/cnt_next0_carry/O[2]
                         net (fo=1, routed)           0.000     1.856    db1/data0[3]
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    db1/clk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  db1/cnt_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.584    db1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 db1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    db1/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  db1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/btn_out_reg/Q
                         net (fo=7, routed)           0.179     1.799    db1/btn_out
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  db1/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.844    db1/btn_out_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  db1/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    db1/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  db1/btn_out_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.091     1.569    db1/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    db1/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.752    db1/cnt[19]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  db1/cnt_next0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.863    db1/data0[19]
    SLICE_X0Y4           FDRE                                         r  db1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    db1/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db1/cnt_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    db1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/cnt_reg[23]/Q
                         net (fo=2, routed)           0.133     1.752    db1/cnt[23]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  db1/cnt_next0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.863    db1/data0[23]
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    db1/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  db1/cnt_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    db1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    db1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.133     1.752    db1/cnt[27]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  db1/cnt_next0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.863    db1/data0[27]
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    db1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  db1/cnt_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    db1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    db1/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.753    db1/cnt[7]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  db1/cnt_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.864    db1/data0[7]
    SLICE_X0Y1           FDRE                                         r  db1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    db1/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  db1/cnt_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    db1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db1/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    db1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db1/cnt_reg[31]/Q
                         net (fo=2, routed)           0.134     1.752    db1/cnt[31]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  db1/cnt_next0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.863    db1/data0[31]
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    db1/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  db1/cnt_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    db1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y1     LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y1     LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y2     LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     LED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     LED_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     db1/FSM_sequential_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     db1/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     db1/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     db1/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     num1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     num1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     num1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     num1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     num1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y1     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     LED_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     LED_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     LED_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     db1/FSM_sequential_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     db1/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     db1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     db1/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     db1/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     db1/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     db1/cnt_reg[13]/C



