stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,387,387
POWER_LLC_LINEFILL_BUF_W,387,387
POWER_LLC_LINEFILL_BUF_R_TAG,387,387
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,7564,7564
POWER_LLC_W,259,259
POWER_LLC_R_TAG,7951,7951
POWER_MC_R,8804,8804
POWER_MC_W,387,387
POWER_BLOCK_STATES_R_CORE_0,5911,5911
POWER_BLOCK_STATES_W_CORE_0,5911,5911
POWER_FETCH_QUEUE_R_CORE_0,4466,4466
POWER_FETCH_QUEUE_W_CORE_0,4466,4466
POWER_INST_QUEUE_R_CORE_0,7351,7351
POWER_INST_QUEUE_W_CORE_0,4466,4466
POWER_BR_PRED_R_CORE_0,34,34
POWER_BR_PRED_W_CORE_0,34,34
POWER_RAS_R_CORE_0,128,128
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,4466,4466
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_0,0,0
POWER_ICACHE_MISS_BUF_W_CORE_0,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,4466,4466
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,4466,4466
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,7351,7351
POWER_UOP_QUEUE_W_CORE_0,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,4466,4466
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,5617,5617
POWER_RESERVATION_STATION_W_CORE_0,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_0,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,4466,4466
POWER_PAYLOAD_RAM_R_CORE_0,4466,4466
POWER_PAYLOAD_RAM_W_CORE_0,4466,4466
POWER_EX_ALU_R_CORE_0,3458,3458
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,4466,4466
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,7924,7924
POWER_INT_REGFILE_W_CORE_0,4466,4466
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,7924,7924
POWER_GP_REGISTER_W_CORE_0,4466,4466
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_0,1008,1008
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,4466,4466
POWER_LOAD_BYPASS_CORE_0,1488,1488
POWER_PIPELINE_CORE_0,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_0,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,496,496
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,240,240
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,16,16
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,736,736
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,752,752
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,752,752
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,5927,5927
POWER_BLOCK_STATES_W_CORE_1,5927,5927
POWER_FETCH_QUEUE_R_CORE_1,4466,4466
POWER_FETCH_QUEUE_W_CORE_1,4466,4466
POWER_INST_QUEUE_R_CORE_1,7341,7341
POWER_INST_QUEUE_W_CORE_1,4466,4466
POWER_BR_PRED_R_CORE_1,34,34
POWER_BR_PRED_W_CORE_1,34,34
POWER_RAS_R_CORE_1,128,128
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,4466,4466
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,4466,4466
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,4466,4466
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,7341,7341
POWER_UOP_QUEUE_W_CORE_1,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,4466,4466
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,5579,5579
POWER_RESERVATION_STATION_W_CORE_1,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_1,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,4466,4466
POWER_PAYLOAD_RAM_R_CORE_1,4466,4466
POWER_PAYLOAD_RAM_W_CORE_1,4466,4466
POWER_EX_ALU_R_CORE_1,3458,3458
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,4466,4466
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,7924,7924
POWER_INT_REGFILE_W_CORE_1,4466,4466
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,7924,7924
POWER_GP_REGISTER_W_CORE_1,4466,4466
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_1,1008,1008
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,4466,4466
POWER_LOAD_BYPASS_CORE_1,1491,1491
POWER_PIPELINE_CORE_1,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_1,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,497,497
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,497,497
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,497,497
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,497,497
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,497,497
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,497,497
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,224,224
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,32,32
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,736,736
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,752,752
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,752,752
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,5941,5941
POWER_BLOCK_STATES_W_CORE_2,5941,5941
POWER_FETCH_QUEUE_R_CORE_2,4466,4466
POWER_FETCH_QUEUE_W_CORE_2,4466,4466
POWER_INST_QUEUE_R_CORE_2,7349,7349
POWER_INST_QUEUE_W_CORE_2,4466,4466
POWER_BR_PRED_R_CORE_2,34,34
POWER_BR_PRED_W_CORE_2,34,34
POWER_RAS_R_CORE_2,128,128
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,4466,4466
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,4466,4466
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,4466,4466
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,7349,7349
POWER_UOP_QUEUE_W_CORE_2,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,4466,4466
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,5599,5599
POWER_RESERVATION_STATION_W_CORE_2,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_2,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,4466,4466
POWER_PAYLOAD_RAM_R_CORE_2,4466,4466
POWER_PAYLOAD_RAM_W_CORE_2,4466,4466
POWER_EX_ALU_R_CORE_2,3458,3458
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,4466,4466
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,7924,7924
POWER_INT_REGFILE_W_CORE_2,4466,4466
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,7924,7924
POWER_GP_REGISTER_W_CORE_2,4466,4466
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_2,1008,1008
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,4466,4466
POWER_LOAD_BYPASS_CORE_2,1500,1500
POWER_PIPELINE_CORE_2,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_2,1500,1500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,500,500
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,500,500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,500,500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,500,500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,500,500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,500,500
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,224,224
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,32,32
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,736,736
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,752,752
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,752,752
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,5963,5963
POWER_BLOCK_STATES_W_CORE_3,5963,5963
POWER_FETCH_QUEUE_R_CORE_3,4466,4466
POWER_FETCH_QUEUE_W_CORE_3,4466,4466
POWER_INST_QUEUE_R_CORE_3,7356,7356
POWER_INST_QUEUE_W_CORE_3,4466,4466
POWER_BR_PRED_R_CORE_3,34,34
POWER_BR_PRED_W_CORE_3,34,34
POWER_RAS_R_CORE_3,128,128
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,4466,4466
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_3,3,3
POWER_ICACHE_MISS_BUF_W_CORE_3,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,4466,4466
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,4466,4466
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,7356,7356
POWER_UOP_QUEUE_W_CORE_3,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,4466,4466
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,5598,5598
POWER_RESERVATION_STATION_W_CORE_3,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_3,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,4466,4466
POWER_PAYLOAD_RAM_R_CORE_3,4466,4466
POWER_PAYLOAD_RAM_W_CORE_3,4466,4466
POWER_EX_ALU_R_CORE_3,3458,3458
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,4466,4466
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,7924,7924
POWER_INT_REGFILE_W_CORE_3,4466,4466
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,7924,7924
POWER_GP_REGISTER_W_CORE_3,4466,4466
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_3,1008,1008
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,4466,4466
POWER_LOAD_BYPASS_CORE_3,1497,1497
POWER_PIPELINE_CORE_3,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_3,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,512,512
POWER_DCACHE_MISS_BUF_W_CORE_3,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,499,499
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,499,499
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,499,499
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,499,499
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,499,499
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,499,499
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,224,224
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,32,32
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,736,736
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,752,752
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,752,752
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,5987,5987
POWER_BLOCK_STATES_W_CORE_4,5987,5987
POWER_FETCH_QUEUE_R_CORE_4,4466,4466
POWER_FETCH_QUEUE_W_CORE_4,4466,4466
POWER_INST_QUEUE_R_CORE_4,7352,7352
POWER_INST_QUEUE_W_CORE_4,4466,4466
POWER_BR_PRED_R_CORE_4,34,34
POWER_BR_PRED_W_CORE_4,34,34
POWER_RAS_R_CORE_4,128,128
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,4466,4466
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,4466,4466
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,4466,4466
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,7352,7352
POWER_UOP_QUEUE_W_CORE_4,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,4466,4466
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,5571,5571
POWER_RESERVATION_STATION_W_CORE_4,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_4,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,4466,4466
POWER_PAYLOAD_RAM_R_CORE_4,4466,4466
POWER_PAYLOAD_RAM_W_CORE_4,4466,4466
POWER_EX_ALU_R_CORE_4,3458,3458
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,4466,4466
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,7924,7924
POWER_INT_REGFILE_W_CORE_4,4466,4466
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,7924,7924
POWER_GP_REGISTER_W_CORE_4,4466,4466
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_4,1008,1008
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,4466,4466
POWER_LOAD_BYPASS_CORE_4,1530,1530
POWER_PIPELINE_CORE_4,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_4,1530,1530
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,512,512
POWER_DCACHE_MISS_BUF_W_CORE_4,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,510,510
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,510,510
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,510,510
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,510,510
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,510,510
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,510,510
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,224,224
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,32,32
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,736,736
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,752,752
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,752,752
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,5979,5979
POWER_BLOCK_STATES_W_CORE_5,5979,5979
POWER_FETCH_QUEUE_R_CORE_5,4466,4466
POWER_FETCH_QUEUE_W_CORE_5,4466,4466
POWER_INST_QUEUE_R_CORE_5,7336,7336
POWER_INST_QUEUE_W_CORE_5,4466,4466
POWER_BR_PRED_R_CORE_5,34,34
POWER_BR_PRED_W_CORE_5,34,34
POWER_RAS_R_CORE_5,128,128
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,4466,4466
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_CORE_5,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,4466,4466
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,4466,4466
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,7336,7336
POWER_UOP_QUEUE_W_CORE_5,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,4466,4466
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,5579,5579
POWER_RESERVATION_STATION_W_CORE_5,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_5,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,4466,4466
POWER_PAYLOAD_RAM_R_CORE_5,4466,4466
POWER_PAYLOAD_RAM_W_CORE_5,4466,4466
POWER_EX_ALU_R_CORE_5,3458,3458
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,4466,4466
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,7924,7924
POWER_INT_REGFILE_W_CORE_5,4466,4466
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,7924,7924
POWER_GP_REGISTER_W_CORE_5,4466,4466
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_5,1008,1008
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,4466,4466
POWER_LOAD_BYPASS_CORE_5,1458,1458
POWER_PIPELINE_CORE_5,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_5,1458,1458
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,512,512
POWER_DCACHE_MISS_BUF_W_CORE_5,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,486,486
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,486,486
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,486,486
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,486,486
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,486,486
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,486,486
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,224,224
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,32,32
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,736,736
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,752,752
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,752,752
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,5937,5937
POWER_BLOCK_STATES_W_CORE_6,5937,5937
POWER_FETCH_QUEUE_R_CORE_6,4466,4466
POWER_FETCH_QUEUE_W_CORE_6,4466,4466
POWER_INST_QUEUE_R_CORE_6,7341,7341
POWER_INST_QUEUE_W_CORE_6,4466,4466
POWER_BR_PRED_R_CORE_6,34,34
POWER_BR_PRED_W_CORE_6,34,34
POWER_RAS_R_CORE_6,128,128
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,4466,4466
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,4466,4466
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,4466,4466
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,7341,7341
POWER_UOP_QUEUE_W_CORE_6,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,4466,4466
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,5570,5570
POWER_RESERVATION_STATION_W_CORE_6,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_6,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,4466,4466
POWER_PAYLOAD_RAM_R_CORE_6,4466,4466
POWER_PAYLOAD_RAM_W_CORE_6,4466,4466
POWER_EX_ALU_R_CORE_6,3458,3458
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,4466,4466
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,7924,7924
POWER_INT_REGFILE_W_CORE_6,4466,4466
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,7924,7924
POWER_GP_REGISTER_W_CORE_6,4466,4466
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_6,1008,1008
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,4466,4466
POWER_LOAD_BYPASS_CORE_6,1524,1524
POWER_PIPELINE_CORE_6,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_6,1524,1524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,512,512
POWER_DCACHE_MISS_BUF_W_CORE_6,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,508,508
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,508,508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,508,508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,508,508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,508,508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,508,508
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,224,224
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,32,32
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,736,736
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,752,752
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,752,752
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,6005,6005
POWER_BLOCK_STATES_W_CORE_7,6005,6005
POWER_FETCH_QUEUE_R_CORE_7,4466,4466
POWER_FETCH_QUEUE_W_CORE_7,4466,4466
POWER_INST_QUEUE_R_CORE_7,7352,7352
POWER_INST_QUEUE_W_CORE_7,4466,4466
POWER_BR_PRED_R_CORE_7,34,34
POWER_BR_PRED_W_CORE_7,34,34
POWER_RAS_R_CORE_7,128,128
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,4466,4466
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,4466,4466
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,4466,4466
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,7352,7352
POWER_UOP_QUEUE_W_CORE_7,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,4466,4466
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,5589,5589
POWER_RESERVATION_STATION_W_CORE_7,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_7,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,4466,4466
POWER_PAYLOAD_RAM_R_CORE_7,4466,4466
POWER_PAYLOAD_RAM_W_CORE_7,4466,4466
POWER_EX_ALU_R_CORE_7,3458,3458
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,4466,4466
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,7924,7924
POWER_INT_REGFILE_W_CORE_7,4466,4466
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,7924,7924
POWER_GP_REGISTER_W_CORE_7,4466,4466
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_7,1008,1008
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,4466,4466
POWER_LOAD_BYPASS_CORE_7,1452,1452
POWER_PIPELINE_CORE_7,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_7,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,512,512
POWER_DCACHE_MISS_BUF_W_CORE_7,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,484,484
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,224,224
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,32,32
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,736,736
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,752,752
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,752,752
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,6005,6005
POWER_BLOCK_STATES_W_CORE_8,6005,6005
POWER_FETCH_QUEUE_R_CORE_8,4466,4466
POWER_FETCH_QUEUE_W_CORE_8,4466,4466
POWER_INST_QUEUE_R_CORE_8,7358,7358
POWER_INST_QUEUE_W_CORE_8,4466,4466
POWER_BR_PRED_R_CORE_8,34,34
POWER_BR_PRED_W_CORE_8,34,34
POWER_RAS_R_CORE_8,128,128
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,4466,4466
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,4466,4466
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,4466,4466
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,7358,7358
POWER_UOP_QUEUE_W_CORE_8,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,4466,4466
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,5569,5569
POWER_RESERVATION_STATION_W_CORE_8,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_8,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,4466,4466
POWER_PAYLOAD_RAM_R_CORE_8,4466,4466
POWER_PAYLOAD_RAM_W_CORE_8,4466,4466
POWER_EX_ALU_R_CORE_8,3458,3458
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,4466,4466
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,7924,7924
POWER_INT_REGFILE_W_CORE_8,4466,4466
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,7924,7924
POWER_GP_REGISTER_W_CORE_8,4466,4466
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_8,1008,1008
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,4466,4466
POWER_LOAD_BYPASS_CORE_8,1494,1494
POWER_PIPELINE_CORE_8,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_8,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,512,512
POWER_DCACHE_MISS_BUF_W_CORE_8,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,498,498
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,498,498
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,498,498
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,498,498
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,498,498
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,498,498
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,224,224
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,32,32
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,736,736
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,752,752
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,752,752
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,5979,5979
POWER_BLOCK_STATES_W_CORE_9,5979,5979
POWER_FETCH_QUEUE_R_CORE_9,4466,4466
POWER_FETCH_QUEUE_W_CORE_9,4466,4466
POWER_INST_QUEUE_R_CORE_9,7338,7338
POWER_INST_QUEUE_W_CORE_9,4466,4466
POWER_BR_PRED_R_CORE_9,34,34
POWER_BR_PRED_W_CORE_9,34,34
POWER_RAS_R_CORE_9,128,128
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,4466,4466
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,4466,4466
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,4466,4466
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,7338,7338
POWER_UOP_QUEUE_W_CORE_9,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,4466,4466
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,5597,5597
POWER_RESERVATION_STATION_W_CORE_9,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_9,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,4466,4466
POWER_PAYLOAD_RAM_R_CORE_9,4466,4466
POWER_PAYLOAD_RAM_W_CORE_9,4466,4466
POWER_EX_ALU_R_CORE_9,3458,3458
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,4466,4466
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,7924,7924
POWER_INT_REGFILE_W_CORE_9,4466,4466
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,7924,7924
POWER_GP_REGISTER_W_CORE_9,4466,4466
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_9,1008,1008
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,4466,4466
POWER_LOAD_BYPASS_CORE_9,1494,1494
POWER_PIPELINE_CORE_9,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_9,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,512,512
POWER_DCACHE_MISS_BUF_W_CORE_9,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,498,498
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,498,498
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,498,498
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,498,498
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,498,498
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,498,498
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,224,224
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,32,32
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,736,736
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,752,752
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,752,752
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,5993,5993
POWER_BLOCK_STATES_W_CORE_10,5993,5993
POWER_FETCH_QUEUE_R_CORE_10,4466,4466
POWER_FETCH_QUEUE_W_CORE_10,4466,4466
POWER_INST_QUEUE_R_CORE_10,7335,7335
POWER_INST_QUEUE_W_CORE_10,4466,4466
POWER_BR_PRED_R_CORE_10,34,34
POWER_BR_PRED_W_CORE_10,34,34
POWER_RAS_R_CORE_10,128,128
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,4466,4466
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,4466,4466
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,4466,4466
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,7335,7335
POWER_UOP_QUEUE_W_CORE_10,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,4466,4466
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,5554,5554
POWER_RESERVATION_STATION_W_CORE_10,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_10,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,4466,4466
POWER_PAYLOAD_RAM_R_CORE_10,4466,4466
POWER_PAYLOAD_RAM_W_CORE_10,4466,4466
POWER_EX_ALU_R_CORE_10,3458,3458
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,4466,4466
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,7924,7924
POWER_INT_REGFILE_W_CORE_10,4466,4466
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,7924,7924
POWER_GP_REGISTER_W_CORE_10,4466,4466
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_10,1008,1008
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,4466,4466
POWER_LOAD_BYPASS_CORE_10,1482,1482
POWER_PIPELINE_CORE_10,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_10,1482,1482
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,512,512
POWER_DCACHE_MISS_BUF_W_CORE_10,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,494,494
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,494,494
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,494,494
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,494,494
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,494,494
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,494,494
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,224,224
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,32,32
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,736,736
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,752,752
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,752,752
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,5991,5991
POWER_BLOCK_STATES_W_CORE_11,5991,5991
POWER_FETCH_QUEUE_R_CORE_11,4466,4466
POWER_FETCH_QUEUE_W_CORE_11,4466,4466
POWER_INST_QUEUE_R_CORE_11,7341,7341
POWER_INST_QUEUE_W_CORE_11,4466,4466
POWER_BR_PRED_R_CORE_11,34,34
POWER_BR_PRED_W_CORE_11,34,34
POWER_RAS_R_CORE_11,128,128
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,4466,4466
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,4466,4466
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,4466,4466
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,7341,7341
POWER_UOP_QUEUE_W_CORE_11,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,4466,4466
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,5552,5552
POWER_RESERVATION_STATION_W_CORE_11,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_11,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,4466,4466
POWER_PAYLOAD_RAM_R_CORE_11,4466,4466
POWER_PAYLOAD_RAM_W_CORE_11,4466,4466
POWER_EX_ALU_R_CORE_11,3458,3458
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,4466,4466
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,7924,7924
POWER_INT_REGFILE_W_CORE_11,4466,4466
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,7924,7924
POWER_GP_REGISTER_W_CORE_11,4466,4466
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_11,1008,1008
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,4466,4466
POWER_LOAD_BYPASS_CORE_11,1488,1488
POWER_PIPELINE_CORE_11,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_11,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,512,512
POWER_DCACHE_MISS_BUF_W_CORE_11,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,496,496
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,224,224
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,32,32
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,736,736
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,752,752
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,752,752
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,6011,6011
POWER_BLOCK_STATES_W_CORE_12,6011,6011
POWER_FETCH_QUEUE_R_CORE_12,4466,4466
POWER_FETCH_QUEUE_W_CORE_12,4466,4466
POWER_INST_QUEUE_R_CORE_12,7356,7356
POWER_INST_QUEUE_W_CORE_12,4466,4466
POWER_BR_PRED_R_CORE_12,34,34
POWER_BR_PRED_W_CORE_12,34,34
POWER_RAS_R_CORE_12,128,128
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,4466,4466
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,4466,4466
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,4466,4466
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,7356,7356
POWER_UOP_QUEUE_W_CORE_12,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,4466,4466
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,5552,5552
POWER_RESERVATION_STATION_W_CORE_12,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_12,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,4466,4466
POWER_PAYLOAD_RAM_R_CORE_12,4466,4466
POWER_PAYLOAD_RAM_W_CORE_12,4466,4466
POWER_EX_ALU_R_CORE_12,3458,3458
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,4466,4466
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,7924,7924
POWER_INT_REGFILE_W_CORE_12,4466,4466
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,7924,7924
POWER_GP_REGISTER_W_CORE_12,4466,4466
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_12,1008,1008
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,4466,4466
POWER_LOAD_BYPASS_CORE_12,1524,1524
POWER_PIPELINE_CORE_12,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_12,1524,1524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,512,512
POWER_DCACHE_MISS_BUF_W_CORE_12,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,508,508
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,508,508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,508,508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,508,508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,508,508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,508,508
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,224,224
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,32,32
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,736,736
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,752,752
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,752,752
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,6001,6001
POWER_BLOCK_STATES_W_CORE_13,6001,6001
POWER_FETCH_QUEUE_R_CORE_13,4466,4466
POWER_FETCH_QUEUE_W_CORE_13,4466,4466
POWER_INST_QUEUE_R_CORE_13,7352,7352
POWER_INST_QUEUE_W_CORE_13,4466,4466
POWER_BR_PRED_R_CORE_13,34,34
POWER_BR_PRED_W_CORE_13,34,34
POWER_RAS_R_CORE_13,128,128
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,4466,4466
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,4466,4466
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,4466,4466
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,7352,7352
POWER_UOP_QUEUE_W_CORE_13,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,4466,4466
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,5560,5560
POWER_RESERVATION_STATION_W_CORE_13,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_13,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,4466,4466
POWER_PAYLOAD_RAM_R_CORE_13,4466,4466
POWER_PAYLOAD_RAM_W_CORE_13,4466,4466
POWER_EX_ALU_R_CORE_13,3458,3458
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,4466,4466
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,7924,7924
POWER_INT_REGFILE_W_CORE_13,4466,4466
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,7924,7924
POWER_GP_REGISTER_W_CORE_13,4466,4466
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_13,1008,1008
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,4466,4466
POWER_LOAD_BYPASS_CORE_13,1452,1452
POWER_PIPELINE_CORE_13,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_13,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,512,512
POWER_DCACHE_MISS_BUF_W_CORE_13,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,484,484
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,224,224
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,32,32
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,736,736
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,752,752
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,752,752
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,5999,5999
POWER_BLOCK_STATES_W_CORE_14,5999,5999
POWER_FETCH_QUEUE_R_CORE_14,4466,4466
POWER_FETCH_QUEUE_W_CORE_14,4466,4466
POWER_INST_QUEUE_R_CORE_14,7329,7329
POWER_INST_QUEUE_W_CORE_14,4466,4466
POWER_BR_PRED_R_CORE_14,34,34
POWER_BR_PRED_W_CORE_14,34,34
POWER_RAS_R_CORE_14,128,128
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,4466,4466
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,4466,4466
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,4466,4466
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,7329,7329
POWER_UOP_QUEUE_W_CORE_14,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,4466,4466
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,5549,5549
POWER_RESERVATION_STATION_W_CORE_14,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_14,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,4466,4466
POWER_PAYLOAD_RAM_R_CORE_14,4466,4466
POWER_PAYLOAD_RAM_W_CORE_14,4466,4466
POWER_EX_ALU_R_CORE_14,3458,3458
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,4466,4466
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,7924,7924
POWER_INT_REGFILE_W_CORE_14,4466,4466
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,7924,7924
POWER_GP_REGISTER_W_CORE_14,4466,4466
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_14,1008,1008
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,4466,4466
POWER_LOAD_BYPASS_CORE_14,1530,1530
POWER_PIPELINE_CORE_14,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_14,1530,1530
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,512,512
POWER_DCACHE_MISS_BUF_W_CORE_14,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,510,510
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,510,510
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,510,510
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,510,510
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,510,510
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,510,510
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,224,224
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,32,32
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,736,736
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,752,752
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,752,752
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,5889,5889
POWER_BLOCK_STATES_W_CORE_15,5889,5889
POWER_FETCH_QUEUE_R_CORE_15,4466,4466
POWER_FETCH_QUEUE_W_CORE_15,4466,4466
POWER_INST_QUEUE_R_CORE_15,7330,7330
POWER_INST_QUEUE_W_CORE_15,4466,4466
POWER_BR_PRED_R_CORE_15,34,34
POWER_BR_PRED_W_CORE_15,34,34
POWER_RAS_R_CORE_15,128,128
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,4466,4466
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_15,3,3
POWER_ICACHE_MISS_BUF_W_CORE_15,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,4466,4466
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,4466,4466
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,7330,7330
POWER_UOP_QUEUE_W_CORE_15,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,4466,4466
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,5583,5583
POWER_RESERVATION_STATION_W_CORE_15,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_15,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,4466,4466
POWER_PAYLOAD_RAM_R_CORE_15,4466,4466
POWER_PAYLOAD_RAM_W_CORE_15,4466,4466
POWER_EX_ALU_R_CORE_15,3458,3458
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,4466,4466
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,7924,7924
POWER_INT_REGFILE_W_CORE_15,4466,4466
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,7924,7924
POWER_GP_REGISTER_W_CORE_15,4466,4466
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_15,1008,1008
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,4466,4466
POWER_LOAD_BYPASS_CORE_15,1449,1449
POWER_PIPELINE_CORE_15,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_15,1446,1446
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,496,496
POWER_DCACHE_MISS_BUF_W_CORE_15,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,483,483
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,483,483
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,483,483
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,483,483
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,483,483
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,483,483
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,240,240
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,16,16
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,736,736
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,752,752
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,752,752
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,0,0
POWER_BLOCK_STATES_W_CORE_16,0,0
POWER_FETCH_QUEUE_R_CORE_16,0,0
POWER_FETCH_QUEUE_W_CORE_16,0,0
POWER_INST_QUEUE_R_CORE_16,0,0
POWER_INST_QUEUE_W_CORE_16,0,0
POWER_BR_PRED_R_CORE_16,0,0
POWER_BR_PRED_W_CORE_16,0,0
POWER_RAS_R_CORE_16,0,0
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,0,0
POWER_ICACHE_W_CORE_16,0,0
POWER_ICACHE_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,0,0
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,0,0
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,0,0
POWER_UOP_QUEUE_W_CORE_16,0,0
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,0,0
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,0,0
POWER_RESERVATION_STATION_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_16,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,0,0
POWER_PAYLOAD_RAM_R_CORE_16,0,0
POWER_PAYLOAD_RAM_W_CORE_16,0,0
POWER_EX_ALU_R_CORE_16,0,0
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,0,0
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,0,0
POWER_INT_REGFILE_W_CORE_16,0,0
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,0,0
POWER_GP_REGISTER_W_CORE_16,0,0
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,0,0
POWER_SEGMENT_REGISTER_W_CORE_16,0,0
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,0,0
POWER_LOAD_BYPASS_CORE_16,0,0
POWER_PIPELINE_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,0,0
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,0,0
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,0,0
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,0,0
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,0,0
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,0,0
POWER_BLOCK_STATES_W_CORE_17,0,0
POWER_FETCH_QUEUE_R_CORE_17,0,0
POWER_FETCH_QUEUE_W_CORE_17,0,0
POWER_INST_QUEUE_R_CORE_17,0,0
POWER_INST_QUEUE_W_CORE_17,0,0
POWER_BR_PRED_R_CORE_17,0,0
POWER_BR_PRED_W_CORE_17,0,0
POWER_RAS_R_CORE_17,0,0
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,0,0
POWER_ICACHE_W_CORE_17,0,0
POWER_ICACHE_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,0,0
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,0,0
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,0,0
POWER_UOP_QUEUE_W_CORE_17,0,0
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,0,0
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,0,0
POWER_RESERVATION_STATION_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_17,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,0,0
POWER_PAYLOAD_RAM_R_CORE_17,0,0
POWER_PAYLOAD_RAM_W_CORE_17,0,0
POWER_EX_ALU_R_CORE_17,0,0
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,0,0
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,0,0
POWER_INT_REGFILE_W_CORE_17,0,0
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,0,0
POWER_GP_REGISTER_W_CORE_17,0,0
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,0,0
POWER_SEGMENT_REGISTER_W_CORE_17,0,0
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,0,0
POWER_LOAD_BYPASS_CORE_17,0,0
POWER_PIPELINE_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,0,0
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,0,0
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,0,0
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,0,0
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,0,0
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,0,0
POWER_BLOCK_STATES_W_CORE_18,0,0
POWER_FETCH_QUEUE_R_CORE_18,0,0
POWER_FETCH_QUEUE_W_CORE_18,0,0
POWER_INST_QUEUE_R_CORE_18,0,0
POWER_INST_QUEUE_W_CORE_18,0,0
POWER_BR_PRED_R_CORE_18,0,0
POWER_BR_PRED_W_CORE_18,0,0
POWER_RAS_R_CORE_18,0,0
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,0,0
POWER_ICACHE_W_CORE_18,0,0
POWER_ICACHE_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,0,0
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,0,0
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,0,0
POWER_UOP_QUEUE_W_CORE_18,0,0
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,0,0
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,0,0
POWER_RESERVATION_STATION_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_18,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,0,0
POWER_PAYLOAD_RAM_R_CORE_18,0,0
POWER_PAYLOAD_RAM_W_CORE_18,0,0
POWER_EX_ALU_R_CORE_18,0,0
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,0,0
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,0,0
POWER_INT_REGFILE_W_CORE_18,0,0
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,0,0
POWER_GP_REGISTER_W_CORE_18,0,0
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,0,0
POWER_SEGMENT_REGISTER_W_CORE_18,0,0
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,0,0
POWER_LOAD_BYPASS_CORE_18,0,0
POWER_PIPELINE_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,0,0
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,0,0
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,0,0
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,0,0
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,0,0
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,0,0
POWER_BLOCK_STATES_W_CORE_19,0,0
POWER_FETCH_QUEUE_R_CORE_19,0,0
POWER_FETCH_QUEUE_W_CORE_19,0,0
POWER_INST_QUEUE_R_CORE_19,0,0
POWER_INST_QUEUE_W_CORE_19,0,0
POWER_BR_PRED_R_CORE_19,0,0
POWER_BR_PRED_W_CORE_19,0,0
POWER_RAS_R_CORE_19,0,0
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,0,0
POWER_ICACHE_W_CORE_19,0,0
POWER_ICACHE_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,0,0
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,0,0
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,0,0
POWER_UOP_QUEUE_W_CORE_19,0,0
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,0,0
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,0,0
POWER_RESERVATION_STATION_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_19,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,0,0
POWER_PAYLOAD_RAM_R_CORE_19,0,0
POWER_PAYLOAD_RAM_W_CORE_19,0,0
POWER_EX_ALU_R_CORE_19,0,0
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,0,0
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,0,0
POWER_INT_REGFILE_W_CORE_19,0,0
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,0,0
POWER_GP_REGISTER_W_CORE_19,0,0
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,0,0
POWER_SEGMENT_REGISTER_W_CORE_19,0,0
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,0,0
POWER_LOAD_BYPASS_CORE_19,0,0
POWER_PIPELINE_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,0,0
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,0,0
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,0,0
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,0,0
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,0,0
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
POWER_BLOCK_STATES_R_CORE_20,0,0
POWER_BLOCK_STATES_W_CORE_20,0,0
POWER_FETCH_QUEUE_R_CORE_20,0,0
POWER_FETCH_QUEUE_W_CORE_20,0,0
POWER_INST_QUEUE_R_CORE_20,0,0
POWER_INST_QUEUE_W_CORE_20,0,0
POWER_BR_PRED_R_CORE_20,0,0
POWER_BR_PRED_W_CORE_20,0,0
POWER_RAS_R_CORE_20,0,0
POWER_RAS_W_CORE_20,0,0
POWER_ICACHE_R_CORE_20,0,0
POWER_ICACHE_W_CORE_20,0,0
POWER_ICACHE_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_ICACHE_TOT_ACC_CORE_20,0,0
POWER_ICACHE_CONF_CORE_20,0,0
POWER_INST_DECODER_R_CORE_20,0,0
POWER_INST_DECODER_W_CORE_20,0,0
POWER_MICRO_OP_SEQ_R_CORE_20,0,0
POWER_MICRO_OP_SEQ_W_CORE_20,0,0
POWER_OPERAND_DECODER_R_CORE_20,0,0
POWER_OPERAND_DECODER_W_CORE_20,0,0
POWER_UOP_QUEUE_R_CORE_20,0,0
POWER_UOP_QUEUE_W_CORE_20,0,0
POWER_REG_RENAMING_TABLE_R_CORE_20,0,0
POWER_REG_RENAMING_TABLE_W_CORE_20,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_20,0,0
POWER_FREELIST_R_CORE_20,0,0
POWER_FREELIST_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_CORE_20,0,0
POWER_RESERVATION_STATION_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_20,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_20,0,0
POWER_PAYLOAD_RAM_R_CORE_20,0,0
POWER_PAYLOAD_RAM_W_CORE_20,0,0
POWER_EX_ALU_R_CORE_20,0,0
POWER_EX_FPU_R_CORE_20,0,0
POWER_EX_MUL_R_CORE_20,0,0
POWER_EX_SFU_R_CORE_20,0,0
POWER_REORDER_BUF_R_CORE_20,0,0
POWER_REORDER_BUF_W_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_20,0,0
POWER_FP_RENAME_R_CORE_20,0,0
POWER_FP_RENAME_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_CORE_20,0,0
POWER_LOAD_QUEUE_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_20,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_20,0,0
POWER_STORE_QUEUE_R_CORE_20,0,0
POWER_STORE_QUEUE_W_CORE_20,0,0
POWER_STORE_QUEUE_R_TAG_CORE_20,0,0
POWER_STORE_QUEUE_W_TAG_CORE_20,0,0
POWER_DATA_TLB_R_CORE_20,0,0
POWER_DATA_TLB_W_CORE_20,0,0
POWER_DATA_TLB_R_TAG_CORE_20,0,0
POWER_DATA_TLB_W_TAG_CORE_20,0,0
POWER_INT_REGFILE_R_CORE_20,0,0
POWER_INT_REGFILE_W_CORE_20,0,0
POWER_FP_REGFILE_R_CORE_20,0,0
POWER_FP_REGFILE_W_CORE_20,0,0
POWER_GP_REGISTER_R_CORE_20,0,0
POWER_GP_REGISTER_W_CORE_20,0,0
POWER_FP_REGISTER_R_CORE_20,0,0
POWER_FP_REGISTER_W_CORE_20,0,0
POWER_SEGMENT_REGISTER_R_CORE_20,0,0
POWER_SEGMENT_REGISTER_W_CORE_20,0,0
POWER_CONTROL_REGISTER_R_CORE_20,0,0
POWER_CONTROL_REGISTER_W_CORE_20,0,0
POWER_FLAG_REGISTER_R_CORE_20,0,0
POWER_FLAG_REGISTER_W_CORE_20,0,0
POWER_EXEC_BYPASS_CORE_20,0,0
POWER_LOAD_BYPASS_CORE_20,0,0
POWER_PIPELINE_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_CORE_20,0,0
POWER_L2CACHE_WB_BUF_W_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_R_CORE_20,0,0
POWER_L2CACHE_R_CORE_20,0,0
POWER_DCACHE_W_CORE_20,0,0
POWER_L2CACHE_W_CORE_20,0,0
POWER_DCACHE_R_TAG_CORE_20,0,0
POWER_L2CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_R_CORE_20,0,0
POWER_CONST_CACHE_W_CORE_20,0,0
POWER_CONST_CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_W_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_R_CORE_20,0,0
POWER_TEXTURE_CACHE_W_CORE_20,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_20,0,0
POWER_SHARED_MEM_R_CORE_20,0,0
POWER_SHARED_MEM_W_CORE_20,0,0
POWER_SHARED_MEM_R_TAG_CORE_20,0,0
POWER_SHARED_MEM_W_TAG_CORE_20,0,0
POWER_BLOCK_STATES_R_CORE_21,0,0
POWER_BLOCK_STATES_W_CORE_21,0,0
POWER_FETCH_QUEUE_R_CORE_21,0,0
POWER_FETCH_QUEUE_W_CORE_21,0,0
POWER_INST_QUEUE_R_CORE_21,0,0
POWER_INST_QUEUE_W_CORE_21,0,0
POWER_BR_PRED_R_CORE_21,0,0
POWER_BR_PRED_W_CORE_21,0,0
POWER_RAS_R_CORE_21,0,0
POWER_RAS_W_CORE_21,0,0
POWER_ICACHE_R_CORE_21,0,0
POWER_ICACHE_W_CORE_21,0,0
POWER_ICACHE_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_ICACHE_TOT_ACC_CORE_21,0,0
POWER_ICACHE_CONF_CORE_21,0,0
POWER_INST_DECODER_R_CORE_21,0,0
POWER_INST_DECODER_W_CORE_21,0,0
POWER_MICRO_OP_SEQ_R_CORE_21,0,0
POWER_MICRO_OP_SEQ_W_CORE_21,0,0
POWER_OPERAND_DECODER_R_CORE_21,0,0
POWER_OPERAND_DECODER_W_CORE_21,0,0
POWER_UOP_QUEUE_R_CORE_21,0,0
POWER_UOP_QUEUE_W_CORE_21,0,0
POWER_REG_RENAMING_TABLE_R_CORE_21,0,0
POWER_REG_RENAMING_TABLE_W_CORE_21,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_21,0,0
POWER_FREELIST_R_CORE_21,0,0
POWER_FREELIST_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_CORE_21,0,0
POWER_RESERVATION_STATION_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_21,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_21,0,0
POWER_PAYLOAD_RAM_R_CORE_21,0,0
POWER_PAYLOAD_RAM_W_CORE_21,0,0
POWER_EX_ALU_R_CORE_21,0,0
POWER_EX_FPU_R_CORE_21,0,0
POWER_EX_MUL_R_CORE_21,0,0
POWER_EX_SFU_R_CORE_21,0,0
POWER_REORDER_BUF_R_CORE_21,0,0
POWER_REORDER_BUF_W_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_21,0,0
POWER_FP_RENAME_R_CORE_21,0,0
POWER_FP_RENAME_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_CORE_21,0,0
POWER_LOAD_QUEUE_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_21,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_21,0,0
POWER_STORE_QUEUE_R_CORE_21,0,0
POWER_STORE_QUEUE_W_CORE_21,0,0
POWER_STORE_QUEUE_R_TAG_CORE_21,0,0
POWER_STORE_QUEUE_W_TAG_CORE_21,0,0
POWER_DATA_TLB_R_CORE_21,0,0
POWER_DATA_TLB_W_CORE_21,0,0
POWER_DATA_TLB_R_TAG_CORE_21,0,0
POWER_DATA_TLB_W_TAG_CORE_21,0,0
POWER_INT_REGFILE_R_CORE_21,0,0
POWER_INT_REGFILE_W_CORE_21,0,0
POWER_FP_REGFILE_R_CORE_21,0,0
POWER_FP_REGFILE_W_CORE_21,0,0
POWER_GP_REGISTER_R_CORE_21,0,0
POWER_GP_REGISTER_W_CORE_21,0,0
POWER_FP_REGISTER_R_CORE_21,0,0
POWER_FP_REGISTER_W_CORE_21,0,0
POWER_SEGMENT_REGISTER_R_CORE_21,0,0
POWER_SEGMENT_REGISTER_W_CORE_21,0,0
POWER_CONTROL_REGISTER_R_CORE_21,0,0
POWER_CONTROL_REGISTER_W_CORE_21,0,0
POWER_FLAG_REGISTER_R_CORE_21,0,0
POWER_FLAG_REGISTER_W_CORE_21,0,0
POWER_EXEC_BYPASS_CORE_21,0,0
POWER_LOAD_BYPASS_CORE_21,0,0
POWER_PIPELINE_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_CORE_21,0,0
POWER_L2CACHE_WB_BUF_W_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_R_CORE_21,0,0
POWER_L2CACHE_R_CORE_21,0,0
POWER_DCACHE_W_CORE_21,0,0
POWER_L2CACHE_W_CORE_21,0,0
POWER_DCACHE_R_TAG_CORE_21,0,0
POWER_L2CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_R_CORE_21,0,0
POWER_CONST_CACHE_W_CORE_21,0,0
POWER_CONST_CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_W_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_R_CORE_21,0,0
POWER_TEXTURE_CACHE_W_CORE_21,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_21,0,0
POWER_SHARED_MEM_R_CORE_21,0,0
POWER_SHARED_MEM_W_CORE_21,0,0
POWER_SHARED_MEM_R_TAG_CORE_21,0,0
POWER_SHARED_MEM_W_TAG_CORE_21,0,0
POWER_BLOCK_STATES_R_CORE_22,0,0
POWER_BLOCK_STATES_W_CORE_22,0,0
POWER_FETCH_QUEUE_R_CORE_22,0,0
POWER_FETCH_QUEUE_W_CORE_22,0,0
POWER_INST_QUEUE_R_CORE_22,0,0
POWER_INST_QUEUE_W_CORE_22,0,0
POWER_BR_PRED_R_CORE_22,0,0
POWER_BR_PRED_W_CORE_22,0,0
POWER_RAS_R_CORE_22,0,0
POWER_RAS_W_CORE_22,0,0
POWER_ICACHE_R_CORE_22,0,0
POWER_ICACHE_W_CORE_22,0,0
POWER_ICACHE_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_ICACHE_TOT_ACC_CORE_22,0,0
POWER_ICACHE_CONF_CORE_22,0,0
POWER_INST_DECODER_R_CORE_22,0,0
POWER_INST_DECODER_W_CORE_22,0,0
POWER_MICRO_OP_SEQ_R_CORE_22,0,0
POWER_MICRO_OP_SEQ_W_CORE_22,0,0
POWER_OPERAND_DECODER_R_CORE_22,0,0
POWER_OPERAND_DECODER_W_CORE_22,0,0
POWER_UOP_QUEUE_R_CORE_22,0,0
POWER_UOP_QUEUE_W_CORE_22,0,0
POWER_REG_RENAMING_TABLE_R_CORE_22,0,0
POWER_REG_RENAMING_TABLE_W_CORE_22,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_22,0,0
POWER_FREELIST_R_CORE_22,0,0
POWER_FREELIST_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_CORE_22,0,0
POWER_RESERVATION_STATION_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_22,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_22,0,0
POWER_PAYLOAD_RAM_R_CORE_22,0,0
POWER_PAYLOAD_RAM_W_CORE_22,0,0
POWER_EX_ALU_R_CORE_22,0,0
POWER_EX_FPU_R_CORE_22,0,0
POWER_EX_MUL_R_CORE_22,0,0
POWER_EX_SFU_R_CORE_22,0,0
POWER_REORDER_BUF_R_CORE_22,0,0
POWER_REORDER_BUF_W_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_22,0,0
POWER_FP_RENAME_R_CORE_22,0,0
POWER_FP_RENAME_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_CORE_22,0,0
POWER_LOAD_QUEUE_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_22,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_22,0,0
POWER_STORE_QUEUE_R_CORE_22,0,0
POWER_STORE_QUEUE_W_CORE_22,0,0
POWER_STORE_QUEUE_R_TAG_CORE_22,0,0
POWER_STORE_QUEUE_W_TAG_CORE_22,0,0
POWER_DATA_TLB_R_CORE_22,0,0
POWER_DATA_TLB_W_CORE_22,0,0
POWER_DATA_TLB_R_TAG_CORE_22,0,0
POWER_DATA_TLB_W_TAG_CORE_22,0,0
POWER_INT_REGFILE_R_CORE_22,0,0
POWER_INT_REGFILE_W_CORE_22,0,0
POWER_FP_REGFILE_R_CORE_22,0,0
POWER_FP_REGFILE_W_CORE_22,0,0
POWER_GP_REGISTER_R_CORE_22,0,0
POWER_GP_REGISTER_W_CORE_22,0,0
POWER_FP_REGISTER_R_CORE_22,0,0
POWER_FP_REGISTER_W_CORE_22,0,0
POWER_SEGMENT_REGISTER_R_CORE_22,0,0
POWER_SEGMENT_REGISTER_W_CORE_22,0,0
POWER_CONTROL_REGISTER_R_CORE_22,0,0
POWER_CONTROL_REGISTER_W_CORE_22,0,0
POWER_FLAG_REGISTER_R_CORE_22,0,0
POWER_FLAG_REGISTER_W_CORE_22,0,0
POWER_EXEC_BYPASS_CORE_22,0,0
POWER_LOAD_BYPASS_CORE_22,0,0
POWER_PIPELINE_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_CORE_22,0,0
POWER_L2CACHE_WB_BUF_W_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_R_CORE_22,0,0
POWER_L2CACHE_R_CORE_22,0,0
POWER_DCACHE_W_CORE_22,0,0
POWER_L2CACHE_W_CORE_22,0,0
POWER_DCACHE_R_TAG_CORE_22,0,0
POWER_L2CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_R_CORE_22,0,0
POWER_CONST_CACHE_W_CORE_22,0,0
POWER_CONST_CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_W_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_R_CORE_22,0,0
POWER_TEXTURE_CACHE_W_CORE_22,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_22,0,0
POWER_SHARED_MEM_R_CORE_22,0,0
POWER_SHARED_MEM_W_CORE_22,0,0
POWER_SHARED_MEM_R_TAG_CORE_22,0,0
POWER_SHARED_MEM_W_TAG_CORE_22,0,0
POWER_BLOCK_STATES_R_CORE_23,0,0
POWER_BLOCK_STATES_W_CORE_23,0,0
POWER_FETCH_QUEUE_R_CORE_23,0,0
POWER_FETCH_QUEUE_W_CORE_23,0,0
POWER_INST_QUEUE_R_CORE_23,0,0
POWER_INST_QUEUE_W_CORE_23,0,0
POWER_BR_PRED_R_CORE_23,0,0
POWER_BR_PRED_W_CORE_23,0,0
POWER_RAS_R_CORE_23,0,0
POWER_RAS_W_CORE_23,0,0
POWER_ICACHE_R_CORE_23,0,0
POWER_ICACHE_W_CORE_23,0,0
POWER_ICACHE_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_ICACHE_TOT_ACC_CORE_23,0,0
POWER_ICACHE_CONF_CORE_23,0,0
POWER_INST_DECODER_R_CORE_23,0,0
POWER_INST_DECODER_W_CORE_23,0,0
POWER_MICRO_OP_SEQ_R_CORE_23,0,0
POWER_MICRO_OP_SEQ_W_CORE_23,0,0
POWER_OPERAND_DECODER_R_CORE_23,0,0
POWER_OPERAND_DECODER_W_CORE_23,0,0
POWER_UOP_QUEUE_R_CORE_23,0,0
POWER_UOP_QUEUE_W_CORE_23,0,0
POWER_REG_RENAMING_TABLE_R_CORE_23,0,0
POWER_REG_RENAMING_TABLE_W_CORE_23,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_23,0,0
POWER_FREELIST_R_CORE_23,0,0
POWER_FREELIST_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_CORE_23,0,0
POWER_RESERVATION_STATION_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_23,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_23,0,0
POWER_PAYLOAD_RAM_R_CORE_23,0,0
POWER_PAYLOAD_RAM_W_CORE_23,0,0
POWER_EX_ALU_R_CORE_23,0,0
POWER_EX_FPU_R_CORE_23,0,0
POWER_EX_MUL_R_CORE_23,0,0
POWER_EX_SFU_R_CORE_23,0,0
POWER_REORDER_BUF_R_CORE_23,0,0
POWER_REORDER_BUF_W_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_23,0,0
POWER_FP_RENAME_R_CORE_23,0,0
POWER_FP_RENAME_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_CORE_23,0,0
POWER_LOAD_QUEUE_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_23,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_23,0,0
POWER_STORE_QUEUE_R_CORE_23,0,0
POWER_STORE_QUEUE_W_CORE_23,0,0
POWER_STORE_QUEUE_R_TAG_CORE_23,0,0
POWER_STORE_QUEUE_W_TAG_CORE_23,0,0
POWER_DATA_TLB_R_CORE_23,0,0
POWER_DATA_TLB_W_CORE_23,0,0
POWER_DATA_TLB_R_TAG_CORE_23,0,0
POWER_DATA_TLB_W_TAG_CORE_23,0,0
POWER_INT_REGFILE_R_CORE_23,0,0
POWER_INT_REGFILE_W_CORE_23,0,0
POWER_FP_REGFILE_R_CORE_23,0,0
POWER_FP_REGFILE_W_CORE_23,0,0
POWER_GP_REGISTER_R_CORE_23,0,0
POWER_GP_REGISTER_W_CORE_23,0,0
POWER_FP_REGISTER_R_CORE_23,0,0
POWER_FP_REGISTER_W_CORE_23,0,0
POWER_SEGMENT_REGISTER_R_CORE_23,0,0
POWER_SEGMENT_REGISTER_W_CORE_23,0,0
POWER_CONTROL_REGISTER_R_CORE_23,0,0
POWER_CONTROL_REGISTER_W_CORE_23,0,0
POWER_FLAG_REGISTER_R_CORE_23,0,0
POWER_FLAG_REGISTER_W_CORE_23,0,0
POWER_EXEC_BYPASS_CORE_23,0,0
POWER_LOAD_BYPASS_CORE_23,0,0
POWER_PIPELINE_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_CORE_23,0,0
POWER_L2CACHE_WB_BUF_W_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_R_CORE_23,0,0
POWER_L2CACHE_R_CORE_23,0,0
POWER_DCACHE_W_CORE_23,0,0
POWER_L2CACHE_W_CORE_23,0,0
POWER_DCACHE_R_TAG_CORE_23,0,0
POWER_L2CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_R_CORE_23,0,0
POWER_CONST_CACHE_W_CORE_23,0,0
POWER_CONST_CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_W_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_R_CORE_23,0,0
POWER_TEXTURE_CACHE_W_CORE_23,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_23,0,0
POWER_SHARED_MEM_R_CORE_23,0,0
POWER_SHARED_MEM_W_CORE_23,0,0
POWER_SHARED_MEM_R_TAG_CORE_23,0,0
POWER_SHARED_MEM_W_TAG_CORE_23,0,0
POWER_BLOCK_STATES_R_CORE_24,0,0
POWER_BLOCK_STATES_W_CORE_24,0,0
POWER_FETCH_QUEUE_R_CORE_24,0,0
POWER_FETCH_QUEUE_W_CORE_24,0,0
POWER_INST_QUEUE_R_CORE_24,0,0
POWER_INST_QUEUE_W_CORE_24,0,0
POWER_BR_PRED_R_CORE_24,0,0
POWER_BR_PRED_W_CORE_24,0,0
POWER_RAS_R_CORE_24,0,0
POWER_RAS_W_CORE_24,0,0
POWER_ICACHE_R_CORE_24,0,0
POWER_ICACHE_W_CORE_24,0,0
POWER_ICACHE_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_ICACHE_TOT_ACC_CORE_24,0,0
POWER_ICACHE_CONF_CORE_24,0,0
POWER_INST_DECODER_R_CORE_24,0,0
POWER_INST_DECODER_W_CORE_24,0,0
POWER_MICRO_OP_SEQ_R_CORE_24,0,0
POWER_MICRO_OP_SEQ_W_CORE_24,0,0
POWER_OPERAND_DECODER_R_CORE_24,0,0
POWER_OPERAND_DECODER_W_CORE_24,0,0
POWER_UOP_QUEUE_R_CORE_24,0,0
POWER_UOP_QUEUE_W_CORE_24,0,0
POWER_REG_RENAMING_TABLE_R_CORE_24,0,0
POWER_REG_RENAMING_TABLE_W_CORE_24,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_24,0,0
POWER_FREELIST_R_CORE_24,0,0
POWER_FREELIST_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_CORE_24,0,0
POWER_RESERVATION_STATION_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_24,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_24,0,0
POWER_PAYLOAD_RAM_R_CORE_24,0,0
POWER_PAYLOAD_RAM_W_CORE_24,0,0
POWER_EX_ALU_R_CORE_24,0,0
POWER_EX_FPU_R_CORE_24,0,0
POWER_EX_MUL_R_CORE_24,0,0
POWER_EX_SFU_R_CORE_24,0,0
POWER_REORDER_BUF_R_CORE_24,0,0
POWER_REORDER_BUF_W_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_24,0,0
POWER_FP_RENAME_R_CORE_24,0,0
POWER_FP_RENAME_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_CORE_24,0,0
POWER_LOAD_QUEUE_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_24,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_24,0,0
POWER_STORE_QUEUE_R_CORE_24,0,0
POWER_STORE_QUEUE_W_CORE_24,0,0
POWER_STORE_QUEUE_R_TAG_CORE_24,0,0
POWER_STORE_QUEUE_W_TAG_CORE_24,0,0
POWER_DATA_TLB_R_CORE_24,0,0
POWER_DATA_TLB_W_CORE_24,0,0
POWER_DATA_TLB_R_TAG_CORE_24,0,0
POWER_DATA_TLB_W_TAG_CORE_24,0,0
POWER_INT_REGFILE_R_CORE_24,0,0
POWER_INT_REGFILE_W_CORE_24,0,0
POWER_FP_REGFILE_R_CORE_24,0,0
POWER_FP_REGFILE_W_CORE_24,0,0
POWER_GP_REGISTER_R_CORE_24,0,0
POWER_GP_REGISTER_W_CORE_24,0,0
POWER_FP_REGISTER_R_CORE_24,0,0
POWER_FP_REGISTER_W_CORE_24,0,0
POWER_SEGMENT_REGISTER_R_CORE_24,0,0
POWER_SEGMENT_REGISTER_W_CORE_24,0,0
POWER_CONTROL_REGISTER_R_CORE_24,0,0
POWER_CONTROL_REGISTER_W_CORE_24,0,0
POWER_FLAG_REGISTER_R_CORE_24,0,0
POWER_FLAG_REGISTER_W_CORE_24,0,0
POWER_EXEC_BYPASS_CORE_24,0,0
POWER_LOAD_BYPASS_CORE_24,0,0
POWER_PIPELINE_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_CORE_24,0,0
POWER_L2CACHE_WB_BUF_W_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_R_CORE_24,0,0
POWER_L2CACHE_R_CORE_24,0,0
POWER_DCACHE_W_CORE_24,0,0
POWER_L2CACHE_W_CORE_24,0,0
POWER_DCACHE_R_TAG_CORE_24,0,0
POWER_L2CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_R_CORE_24,0,0
POWER_CONST_CACHE_W_CORE_24,0,0
POWER_CONST_CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_W_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_R_CORE_24,0,0
POWER_TEXTURE_CACHE_W_CORE_24,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_24,0,0
POWER_SHARED_MEM_R_CORE_24,0,0
POWER_SHARED_MEM_W_CORE_24,0,0
POWER_SHARED_MEM_R_TAG_CORE_24,0,0
POWER_SHARED_MEM_W_TAG_CORE_24,0,0
POWER_BLOCK_STATES_R_CORE_25,0,0
POWER_BLOCK_STATES_W_CORE_25,0,0
POWER_FETCH_QUEUE_R_CORE_25,0,0
POWER_FETCH_QUEUE_W_CORE_25,0,0
POWER_INST_QUEUE_R_CORE_25,0,0
POWER_INST_QUEUE_W_CORE_25,0,0
POWER_BR_PRED_R_CORE_25,0,0
POWER_BR_PRED_W_CORE_25,0,0
POWER_RAS_R_CORE_25,0,0
POWER_RAS_W_CORE_25,0,0
POWER_ICACHE_R_CORE_25,0,0
POWER_ICACHE_W_CORE_25,0,0
POWER_ICACHE_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_ICACHE_TOT_ACC_CORE_25,0,0
POWER_ICACHE_CONF_CORE_25,0,0
POWER_INST_DECODER_R_CORE_25,0,0
POWER_INST_DECODER_W_CORE_25,0,0
POWER_MICRO_OP_SEQ_R_CORE_25,0,0
POWER_MICRO_OP_SEQ_W_CORE_25,0,0
POWER_OPERAND_DECODER_R_CORE_25,0,0
POWER_OPERAND_DECODER_W_CORE_25,0,0
POWER_UOP_QUEUE_R_CORE_25,0,0
POWER_UOP_QUEUE_W_CORE_25,0,0
POWER_REG_RENAMING_TABLE_R_CORE_25,0,0
POWER_REG_RENAMING_TABLE_W_CORE_25,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_25,0,0
POWER_FREELIST_R_CORE_25,0,0
POWER_FREELIST_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_CORE_25,0,0
POWER_RESERVATION_STATION_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_25,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_25,0,0
POWER_PAYLOAD_RAM_R_CORE_25,0,0
POWER_PAYLOAD_RAM_W_CORE_25,0,0
POWER_EX_ALU_R_CORE_25,0,0
POWER_EX_FPU_R_CORE_25,0,0
POWER_EX_MUL_R_CORE_25,0,0
POWER_EX_SFU_R_CORE_25,0,0
POWER_REORDER_BUF_R_CORE_25,0,0
POWER_REORDER_BUF_W_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_25,0,0
POWER_FP_RENAME_R_CORE_25,0,0
POWER_FP_RENAME_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_CORE_25,0,0
POWER_LOAD_QUEUE_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_25,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_25,0,0
POWER_STORE_QUEUE_R_CORE_25,0,0
POWER_STORE_QUEUE_W_CORE_25,0,0
POWER_STORE_QUEUE_R_TAG_CORE_25,0,0
POWER_STORE_QUEUE_W_TAG_CORE_25,0,0
POWER_DATA_TLB_R_CORE_25,0,0
POWER_DATA_TLB_W_CORE_25,0,0
POWER_DATA_TLB_R_TAG_CORE_25,0,0
POWER_DATA_TLB_W_TAG_CORE_25,0,0
POWER_INT_REGFILE_R_CORE_25,0,0
POWER_INT_REGFILE_W_CORE_25,0,0
POWER_FP_REGFILE_R_CORE_25,0,0
POWER_FP_REGFILE_W_CORE_25,0,0
POWER_GP_REGISTER_R_CORE_25,0,0
POWER_GP_REGISTER_W_CORE_25,0,0
POWER_FP_REGISTER_R_CORE_25,0,0
POWER_FP_REGISTER_W_CORE_25,0,0
POWER_SEGMENT_REGISTER_R_CORE_25,0,0
POWER_SEGMENT_REGISTER_W_CORE_25,0,0
POWER_CONTROL_REGISTER_R_CORE_25,0,0
POWER_CONTROL_REGISTER_W_CORE_25,0,0
POWER_FLAG_REGISTER_R_CORE_25,0,0
POWER_FLAG_REGISTER_W_CORE_25,0,0
POWER_EXEC_BYPASS_CORE_25,0,0
POWER_LOAD_BYPASS_CORE_25,0,0
POWER_PIPELINE_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_CORE_25,0,0
POWER_L2CACHE_WB_BUF_W_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_R_CORE_25,0,0
POWER_L2CACHE_R_CORE_25,0,0
POWER_DCACHE_W_CORE_25,0,0
POWER_L2CACHE_W_CORE_25,0,0
POWER_DCACHE_R_TAG_CORE_25,0,0
POWER_L2CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_R_CORE_25,0,0
POWER_CONST_CACHE_W_CORE_25,0,0
POWER_CONST_CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_W_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_R_CORE_25,0,0
POWER_TEXTURE_CACHE_W_CORE_25,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_25,0,0
POWER_SHARED_MEM_R_CORE_25,0,0
POWER_SHARED_MEM_W_CORE_25,0,0
POWER_SHARED_MEM_R_TAG_CORE_25,0,0
POWER_SHARED_MEM_W_TAG_CORE_25,0,0
POWER_BLOCK_STATES_R_CORE_26,0,0
POWER_BLOCK_STATES_W_CORE_26,0,0
POWER_FETCH_QUEUE_R_CORE_26,0,0
POWER_FETCH_QUEUE_W_CORE_26,0,0
POWER_INST_QUEUE_R_CORE_26,0,0
POWER_INST_QUEUE_W_CORE_26,0,0
POWER_BR_PRED_R_CORE_26,0,0
POWER_BR_PRED_W_CORE_26,0,0
POWER_RAS_R_CORE_26,0,0
POWER_RAS_W_CORE_26,0,0
POWER_ICACHE_R_CORE_26,0,0
POWER_ICACHE_W_CORE_26,0,0
POWER_ICACHE_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_ICACHE_TOT_ACC_CORE_26,0,0
POWER_ICACHE_CONF_CORE_26,0,0
POWER_INST_DECODER_R_CORE_26,0,0
POWER_INST_DECODER_W_CORE_26,0,0
POWER_MICRO_OP_SEQ_R_CORE_26,0,0
POWER_MICRO_OP_SEQ_W_CORE_26,0,0
POWER_OPERAND_DECODER_R_CORE_26,0,0
POWER_OPERAND_DECODER_W_CORE_26,0,0
POWER_UOP_QUEUE_R_CORE_26,0,0
POWER_UOP_QUEUE_W_CORE_26,0,0
POWER_REG_RENAMING_TABLE_R_CORE_26,0,0
POWER_REG_RENAMING_TABLE_W_CORE_26,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_26,0,0
POWER_FREELIST_R_CORE_26,0,0
POWER_FREELIST_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_CORE_26,0,0
POWER_RESERVATION_STATION_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_26,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_26,0,0
POWER_PAYLOAD_RAM_R_CORE_26,0,0
POWER_PAYLOAD_RAM_W_CORE_26,0,0
POWER_EX_ALU_R_CORE_26,0,0
POWER_EX_FPU_R_CORE_26,0,0
POWER_EX_MUL_R_CORE_26,0,0
POWER_EX_SFU_R_CORE_26,0,0
POWER_REORDER_BUF_R_CORE_26,0,0
POWER_REORDER_BUF_W_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_26,0,0
POWER_FP_RENAME_R_CORE_26,0,0
POWER_FP_RENAME_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_CORE_26,0,0
POWER_LOAD_QUEUE_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_26,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_26,0,0
POWER_STORE_QUEUE_R_CORE_26,0,0
POWER_STORE_QUEUE_W_CORE_26,0,0
POWER_STORE_QUEUE_R_TAG_CORE_26,0,0
POWER_STORE_QUEUE_W_TAG_CORE_26,0,0
POWER_DATA_TLB_R_CORE_26,0,0
POWER_DATA_TLB_W_CORE_26,0,0
POWER_DATA_TLB_R_TAG_CORE_26,0,0
POWER_DATA_TLB_W_TAG_CORE_26,0,0
POWER_INT_REGFILE_R_CORE_26,0,0
POWER_INT_REGFILE_W_CORE_26,0,0
POWER_FP_REGFILE_R_CORE_26,0,0
POWER_FP_REGFILE_W_CORE_26,0,0
POWER_GP_REGISTER_R_CORE_26,0,0
POWER_GP_REGISTER_W_CORE_26,0,0
POWER_FP_REGISTER_R_CORE_26,0,0
POWER_FP_REGISTER_W_CORE_26,0,0
POWER_SEGMENT_REGISTER_R_CORE_26,0,0
POWER_SEGMENT_REGISTER_W_CORE_26,0,0
POWER_CONTROL_REGISTER_R_CORE_26,0,0
POWER_CONTROL_REGISTER_W_CORE_26,0,0
POWER_FLAG_REGISTER_R_CORE_26,0,0
POWER_FLAG_REGISTER_W_CORE_26,0,0
POWER_EXEC_BYPASS_CORE_26,0,0
POWER_LOAD_BYPASS_CORE_26,0,0
POWER_PIPELINE_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_CORE_26,0,0
POWER_L2CACHE_WB_BUF_W_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_R_CORE_26,0,0
POWER_L2CACHE_R_CORE_26,0,0
POWER_DCACHE_W_CORE_26,0,0
POWER_L2CACHE_W_CORE_26,0,0
POWER_DCACHE_R_TAG_CORE_26,0,0
POWER_L2CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_R_CORE_26,0,0
POWER_CONST_CACHE_W_CORE_26,0,0
POWER_CONST_CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_W_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_R_CORE_26,0,0
POWER_TEXTURE_CACHE_W_CORE_26,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_26,0,0
POWER_SHARED_MEM_R_CORE_26,0,0
POWER_SHARED_MEM_W_CORE_26,0,0
POWER_SHARED_MEM_R_TAG_CORE_26,0,0
POWER_SHARED_MEM_W_TAG_CORE_26,0,0
POWER_BLOCK_STATES_R_CORE_27,0,0
POWER_BLOCK_STATES_W_CORE_27,0,0
POWER_FETCH_QUEUE_R_CORE_27,0,0
POWER_FETCH_QUEUE_W_CORE_27,0,0
POWER_INST_QUEUE_R_CORE_27,0,0
POWER_INST_QUEUE_W_CORE_27,0,0
POWER_BR_PRED_R_CORE_27,0,0
POWER_BR_PRED_W_CORE_27,0,0
POWER_RAS_R_CORE_27,0,0
POWER_RAS_W_CORE_27,0,0
POWER_ICACHE_R_CORE_27,0,0
POWER_ICACHE_W_CORE_27,0,0
POWER_ICACHE_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_ICACHE_TOT_ACC_CORE_27,0,0
POWER_ICACHE_CONF_CORE_27,0,0
POWER_INST_DECODER_R_CORE_27,0,0
POWER_INST_DECODER_W_CORE_27,0,0
POWER_MICRO_OP_SEQ_R_CORE_27,0,0
POWER_MICRO_OP_SEQ_W_CORE_27,0,0
POWER_OPERAND_DECODER_R_CORE_27,0,0
POWER_OPERAND_DECODER_W_CORE_27,0,0
POWER_UOP_QUEUE_R_CORE_27,0,0
POWER_UOP_QUEUE_W_CORE_27,0,0
POWER_REG_RENAMING_TABLE_R_CORE_27,0,0
POWER_REG_RENAMING_TABLE_W_CORE_27,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_27,0,0
POWER_FREELIST_R_CORE_27,0,0
POWER_FREELIST_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_CORE_27,0,0
POWER_RESERVATION_STATION_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_27,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_27,0,0
POWER_PAYLOAD_RAM_R_CORE_27,0,0
POWER_PAYLOAD_RAM_W_CORE_27,0,0
POWER_EX_ALU_R_CORE_27,0,0
POWER_EX_FPU_R_CORE_27,0,0
POWER_EX_MUL_R_CORE_27,0,0
POWER_EX_SFU_R_CORE_27,0,0
POWER_REORDER_BUF_R_CORE_27,0,0
POWER_REORDER_BUF_W_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_27,0,0
POWER_FP_RENAME_R_CORE_27,0,0
POWER_FP_RENAME_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_CORE_27,0,0
POWER_LOAD_QUEUE_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_27,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_27,0,0
POWER_STORE_QUEUE_R_CORE_27,0,0
POWER_STORE_QUEUE_W_CORE_27,0,0
POWER_STORE_QUEUE_R_TAG_CORE_27,0,0
POWER_STORE_QUEUE_W_TAG_CORE_27,0,0
POWER_DATA_TLB_R_CORE_27,0,0
POWER_DATA_TLB_W_CORE_27,0,0
POWER_DATA_TLB_R_TAG_CORE_27,0,0
POWER_DATA_TLB_W_TAG_CORE_27,0,0
POWER_INT_REGFILE_R_CORE_27,0,0
POWER_INT_REGFILE_W_CORE_27,0,0
POWER_FP_REGFILE_R_CORE_27,0,0
POWER_FP_REGFILE_W_CORE_27,0,0
POWER_GP_REGISTER_R_CORE_27,0,0
POWER_GP_REGISTER_W_CORE_27,0,0
POWER_FP_REGISTER_R_CORE_27,0,0
POWER_FP_REGISTER_W_CORE_27,0,0
POWER_SEGMENT_REGISTER_R_CORE_27,0,0
POWER_SEGMENT_REGISTER_W_CORE_27,0,0
POWER_CONTROL_REGISTER_R_CORE_27,0,0
POWER_CONTROL_REGISTER_W_CORE_27,0,0
POWER_FLAG_REGISTER_R_CORE_27,0,0
POWER_FLAG_REGISTER_W_CORE_27,0,0
POWER_EXEC_BYPASS_CORE_27,0,0
POWER_LOAD_BYPASS_CORE_27,0,0
POWER_PIPELINE_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_CORE_27,0,0
POWER_L2CACHE_WB_BUF_W_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_R_CORE_27,0,0
POWER_L2CACHE_R_CORE_27,0,0
POWER_DCACHE_W_CORE_27,0,0
POWER_L2CACHE_W_CORE_27,0,0
POWER_DCACHE_R_TAG_CORE_27,0,0
POWER_L2CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_R_CORE_27,0,0
POWER_CONST_CACHE_W_CORE_27,0,0
POWER_CONST_CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_W_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_R_CORE_27,0,0
POWER_TEXTURE_CACHE_W_CORE_27,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_27,0,0
POWER_SHARED_MEM_R_CORE_27,0,0
POWER_SHARED_MEM_W_CORE_27,0,0
POWER_SHARED_MEM_R_TAG_CORE_27,0,0
POWER_SHARED_MEM_W_TAG_CORE_27,0,0
POWER_BLOCK_STATES_R_CORE_28,0,0
POWER_BLOCK_STATES_W_CORE_28,0,0
POWER_FETCH_QUEUE_R_CORE_28,0,0
POWER_FETCH_QUEUE_W_CORE_28,0,0
POWER_INST_QUEUE_R_CORE_28,0,0
POWER_INST_QUEUE_W_CORE_28,0,0
POWER_BR_PRED_R_CORE_28,0,0
POWER_BR_PRED_W_CORE_28,0,0
POWER_RAS_R_CORE_28,0,0
POWER_RAS_W_CORE_28,0,0
POWER_ICACHE_R_CORE_28,0,0
POWER_ICACHE_W_CORE_28,0,0
POWER_ICACHE_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_ICACHE_TOT_ACC_CORE_28,0,0
POWER_ICACHE_CONF_CORE_28,0,0
POWER_INST_DECODER_R_CORE_28,0,0
POWER_INST_DECODER_W_CORE_28,0,0
POWER_MICRO_OP_SEQ_R_CORE_28,0,0
POWER_MICRO_OP_SEQ_W_CORE_28,0,0
POWER_OPERAND_DECODER_R_CORE_28,0,0
POWER_OPERAND_DECODER_W_CORE_28,0,0
POWER_UOP_QUEUE_R_CORE_28,0,0
POWER_UOP_QUEUE_W_CORE_28,0,0
POWER_REG_RENAMING_TABLE_R_CORE_28,0,0
POWER_REG_RENAMING_TABLE_W_CORE_28,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_28,0,0
POWER_FREELIST_R_CORE_28,0,0
POWER_FREELIST_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_CORE_28,0,0
POWER_RESERVATION_STATION_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_28,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_28,0,0
POWER_PAYLOAD_RAM_R_CORE_28,0,0
POWER_PAYLOAD_RAM_W_CORE_28,0,0
POWER_EX_ALU_R_CORE_28,0,0
POWER_EX_FPU_R_CORE_28,0,0
POWER_EX_MUL_R_CORE_28,0,0
POWER_EX_SFU_R_CORE_28,0,0
POWER_REORDER_BUF_R_CORE_28,0,0
POWER_REORDER_BUF_W_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_28,0,0
POWER_FP_RENAME_R_CORE_28,0,0
POWER_FP_RENAME_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_CORE_28,0,0
POWER_LOAD_QUEUE_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_28,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_28,0,0
POWER_STORE_QUEUE_R_CORE_28,0,0
POWER_STORE_QUEUE_W_CORE_28,0,0
POWER_STORE_QUEUE_R_TAG_CORE_28,0,0
POWER_STORE_QUEUE_W_TAG_CORE_28,0,0
POWER_DATA_TLB_R_CORE_28,0,0
POWER_DATA_TLB_W_CORE_28,0,0
POWER_DATA_TLB_R_TAG_CORE_28,0,0
POWER_DATA_TLB_W_TAG_CORE_28,0,0
POWER_INT_REGFILE_R_CORE_28,0,0
POWER_INT_REGFILE_W_CORE_28,0,0
POWER_FP_REGFILE_R_CORE_28,0,0
POWER_FP_REGFILE_W_CORE_28,0,0
POWER_GP_REGISTER_R_CORE_28,0,0
POWER_GP_REGISTER_W_CORE_28,0,0
POWER_FP_REGISTER_R_CORE_28,0,0
POWER_FP_REGISTER_W_CORE_28,0,0
POWER_SEGMENT_REGISTER_R_CORE_28,0,0
POWER_SEGMENT_REGISTER_W_CORE_28,0,0
POWER_CONTROL_REGISTER_R_CORE_28,0,0
POWER_CONTROL_REGISTER_W_CORE_28,0,0
POWER_FLAG_REGISTER_R_CORE_28,0,0
POWER_FLAG_REGISTER_W_CORE_28,0,0
POWER_EXEC_BYPASS_CORE_28,0,0
POWER_LOAD_BYPASS_CORE_28,0,0
POWER_PIPELINE_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_CORE_28,0,0
POWER_L2CACHE_WB_BUF_W_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_R_CORE_28,0,0
POWER_L2CACHE_R_CORE_28,0,0
POWER_DCACHE_W_CORE_28,0,0
POWER_L2CACHE_W_CORE_28,0,0
POWER_DCACHE_R_TAG_CORE_28,0,0
POWER_L2CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_R_CORE_28,0,0
POWER_CONST_CACHE_W_CORE_28,0,0
POWER_CONST_CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_W_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_R_CORE_28,0,0
POWER_TEXTURE_CACHE_W_CORE_28,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_28,0,0
POWER_SHARED_MEM_R_CORE_28,0,0
POWER_SHARED_MEM_W_CORE_28,0,0
POWER_SHARED_MEM_R_TAG_CORE_28,0,0
POWER_SHARED_MEM_W_TAG_CORE_28,0,0
POWER_BLOCK_STATES_R_CORE_29,0,0
POWER_BLOCK_STATES_W_CORE_29,0,0
POWER_FETCH_QUEUE_R_CORE_29,0,0
POWER_FETCH_QUEUE_W_CORE_29,0,0
POWER_INST_QUEUE_R_CORE_29,0,0
POWER_INST_QUEUE_W_CORE_29,0,0
POWER_BR_PRED_R_CORE_29,0,0
POWER_BR_PRED_W_CORE_29,0,0
POWER_RAS_R_CORE_29,0,0
POWER_RAS_W_CORE_29,0,0
POWER_ICACHE_R_CORE_29,0,0
POWER_ICACHE_W_CORE_29,0,0
POWER_ICACHE_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_ICACHE_TOT_ACC_CORE_29,0,0
POWER_ICACHE_CONF_CORE_29,0,0
POWER_INST_DECODER_R_CORE_29,0,0
POWER_INST_DECODER_W_CORE_29,0,0
POWER_MICRO_OP_SEQ_R_CORE_29,0,0
POWER_MICRO_OP_SEQ_W_CORE_29,0,0
POWER_OPERAND_DECODER_R_CORE_29,0,0
POWER_OPERAND_DECODER_W_CORE_29,0,0
POWER_UOP_QUEUE_R_CORE_29,0,0
POWER_UOP_QUEUE_W_CORE_29,0,0
POWER_REG_RENAMING_TABLE_R_CORE_29,0,0
POWER_REG_RENAMING_TABLE_W_CORE_29,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_29,0,0
POWER_FREELIST_R_CORE_29,0,0
POWER_FREELIST_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_CORE_29,0,0
POWER_RESERVATION_STATION_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_29,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_29,0,0
POWER_PAYLOAD_RAM_R_CORE_29,0,0
POWER_PAYLOAD_RAM_W_CORE_29,0,0
POWER_EX_ALU_R_CORE_29,0,0
POWER_EX_FPU_R_CORE_29,0,0
POWER_EX_MUL_R_CORE_29,0,0
POWER_EX_SFU_R_CORE_29,0,0
POWER_REORDER_BUF_R_CORE_29,0,0
POWER_REORDER_BUF_W_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_29,0,0
POWER_FP_RENAME_R_CORE_29,0,0
POWER_FP_RENAME_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_CORE_29,0,0
POWER_LOAD_QUEUE_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_29,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_29,0,0
POWER_STORE_QUEUE_R_CORE_29,0,0
POWER_STORE_QUEUE_W_CORE_29,0,0
POWER_STORE_QUEUE_R_TAG_CORE_29,0,0
POWER_STORE_QUEUE_W_TAG_CORE_29,0,0
POWER_DATA_TLB_R_CORE_29,0,0
POWER_DATA_TLB_W_CORE_29,0,0
POWER_DATA_TLB_R_TAG_CORE_29,0,0
POWER_DATA_TLB_W_TAG_CORE_29,0,0
POWER_INT_REGFILE_R_CORE_29,0,0
POWER_INT_REGFILE_W_CORE_29,0,0
POWER_FP_REGFILE_R_CORE_29,0,0
POWER_FP_REGFILE_W_CORE_29,0,0
POWER_GP_REGISTER_R_CORE_29,0,0
POWER_GP_REGISTER_W_CORE_29,0,0
POWER_FP_REGISTER_R_CORE_29,0,0
POWER_FP_REGISTER_W_CORE_29,0,0
POWER_SEGMENT_REGISTER_R_CORE_29,0,0
POWER_SEGMENT_REGISTER_W_CORE_29,0,0
POWER_CONTROL_REGISTER_R_CORE_29,0,0
POWER_CONTROL_REGISTER_W_CORE_29,0,0
POWER_FLAG_REGISTER_R_CORE_29,0,0
POWER_FLAG_REGISTER_W_CORE_29,0,0
POWER_EXEC_BYPASS_CORE_29,0,0
POWER_LOAD_BYPASS_CORE_29,0,0
POWER_PIPELINE_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_CORE_29,0,0
POWER_L2CACHE_WB_BUF_W_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_R_CORE_29,0,0
POWER_L2CACHE_R_CORE_29,0,0
POWER_DCACHE_W_CORE_29,0,0
POWER_L2CACHE_W_CORE_29,0,0
POWER_DCACHE_R_TAG_CORE_29,0,0
POWER_L2CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_R_CORE_29,0,0
POWER_CONST_CACHE_W_CORE_29,0,0
POWER_CONST_CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_W_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_R_CORE_29,0,0
POWER_TEXTURE_CACHE_W_CORE_29,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_29,0,0
POWER_SHARED_MEM_R_CORE_29,0,0
POWER_SHARED_MEM_W_CORE_29,0,0
POWER_SHARED_MEM_R_TAG_CORE_29,0,0
POWER_SHARED_MEM_W_TAG_CORE_29,0,0
POWER_BLOCK_STATES_R_CORE_30,0,0
POWER_BLOCK_STATES_W_CORE_30,0,0
POWER_FETCH_QUEUE_R_CORE_30,0,0
POWER_FETCH_QUEUE_W_CORE_30,0,0
POWER_INST_QUEUE_R_CORE_30,0,0
POWER_INST_QUEUE_W_CORE_30,0,0
POWER_BR_PRED_R_CORE_30,0,0
POWER_BR_PRED_W_CORE_30,0,0
POWER_RAS_R_CORE_30,0,0
POWER_RAS_W_CORE_30,0,0
POWER_ICACHE_R_CORE_30,0,0
POWER_ICACHE_W_CORE_30,0,0
POWER_ICACHE_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_ICACHE_TOT_ACC_CORE_30,0,0
POWER_ICACHE_CONF_CORE_30,0,0
POWER_INST_DECODER_R_CORE_30,0,0
POWER_INST_DECODER_W_CORE_30,0,0
POWER_MICRO_OP_SEQ_R_CORE_30,0,0
POWER_MICRO_OP_SEQ_W_CORE_30,0,0
POWER_OPERAND_DECODER_R_CORE_30,0,0
POWER_OPERAND_DECODER_W_CORE_30,0,0
POWER_UOP_QUEUE_R_CORE_30,0,0
POWER_UOP_QUEUE_W_CORE_30,0,0
POWER_REG_RENAMING_TABLE_R_CORE_30,0,0
POWER_REG_RENAMING_TABLE_W_CORE_30,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_30,0,0
POWER_FREELIST_R_CORE_30,0,0
POWER_FREELIST_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_CORE_30,0,0
POWER_RESERVATION_STATION_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_30,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_30,0,0
POWER_PAYLOAD_RAM_R_CORE_30,0,0
POWER_PAYLOAD_RAM_W_CORE_30,0,0
POWER_EX_ALU_R_CORE_30,0,0
POWER_EX_FPU_R_CORE_30,0,0
POWER_EX_MUL_R_CORE_30,0,0
POWER_EX_SFU_R_CORE_30,0,0
POWER_REORDER_BUF_R_CORE_30,0,0
POWER_REORDER_BUF_W_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_30,0,0
POWER_FP_RENAME_R_CORE_30,0,0
POWER_FP_RENAME_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_CORE_30,0,0
POWER_LOAD_QUEUE_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_30,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_30,0,0
POWER_STORE_QUEUE_R_CORE_30,0,0
POWER_STORE_QUEUE_W_CORE_30,0,0
POWER_STORE_QUEUE_R_TAG_CORE_30,0,0
POWER_STORE_QUEUE_W_TAG_CORE_30,0,0
POWER_DATA_TLB_R_CORE_30,0,0
POWER_DATA_TLB_W_CORE_30,0,0
POWER_DATA_TLB_R_TAG_CORE_30,0,0
POWER_DATA_TLB_W_TAG_CORE_30,0,0
POWER_INT_REGFILE_R_CORE_30,0,0
POWER_INT_REGFILE_W_CORE_30,0,0
POWER_FP_REGFILE_R_CORE_30,0,0
POWER_FP_REGFILE_W_CORE_30,0,0
POWER_GP_REGISTER_R_CORE_30,0,0
POWER_GP_REGISTER_W_CORE_30,0,0
POWER_FP_REGISTER_R_CORE_30,0,0
POWER_FP_REGISTER_W_CORE_30,0,0
POWER_SEGMENT_REGISTER_R_CORE_30,0,0
POWER_SEGMENT_REGISTER_W_CORE_30,0,0
POWER_CONTROL_REGISTER_R_CORE_30,0,0
POWER_CONTROL_REGISTER_W_CORE_30,0,0
POWER_FLAG_REGISTER_R_CORE_30,0,0
POWER_FLAG_REGISTER_W_CORE_30,0,0
POWER_EXEC_BYPASS_CORE_30,0,0
POWER_LOAD_BYPASS_CORE_30,0,0
POWER_PIPELINE_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_CORE_30,0,0
POWER_L2CACHE_WB_BUF_W_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_R_CORE_30,0,0
POWER_L2CACHE_R_CORE_30,0,0
POWER_DCACHE_W_CORE_30,0,0
POWER_L2CACHE_W_CORE_30,0,0
POWER_DCACHE_R_TAG_CORE_30,0,0
POWER_L2CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_R_CORE_30,0,0
POWER_CONST_CACHE_W_CORE_30,0,0
POWER_CONST_CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_W_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_R_CORE_30,0,0
POWER_TEXTURE_CACHE_W_CORE_30,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_30,0,0
POWER_SHARED_MEM_R_CORE_30,0,0
POWER_SHARED_MEM_W_CORE_30,0,0
POWER_SHARED_MEM_R_TAG_CORE_30,0,0
POWER_SHARED_MEM_W_TAG_CORE_30,0,0
POWER_BLOCK_STATES_R_CORE_31,0,0
POWER_BLOCK_STATES_W_CORE_31,0,0
POWER_FETCH_QUEUE_R_CORE_31,0,0
POWER_FETCH_QUEUE_W_CORE_31,0,0
POWER_INST_QUEUE_R_CORE_31,0,0
POWER_INST_QUEUE_W_CORE_31,0,0
POWER_BR_PRED_R_CORE_31,0,0
POWER_BR_PRED_W_CORE_31,0,0
POWER_RAS_R_CORE_31,0,0
POWER_RAS_W_CORE_31,0,0
POWER_ICACHE_R_CORE_31,0,0
POWER_ICACHE_W_CORE_31,0,0
POWER_ICACHE_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_ICACHE_TOT_ACC_CORE_31,0,0
POWER_ICACHE_CONF_CORE_31,0,0
POWER_INST_DECODER_R_CORE_31,0,0
POWER_INST_DECODER_W_CORE_31,0,0
POWER_MICRO_OP_SEQ_R_CORE_31,0,0
POWER_MICRO_OP_SEQ_W_CORE_31,0,0
POWER_OPERAND_DECODER_R_CORE_31,0,0
POWER_OPERAND_DECODER_W_CORE_31,0,0
POWER_UOP_QUEUE_R_CORE_31,0,0
POWER_UOP_QUEUE_W_CORE_31,0,0
POWER_REG_RENAMING_TABLE_R_CORE_31,0,0
POWER_REG_RENAMING_TABLE_W_CORE_31,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_31,0,0
POWER_FREELIST_R_CORE_31,0,0
POWER_FREELIST_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_CORE_31,0,0
POWER_RESERVATION_STATION_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_31,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_31,0,0
POWER_PAYLOAD_RAM_R_CORE_31,0,0
POWER_PAYLOAD_RAM_W_CORE_31,0,0
POWER_EX_ALU_R_CORE_31,0,0
POWER_EX_FPU_R_CORE_31,0,0
POWER_EX_MUL_R_CORE_31,0,0
POWER_EX_SFU_R_CORE_31,0,0
POWER_REORDER_BUF_R_CORE_31,0,0
POWER_REORDER_BUF_W_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_31,0,0
POWER_FP_RENAME_R_CORE_31,0,0
POWER_FP_RENAME_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_CORE_31,0,0
POWER_LOAD_QUEUE_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_31,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_31,0,0
POWER_STORE_QUEUE_R_CORE_31,0,0
POWER_STORE_QUEUE_W_CORE_31,0,0
POWER_STORE_QUEUE_R_TAG_CORE_31,0,0
POWER_STORE_QUEUE_W_TAG_CORE_31,0,0
POWER_DATA_TLB_R_CORE_31,0,0
POWER_DATA_TLB_W_CORE_31,0,0
POWER_DATA_TLB_R_TAG_CORE_31,0,0
POWER_DATA_TLB_W_TAG_CORE_31,0,0
POWER_INT_REGFILE_R_CORE_31,0,0
POWER_INT_REGFILE_W_CORE_31,0,0
POWER_FP_REGFILE_R_CORE_31,0,0
POWER_FP_REGFILE_W_CORE_31,0,0
POWER_GP_REGISTER_R_CORE_31,0,0
POWER_GP_REGISTER_W_CORE_31,0,0
POWER_FP_REGISTER_R_CORE_31,0,0
POWER_FP_REGISTER_W_CORE_31,0,0
POWER_SEGMENT_REGISTER_R_CORE_31,0,0
POWER_SEGMENT_REGISTER_W_CORE_31,0,0
POWER_CONTROL_REGISTER_R_CORE_31,0,0
POWER_CONTROL_REGISTER_W_CORE_31,0,0
POWER_FLAG_REGISTER_R_CORE_31,0,0
POWER_FLAG_REGISTER_W_CORE_31,0,0
POWER_EXEC_BYPASS_CORE_31,0,0
POWER_LOAD_BYPASS_CORE_31,0,0
POWER_PIPELINE_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_CORE_31,0,0
POWER_L2CACHE_WB_BUF_W_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_R_CORE_31,0,0
POWER_L2CACHE_R_CORE_31,0,0
POWER_DCACHE_W_CORE_31,0,0
POWER_L2CACHE_W_CORE_31,0,0
POWER_DCACHE_R_TAG_CORE_31,0,0
POWER_L2CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_R_CORE_31,0,0
POWER_CONST_CACHE_W_CORE_31,0,0
POWER_CONST_CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_W_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_R_CORE_31,0,0
POWER_TEXTURE_CACHE_W_CORE_31,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_31,0,0
POWER_SHARED_MEM_R_CORE_31,0,0
POWER_SHARED_MEM_W_CORE_31,0,0
POWER_SHARED_MEM_R_TAG_CORE_31,0,0
POWER_SHARED_MEM_W_TAG_CORE_31,0,0
POWER_BLOCK_STATES_R_CORE_32,0,0
POWER_BLOCK_STATES_W_CORE_32,0,0
POWER_FETCH_QUEUE_R_CORE_32,0,0
POWER_FETCH_QUEUE_W_CORE_32,0,0
POWER_INST_QUEUE_R_CORE_32,0,0
POWER_INST_QUEUE_W_CORE_32,0,0
POWER_BR_PRED_R_CORE_32,0,0
POWER_BR_PRED_W_CORE_32,0,0
POWER_RAS_R_CORE_32,0,0
POWER_RAS_W_CORE_32,0,0
POWER_ICACHE_R_CORE_32,0,0
POWER_ICACHE_W_CORE_32,0,0
POWER_ICACHE_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_ICACHE_TOT_ACC_CORE_32,0,0
POWER_ICACHE_CONF_CORE_32,0,0
POWER_INST_DECODER_R_CORE_32,0,0
POWER_INST_DECODER_W_CORE_32,0,0
POWER_MICRO_OP_SEQ_R_CORE_32,0,0
POWER_MICRO_OP_SEQ_W_CORE_32,0,0
POWER_OPERAND_DECODER_R_CORE_32,0,0
POWER_OPERAND_DECODER_W_CORE_32,0,0
POWER_UOP_QUEUE_R_CORE_32,0,0
POWER_UOP_QUEUE_W_CORE_32,0,0
POWER_REG_RENAMING_TABLE_R_CORE_32,0,0
POWER_REG_RENAMING_TABLE_W_CORE_32,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_32,0,0
POWER_FREELIST_R_CORE_32,0,0
POWER_FREELIST_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_CORE_32,0,0
POWER_RESERVATION_STATION_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_32,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_32,0,0
POWER_PAYLOAD_RAM_R_CORE_32,0,0
POWER_PAYLOAD_RAM_W_CORE_32,0,0
POWER_EX_ALU_R_CORE_32,0,0
POWER_EX_FPU_R_CORE_32,0,0
POWER_EX_MUL_R_CORE_32,0,0
POWER_EX_SFU_R_CORE_32,0,0
POWER_REORDER_BUF_R_CORE_32,0,0
POWER_REORDER_BUF_W_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_32,0,0
POWER_FP_RENAME_R_CORE_32,0,0
POWER_FP_RENAME_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_CORE_32,0,0
POWER_LOAD_QUEUE_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_32,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_32,0,0
POWER_STORE_QUEUE_R_CORE_32,0,0
POWER_STORE_QUEUE_W_CORE_32,0,0
POWER_STORE_QUEUE_R_TAG_CORE_32,0,0
POWER_STORE_QUEUE_W_TAG_CORE_32,0,0
POWER_DATA_TLB_R_CORE_32,0,0
POWER_DATA_TLB_W_CORE_32,0,0
POWER_DATA_TLB_R_TAG_CORE_32,0,0
POWER_DATA_TLB_W_TAG_CORE_32,0,0
POWER_INT_REGFILE_R_CORE_32,0,0
POWER_INT_REGFILE_W_CORE_32,0,0
POWER_FP_REGFILE_R_CORE_32,0,0
POWER_FP_REGFILE_W_CORE_32,0,0
POWER_GP_REGISTER_R_CORE_32,0,0
POWER_GP_REGISTER_W_CORE_32,0,0
POWER_FP_REGISTER_R_CORE_32,0,0
POWER_FP_REGISTER_W_CORE_32,0,0
POWER_SEGMENT_REGISTER_R_CORE_32,0,0
POWER_SEGMENT_REGISTER_W_CORE_32,0,0
POWER_CONTROL_REGISTER_R_CORE_32,0,0
POWER_CONTROL_REGISTER_W_CORE_32,0,0
POWER_FLAG_REGISTER_R_CORE_32,0,0
POWER_FLAG_REGISTER_W_CORE_32,0,0
POWER_EXEC_BYPASS_CORE_32,0,0
POWER_LOAD_BYPASS_CORE_32,0,0
POWER_PIPELINE_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_CORE_32,0,0
POWER_L2CACHE_WB_BUF_W_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_R_CORE_32,0,0
POWER_L2CACHE_R_CORE_32,0,0
POWER_DCACHE_W_CORE_32,0,0
POWER_L2CACHE_W_CORE_32,0,0
POWER_DCACHE_R_TAG_CORE_32,0,0
POWER_L2CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_R_CORE_32,0,0
POWER_CONST_CACHE_W_CORE_32,0,0
POWER_CONST_CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_W_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_R_CORE_32,0,0
POWER_TEXTURE_CACHE_W_CORE_32,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_32,0,0
POWER_SHARED_MEM_R_CORE_32,0,0
POWER_SHARED_MEM_W_CORE_32,0,0
POWER_SHARED_MEM_R_TAG_CORE_32,0,0
POWER_SHARED_MEM_W_TAG_CORE_32,0,0
POWER_BLOCK_STATES_R_CORE_33,0,0
POWER_BLOCK_STATES_W_CORE_33,0,0
POWER_FETCH_QUEUE_R_CORE_33,0,0
POWER_FETCH_QUEUE_W_CORE_33,0,0
POWER_INST_QUEUE_R_CORE_33,0,0
POWER_INST_QUEUE_W_CORE_33,0,0
POWER_BR_PRED_R_CORE_33,0,0
POWER_BR_PRED_W_CORE_33,0,0
POWER_RAS_R_CORE_33,0,0
POWER_RAS_W_CORE_33,0,0
POWER_ICACHE_R_CORE_33,0,0
POWER_ICACHE_W_CORE_33,0,0
POWER_ICACHE_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_ICACHE_TOT_ACC_CORE_33,0,0
POWER_ICACHE_CONF_CORE_33,0,0
POWER_INST_DECODER_R_CORE_33,0,0
POWER_INST_DECODER_W_CORE_33,0,0
POWER_MICRO_OP_SEQ_R_CORE_33,0,0
POWER_MICRO_OP_SEQ_W_CORE_33,0,0
POWER_OPERAND_DECODER_R_CORE_33,0,0
POWER_OPERAND_DECODER_W_CORE_33,0,0
POWER_UOP_QUEUE_R_CORE_33,0,0
POWER_UOP_QUEUE_W_CORE_33,0,0
POWER_REG_RENAMING_TABLE_R_CORE_33,0,0
POWER_REG_RENAMING_TABLE_W_CORE_33,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_33,0,0
POWER_FREELIST_R_CORE_33,0,0
POWER_FREELIST_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_CORE_33,0,0
POWER_RESERVATION_STATION_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_33,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_33,0,0
POWER_PAYLOAD_RAM_R_CORE_33,0,0
POWER_PAYLOAD_RAM_W_CORE_33,0,0
POWER_EX_ALU_R_CORE_33,0,0
POWER_EX_FPU_R_CORE_33,0,0
POWER_EX_MUL_R_CORE_33,0,0
POWER_EX_SFU_R_CORE_33,0,0
POWER_REORDER_BUF_R_CORE_33,0,0
POWER_REORDER_BUF_W_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_33,0,0
POWER_FP_RENAME_R_CORE_33,0,0
POWER_FP_RENAME_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_CORE_33,0,0
POWER_LOAD_QUEUE_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_33,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_33,0,0
POWER_STORE_QUEUE_R_CORE_33,0,0
POWER_STORE_QUEUE_W_CORE_33,0,0
POWER_STORE_QUEUE_R_TAG_CORE_33,0,0
POWER_STORE_QUEUE_W_TAG_CORE_33,0,0
POWER_DATA_TLB_R_CORE_33,0,0
POWER_DATA_TLB_W_CORE_33,0,0
POWER_DATA_TLB_R_TAG_CORE_33,0,0
POWER_DATA_TLB_W_TAG_CORE_33,0,0
POWER_INT_REGFILE_R_CORE_33,0,0
POWER_INT_REGFILE_W_CORE_33,0,0
POWER_FP_REGFILE_R_CORE_33,0,0
POWER_FP_REGFILE_W_CORE_33,0,0
POWER_GP_REGISTER_R_CORE_33,0,0
POWER_GP_REGISTER_W_CORE_33,0,0
POWER_FP_REGISTER_R_CORE_33,0,0
POWER_FP_REGISTER_W_CORE_33,0,0
POWER_SEGMENT_REGISTER_R_CORE_33,0,0
POWER_SEGMENT_REGISTER_W_CORE_33,0,0
POWER_CONTROL_REGISTER_R_CORE_33,0,0
POWER_CONTROL_REGISTER_W_CORE_33,0,0
POWER_FLAG_REGISTER_R_CORE_33,0,0
POWER_FLAG_REGISTER_W_CORE_33,0,0
POWER_EXEC_BYPASS_CORE_33,0,0
POWER_LOAD_BYPASS_CORE_33,0,0
POWER_PIPELINE_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_CORE_33,0,0
POWER_L2CACHE_WB_BUF_W_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_R_CORE_33,0,0
POWER_L2CACHE_R_CORE_33,0,0
POWER_DCACHE_W_CORE_33,0,0
POWER_L2CACHE_W_CORE_33,0,0
POWER_DCACHE_R_TAG_CORE_33,0,0
POWER_L2CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_R_CORE_33,0,0
POWER_CONST_CACHE_W_CORE_33,0,0
POWER_CONST_CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_W_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_R_CORE_33,0,0
POWER_TEXTURE_CACHE_W_CORE_33,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_33,0,0
POWER_SHARED_MEM_R_CORE_33,0,0
POWER_SHARED_MEM_W_CORE_33,0,0
POWER_SHARED_MEM_R_TAG_CORE_33,0,0
POWER_SHARED_MEM_W_TAG_CORE_33,0,0
POWER_BLOCK_STATES_R_CORE_34,0,0
POWER_BLOCK_STATES_W_CORE_34,0,0
POWER_FETCH_QUEUE_R_CORE_34,0,0
POWER_FETCH_QUEUE_W_CORE_34,0,0
POWER_INST_QUEUE_R_CORE_34,0,0
POWER_INST_QUEUE_W_CORE_34,0,0
POWER_BR_PRED_R_CORE_34,0,0
POWER_BR_PRED_W_CORE_34,0,0
POWER_RAS_R_CORE_34,0,0
POWER_RAS_W_CORE_34,0,0
POWER_ICACHE_R_CORE_34,0,0
POWER_ICACHE_W_CORE_34,0,0
POWER_ICACHE_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_ICACHE_TOT_ACC_CORE_34,0,0
POWER_ICACHE_CONF_CORE_34,0,0
POWER_INST_DECODER_R_CORE_34,0,0
POWER_INST_DECODER_W_CORE_34,0,0
POWER_MICRO_OP_SEQ_R_CORE_34,0,0
POWER_MICRO_OP_SEQ_W_CORE_34,0,0
POWER_OPERAND_DECODER_R_CORE_34,0,0
POWER_OPERAND_DECODER_W_CORE_34,0,0
POWER_UOP_QUEUE_R_CORE_34,0,0
POWER_UOP_QUEUE_W_CORE_34,0,0
POWER_REG_RENAMING_TABLE_R_CORE_34,0,0
POWER_REG_RENAMING_TABLE_W_CORE_34,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_34,0,0
POWER_FREELIST_R_CORE_34,0,0
POWER_FREELIST_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_CORE_34,0,0
POWER_RESERVATION_STATION_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_34,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_34,0,0
POWER_PAYLOAD_RAM_R_CORE_34,0,0
POWER_PAYLOAD_RAM_W_CORE_34,0,0
POWER_EX_ALU_R_CORE_34,0,0
POWER_EX_FPU_R_CORE_34,0,0
POWER_EX_MUL_R_CORE_34,0,0
POWER_EX_SFU_R_CORE_34,0,0
POWER_REORDER_BUF_R_CORE_34,0,0
POWER_REORDER_BUF_W_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_34,0,0
POWER_FP_RENAME_R_CORE_34,0,0
POWER_FP_RENAME_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_CORE_34,0,0
POWER_LOAD_QUEUE_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_34,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_34,0,0
POWER_STORE_QUEUE_R_CORE_34,0,0
POWER_STORE_QUEUE_W_CORE_34,0,0
POWER_STORE_QUEUE_R_TAG_CORE_34,0,0
POWER_STORE_QUEUE_W_TAG_CORE_34,0,0
POWER_DATA_TLB_R_CORE_34,0,0
POWER_DATA_TLB_W_CORE_34,0,0
POWER_DATA_TLB_R_TAG_CORE_34,0,0
POWER_DATA_TLB_W_TAG_CORE_34,0,0
POWER_INT_REGFILE_R_CORE_34,0,0
POWER_INT_REGFILE_W_CORE_34,0,0
POWER_FP_REGFILE_R_CORE_34,0,0
POWER_FP_REGFILE_W_CORE_34,0,0
POWER_GP_REGISTER_R_CORE_34,0,0
POWER_GP_REGISTER_W_CORE_34,0,0
POWER_FP_REGISTER_R_CORE_34,0,0
POWER_FP_REGISTER_W_CORE_34,0,0
POWER_SEGMENT_REGISTER_R_CORE_34,0,0
POWER_SEGMENT_REGISTER_W_CORE_34,0,0
POWER_CONTROL_REGISTER_R_CORE_34,0,0
POWER_CONTROL_REGISTER_W_CORE_34,0,0
POWER_FLAG_REGISTER_R_CORE_34,0,0
POWER_FLAG_REGISTER_W_CORE_34,0,0
POWER_EXEC_BYPASS_CORE_34,0,0
POWER_LOAD_BYPASS_CORE_34,0,0
POWER_PIPELINE_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_CORE_34,0,0
POWER_L2CACHE_WB_BUF_W_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_R_CORE_34,0,0
POWER_L2CACHE_R_CORE_34,0,0
POWER_DCACHE_W_CORE_34,0,0
POWER_L2CACHE_W_CORE_34,0,0
POWER_DCACHE_R_TAG_CORE_34,0,0
POWER_L2CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_R_CORE_34,0,0
POWER_CONST_CACHE_W_CORE_34,0,0
POWER_CONST_CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_W_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_R_CORE_34,0,0
POWER_TEXTURE_CACHE_W_CORE_34,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_34,0,0
POWER_SHARED_MEM_R_CORE_34,0,0
POWER_SHARED_MEM_W_CORE_34,0,0
POWER_SHARED_MEM_R_TAG_CORE_34,0,0
POWER_SHARED_MEM_W_TAG_CORE_34,0,0
POWER_BLOCK_STATES_R_CORE_35,0,0
POWER_BLOCK_STATES_W_CORE_35,0,0
POWER_FETCH_QUEUE_R_CORE_35,0,0
POWER_FETCH_QUEUE_W_CORE_35,0,0
POWER_INST_QUEUE_R_CORE_35,0,0
POWER_INST_QUEUE_W_CORE_35,0,0
POWER_BR_PRED_R_CORE_35,0,0
POWER_BR_PRED_W_CORE_35,0,0
POWER_RAS_R_CORE_35,0,0
POWER_RAS_W_CORE_35,0,0
POWER_ICACHE_R_CORE_35,0,0
POWER_ICACHE_W_CORE_35,0,0
POWER_ICACHE_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_ICACHE_TOT_ACC_CORE_35,0,0
POWER_ICACHE_CONF_CORE_35,0,0
POWER_INST_DECODER_R_CORE_35,0,0
POWER_INST_DECODER_W_CORE_35,0,0
POWER_MICRO_OP_SEQ_R_CORE_35,0,0
POWER_MICRO_OP_SEQ_W_CORE_35,0,0
POWER_OPERAND_DECODER_R_CORE_35,0,0
POWER_OPERAND_DECODER_W_CORE_35,0,0
POWER_UOP_QUEUE_R_CORE_35,0,0
POWER_UOP_QUEUE_W_CORE_35,0,0
POWER_REG_RENAMING_TABLE_R_CORE_35,0,0
POWER_REG_RENAMING_TABLE_W_CORE_35,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_35,0,0
POWER_FREELIST_R_CORE_35,0,0
POWER_FREELIST_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_CORE_35,0,0
POWER_RESERVATION_STATION_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_35,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_35,0,0
POWER_PAYLOAD_RAM_R_CORE_35,0,0
POWER_PAYLOAD_RAM_W_CORE_35,0,0
POWER_EX_ALU_R_CORE_35,0,0
POWER_EX_FPU_R_CORE_35,0,0
POWER_EX_MUL_R_CORE_35,0,0
POWER_EX_SFU_R_CORE_35,0,0
POWER_REORDER_BUF_R_CORE_35,0,0
POWER_REORDER_BUF_W_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_35,0,0
POWER_FP_RENAME_R_CORE_35,0,0
POWER_FP_RENAME_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_CORE_35,0,0
POWER_LOAD_QUEUE_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_35,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_35,0,0
POWER_STORE_QUEUE_R_CORE_35,0,0
POWER_STORE_QUEUE_W_CORE_35,0,0
POWER_STORE_QUEUE_R_TAG_CORE_35,0,0
POWER_STORE_QUEUE_W_TAG_CORE_35,0,0
POWER_DATA_TLB_R_CORE_35,0,0
POWER_DATA_TLB_W_CORE_35,0,0
POWER_DATA_TLB_R_TAG_CORE_35,0,0
POWER_DATA_TLB_W_TAG_CORE_35,0,0
POWER_INT_REGFILE_R_CORE_35,0,0
POWER_INT_REGFILE_W_CORE_35,0,0
POWER_FP_REGFILE_R_CORE_35,0,0
POWER_FP_REGFILE_W_CORE_35,0,0
POWER_GP_REGISTER_R_CORE_35,0,0
POWER_GP_REGISTER_W_CORE_35,0,0
POWER_FP_REGISTER_R_CORE_35,0,0
POWER_FP_REGISTER_W_CORE_35,0,0
POWER_SEGMENT_REGISTER_R_CORE_35,0,0
POWER_SEGMENT_REGISTER_W_CORE_35,0,0
POWER_CONTROL_REGISTER_R_CORE_35,0,0
POWER_CONTROL_REGISTER_W_CORE_35,0,0
POWER_FLAG_REGISTER_R_CORE_35,0,0
POWER_FLAG_REGISTER_W_CORE_35,0,0
POWER_EXEC_BYPASS_CORE_35,0,0
POWER_LOAD_BYPASS_CORE_35,0,0
POWER_PIPELINE_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_CORE_35,0,0
POWER_L2CACHE_WB_BUF_W_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_R_CORE_35,0,0
POWER_L2CACHE_R_CORE_35,0,0
POWER_DCACHE_W_CORE_35,0,0
POWER_L2CACHE_W_CORE_35,0,0
POWER_DCACHE_R_TAG_CORE_35,0,0
POWER_L2CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_R_CORE_35,0,0
POWER_CONST_CACHE_W_CORE_35,0,0
POWER_CONST_CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_W_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_R_CORE_35,0,0
POWER_TEXTURE_CACHE_W_CORE_35,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_35,0,0
POWER_SHARED_MEM_R_CORE_35,0,0
POWER_SHARED_MEM_W_CORE_35,0,0
POWER_SHARED_MEM_R_TAG_CORE_35,0,0
POWER_SHARED_MEM_W_TAG_CORE_35,0,0
POWER_BLOCK_STATES_R_CORE_36,0,0
POWER_BLOCK_STATES_W_CORE_36,0,0
POWER_FETCH_QUEUE_R_CORE_36,0,0
POWER_FETCH_QUEUE_W_CORE_36,0,0
POWER_INST_QUEUE_R_CORE_36,0,0
POWER_INST_QUEUE_W_CORE_36,0,0
POWER_BR_PRED_R_CORE_36,0,0
POWER_BR_PRED_W_CORE_36,0,0
POWER_RAS_R_CORE_36,0,0
POWER_RAS_W_CORE_36,0,0
POWER_ICACHE_R_CORE_36,0,0
POWER_ICACHE_W_CORE_36,0,0
POWER_ICACHE_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_ICACHE_TOT_ACC_CORE_36,0,0
POWER_ICACHE_CONF_CORE_36,0,0
POWER_INST_DECODER_R_CORE_36,0,0
POWER_INST_DECODER_W_CORE_36,0,0
POWER_MICRO_OP_SEQ_R_CORE_36,0,0
POWER_MICRO_OP_SEQ_W_CORE_36,0,0
POWER_OPERAND_DECODER_R_CORE_36,0,0
POWER_OPERAND_DECODER_W_CORE_36,0,0
POWER_UOP_QUEUE_R_CORE_36,0,0
POWER_UOP_QUEUE_W_CORE_36,0,0
POWER_REG_RENAMING_TABLE_R_CORE_36,0,0
POWER_REG_RENAMING_TABLE_W_CORE_36,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_36,0,0
POWER_FREELIST_R_CORE_36,0,0
POWER_FREELIST_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_CORE_36,0,0
POWER_RESERVATION_STATION_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_36,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_36,0,0
POWER_PAYLOAD_RAM_R_CORE_36,0,0
POWER_PAYLOAD_RAM_W_CORE_36,0,0
POWER_EX_ALU_R_CORE_36,0,0
POWER_EX_FPU_R_CORE_36,0,0
POWER_EX_MUL_R_CORE_36,0,0
POWER_EX_SFU_R_CORE_36,0,0
POWER_REORDER_BUF_R_CORE_36,0,0
POWER_REORDER_BUF_W_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_36,0,0
POWER_FP_RENAME_R_CORE_36,0,0
POWER_FP_RENAME_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_CORE_36,0,0
POWER_LOAD_QUEUE_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_36,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_36,0,0
POWER_STORE_QUEUE_R_CORE_36,0,0
POWER_STORE_QUEUE_W_CORE_36,0,0
POWER_STORE_QUEUE_R_TAG_CORE_36,0,0
POWER_STORE_QUEUE_W_TAG_CORE_36,0,0
POWER_DATA_TLB_R_CORE_36,0,0
POWER_DATA_TLB_W_CORE_36,0,0
POWER_DATA_TLB_R_TAG_CORE_36,0,0
POWER_DATA_TLB_W_TAG_CORE_36,0,0
POWER_INT_REGFILE_R_CORE_36,0,0
POWER_INT_REGFILE_W_CORE_36,0,0
POWER_FP_REGFILE_R_CORE_36,0,0
POWER_FP_REGFILE_W_CORE_36,0,0
POWER_GP_REGISTER_R_CORE_36,0,0
POWER_GP_REGISTER_W_CORE_36,0,0
POWER_FP_REGISTER_R_CORE_36,0,0
POWER_FP_REGISTER_W_CORE_36,0,0
POWER_SEGMENT_REGISTER_R_CORE_36,0,0
POWER_SEGMENT_REGISTER_W_CORE_36,0,0
POWER_CONTROL_REGISTER_R_CORE_36,0,0
POWER_CONTROL_REGISTER_W_CORE_36,0,0
POWER_FLAG_REGISTER_R_CORE_36,0,0
POWER_FLAG_REGISTER_W_CORE_36,0,0
POWER_EXEC_BYPASS_CORE_36,0,0
POWER_LOAD_BYPASS_CORE_36,0,0
POWER_PIPELINE_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_CORE_36,0,0
POWER_L2CACHE_WB_BUF_W_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_R_CORE_36,0,0
POWER_L2CACHE_R_CORE_36,0,0
POWER_DCACHE_W_CORE_36,0,0
POWER_L2CACHE_W_CORE_36,0,0
POWER_DCACHE_R_TAG_CORE_36,0,0
POWER_L2CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_R_CORE_36,0,0
POWER_CONST_CACHE_W_CORE_36,0,0
POWER_CONST_CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_W_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_R_CORE_36,0,0
POWER_TEXTURE_CACHE_W_CORE_36,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_36,0,0
POWER_SHARED_MEM_R_CORE_36,0,0
POWER_SHARED_MEM_W_CORE_36,0,0
POWER_SHARED_MEM_R_TAG_CORE_36,0,0
POWER_SHARED_MEM_W_TAG_CORE_36,0,0
POWER_BLOCK_STATES_R_CORE_37,0,0
POWER_BLOCK_STATES_W_CORE_37,0,0
POWER_FETCH_QUEUE_R_CORE_37,0,0
POWER_FETCH_QUEUE_W_CORE_37,0,0
POWER_INST_QUEUE_R_CORE_37,0,0
POWER_INST_QUEUE_W_CORE_37,0,0
POWER_BR_PRED_R_CORE_37,0,0
POWER_BR_PRED_W_CORE_37,0,0
POWER_RAS_R_CORE_37,0,0
POWER_RAS_W_CORE_37,0,0
POWER_ICACHE_R_CORE_37,0,0
POWER_ICACHE_W_CORE_37,0,0
POWER_ICACHE_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_ICACHE_TOT_ACC_CORE_37,0,0
POWER_ICACHE_CONF_CORE_37,0,0
POWER_INST_DECODER_R_CORE_37,0,0
POWER_INST_DECODER_W_CORE_37,0,0
POWER_MICRO_OP_SEQ_R_CORE_37,0,0
POWER_MICRO_OP_SEQ_W_CORE_37,0,0
POWER_OPERAND_DECODER_R_CORE_37,0,0
POWER_OPERAND_DECODER_W_CORE_37,0,0
POWER_UOP_QUEUE_R_CORE_37,0,0
POWER_UOP_QUEUE_W_CORE_37,0,0
POWER_REG_RENAMING_TABLE_R_CORE_37,0,0
POWER_REG_RENAMING_TABLE_W_CORE_37,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_37,0,0
POWER_FREELIST_R_CORE_37,0,0
POWER_FREELIST_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_CORE_37,0,0
POWER_RESERVATION_STATION_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_37,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_37,0,0
POWER_PAYLOAD_RAM_R_CORE_37,0,0
POWER_PAYLOAD_RAM_W_CORE_37,0,0
POWER_EX_ALU_R_CORE_37,0,0
POWER_EX_FPU_R_CORE_37,0,0
POWER_EX_MUL_R_CORE_37,0,0
POWER_EX_SFU_R_CORE_37,0,0
POWER_REORDER_BUF_R_CORE_37,0,0
POWER_REORDER_BUF_W_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_37,0,0
POWER_FP_RENAME_R_CORE_37,0,0
POWER_FP_RENAME_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_CORE_37,0,0
POWER_LOAD_QUEUE_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_37,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_37,0,0
POWER_STORE_QUEUE_R_CORE_37,0,0
POWER_STORE_QUEUE_W_CORE_37,0,0
POWER_STORE_QUEUE_R_TAG_CORE_37,0,0
POWER_STORE_QUEUE_W_TAG_CORE_37,0,0
POWER_DATA_TLB_R_CORE_37,0,0
POWER_DATA_TLB_W_CORE_37,0,0
POWER_DATA_TLB_R_TAG_CORE_37,0,0
POWER_DATA_TLB_W_TAG_CORE_37,0,0
POWER_INT_REGFILE_R_CORE_37,0,0
POWER_INT_REGFILE_W_CORE_37,0,0
POWER_FP_REGFILE_R_CORE_37,0,0
POWER_FP_REGFILE_W_CORE_37,0,0
POWER_GP_REGISTER_R_CORE_37,0,0
POWER_GP_REGISTER_W_CORE_37,0,0
POWER_FP_REGISTER_R_CORE_37,0,0
POWER_FP_REGISTER_W_CORE_37,0,0
POWER_SEGMENT_REGISTER_R_CORE_37,0,0
POWER_SEGMENT_REGISTER_W_CORE_37,0,0
POWER_CONTROL_REGISTER_R_CORE_37,0,0
POWER_CONTROL_REGISTER_W_CORE_37,0,0
POWER_FLAG_REGISTER_R_CORE_37,0,0
POWER_FLAG_REGISTER_W_CORE_37,0,0
POWER_EXEC_BYPASS_CORE_37,0,0
POWER_LOAD_BYPASS_CORE_37,0,0
POWER_PIPELINE_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_CORE_37,0,0
POWER_L2CACHE_WB_BUF_W_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_R_CORE_37,0,0
POWER_L2CACHE_R_CORE_37,0,0
POWER_DCACHE_W_CORE_37,0,0
POWER_L2CACHE_W_CORE_37,0,0
POWER_DCACHE_R_TAG_CORE_37,0,0
POWER_L2CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_R_CORE_37,0,0
POWER_CONST_CACHE_W_CORE_37,0,0
POWER_CONST_CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_W_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_R_CORE_37,0,0
POWER_TEXTURE_CACHE_W_CORE_37,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_37,0,0
POWER_SHARED_MEM_R_CORE_37,0,0
POWER_SHARED_MEM_W_CORE_37,0,0
POWER_SHARED_MEM_R_TAG_CORE_37,0,0
POWER_SHARED_MEM_W_TAG_CORE_37,0,0
POWER_BLOCK_STATES_R_CORE_38,0,0
POWER_BLOCK_STATES_W_CORE_38,0,0
POWER_FETCH_QUEUE_R_CORE_38,0,0
POWER_FETCH_QUEUE_W_CORE_38,0,0
POWER_INST_QUEUE_R_CORE_38,0,0
POWER_INST_QUEUE_W_CORE_38,0,0
POWER_BR_PRED_R_CORE_38,0,0
POWER_BR_PRED_W_CORE_38,0,0
POWER_RAS_R_CORE_38,0,0
POWER_RAS_W_CORE_38,0,0
POWER_ICACHE_R_CORE_38,0,0
POWER_ICACHE_W_CORE_38,0,0
POWER_ICACHE_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_ICACHE_TOT_ACC_CORE_38,0,0
POWER_ICACHE_CONF_CORE_38,0,0
POWER_INST_DECODER_R_CORE_38,0,0
POWER_INST_DECODER_W_CORE_38,0,0
POWER_MICRO_OP_SEQ_R_CORE_38,0,0
POWER_MICRO_OP_SEQ_W_CORE_38,0,0
POWER_OPERAND_DECODER_R_CORE_38,0,0
POWER_OPERAND_DECODER_W_CORE_38,0,0
POWER_UOP_QUEUE_R_CORE_38,0,0
POWER_UOP_QUEUE_W_CORE_38,0,0
POWER_REG_RENAMING_TABLE_R_CORE_38,0,0
POWER_REG_RENAMING_TABLE_W_CORE_38,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_38,0,0
POWER_FREELIST_R_CORE_38,0,0
POWER_FREELIST_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_CORE_38,0,0
POWER_RESERVATION_STATION_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_38,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_38,0,0
POWER_PAYLOAD_RAM_R_CORE_38,0,0
POWER_PAYLOAD_RAM_W_CORE_38,0,0
POWER_EX_ALU_R_CORE_38,0,0
POWER_EX_FPU_R_CORE_38,0,0
POWER_EX_MUL_R_CORE_38,0,0
POWER_EX_SFU_R_CORE_38,0,0
POWER_REORDER_BUF_R_CORE_38,0,0
POWER_REORDER_BUF_W_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_38,0,0
POWER_FP_RENAME_R_CORE_38,0,0
POWER_FP_RENAME_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_CORE_38,0,0
POWER_LOAD_QUEUE_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_38,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_38,0,0
POWER_STORE_QUEUE_R_CORE_38,0,0
POWER_STORE_QUEUE_W_CORE_38,0,0
POWER_STORE_QUEUE_R_TAG_CORE_38,0,0
POWER_STORE_QUEUE_W_TAG_CORE_38,0,0
POWER_DATA_TLB_R_CORE_38,0,0
POWER_DATA_TLB_W_CORE_38,0,0
POWER_DATA_TLB_R_TAG_CORE_38,0,0
POWER_DATA_TLB_W_TAG_CORE_38,0,0
POWER_INT_REGFILE_R_CORE_38,0,0
POWER_INT_REGFILE_W_CORE_38,0,0
POWER_FP_REGFILE_R_CORE_38,0,0
POWER_FP_REGFILE_W_CORE_38,0,0
POWER_GP_REGISTER_R_CORE_38,0,0
POWER_GP_REGISTER_W_CORE_38,0,0
POWER_FP_REGISTER_R_CORE_38,0,0
POWER_FP_REGISTER_W_CORE_38,0,0
POWER_SEGMENT_REGISTER_R_CORE_38,0,0
POWER_SEGMENT_REGISTER_W_CORE_38,0,0
POWER_CONTROL_REGISTER_R_CORE_38,0,0
POWER_CONTROL_REGISTER_W_CORE_38,0,0
POWER_FLAG_REGISTER_R_CORE_38,0,0
POWER_FLAG_REGISTER_W_CORE_38,0,0
POWER_EXEC_BYPASS_CORE_38,0,0
POWER_LOAD_BYPASS_CORE_38,0,0
POWER_PIPELINE_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_CORE_38,0,0
POWER_L2CACHE_WB_BUF_W_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_R_CORE_38,0,0
POWER_L2CACHE_R_CORE_38,0,0
POWER_DCACHE_W_CORE_38,0,0
POWER_L2CACHE_W_CORE_38,0,0
POWER_DCACHE_R_TAG_CORE_38,0,0
POWER_L2CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_R_CORE_38,0,0
POWER_CONST_CACHE_W_CORE_38,0,0
POWER_CONST_CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_W_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_R_CORE_38,0,0
POWER_TEXTURE_CACHE_W_CORE_38,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_38,0,0
POWER_SHARED_MEM_R_CORE_38,0,0
POWER_SHARED_MEM_W_CORE_38,0,0
POWER_SHARED_MEM_R_TAG_CORE_38,0,0
POWER_SHARED_MEM_W_TAG_CORE_38,0,0
POWER_BLOCK_STATES_R_CORE_39,0,0
POWER_BLOCK_STATES_W_CORE_39,0,0
POWER_FETCH_QUEUE_R_CORE_39,0,0
POWER_FETCH_QUEUE_W_CORE_39,0,0
POWER_INST_QUEUE_R_CORE_39,0,0
POWER_INST_QUEUE_W_CORE_39,0,0
POWER_BR_PRED_R_CORE_39,0,0
POWER_BR_PRED_W_CORE_39,0,0
POWER_RAS_R_CORE_39,0,0
POWER_RAS_W_CORE_39,0,0
POWER_ICACHE_R_CORE_39,0,0
POWER_ICACHE_W_CORE_39,0,0
POWER_ICACHE_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_ICACHE_TOT_ACC_CORE_39,0,0
POWER_ICACHE_CONF_CORE_39,0,0
POWER_INST_DECODER_R_CORE_39,0,0
POWER_INST_DECODER_W_CORE_39,0,0
POWER_MICRO_OP_SEQ_R_CORE_39,0,0
POWER_MICRO_OP_SEQ_W_CORE_39,0,0
POWER_OPERAND_DECODER_R_CORE_39,0,0
POWER_OPERAND_DECODER_W_CORE_39,0,0
POWER_UOP_QUEUE_R_CORE_39,0,0
POWER_UOP_QUEUE_W_CORE_39,0,0
POWER_REG_RENAMING_TABLE_R_CORE_39,0,0
POWER_REG_RENAMING_TABLE_W_CORE_39,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_39,0,0
POWER_FREELIST_R_CORE_39,0,0
POWER_FREELIST_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_CORE_39,0,0
POWER_RESERVATION_STATION_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_39,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_39,0,0
POWER_PAYLOAD_RAM_R_CORE_39,0,0
POWER_PAYLOAD_RAM_W_CORE_39,0,0
POWER_EX_ALU_R_CORE_39,0,0
POWER_EX_FPU_R_CORE_39,0,0
POWER_EX_MUL_R_CORE_39,0,0
POWER_EX_SFU_R_CORE_39,0,0
POWER_REORDER_BUF_R_CORE_39,0,0
POWER_REORDER_BUF_W_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_39,0,0
POWER_FP_RENAME_R_CORE_39,0,0
POWER_FP_RENAME_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_CORE_39,0,0
POWER_LOAD_QUEUE_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_39,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_39,0,0
POWER_STORE_QUEUE_R_CORE_39,0,0
POWER_STORE_QUEUE_W_CORE_39,0,0
POWER_STORE_QUEUE_R_TAG_CORE_39,0,0
POWER_STORE_QUEUE_W_TAG_CORE_39,0,0
POWER_DATA_TLB_R_CORE_39,0,0
POWER_DATA_TLB_W_CORE_39,0,0
POWER_DATA_TLB_R_TAG_CORE_39,0,0
POWER_DATA_TLB_W_TAG_CORE_39,0,0
POWER_INT_REGFILE_R_CORE_39,0,0
POWER_INT_REGFILE_W_CORE_39,0,0
POWER_FP_REGFILE_R_CORE_39,0,0
POWER_FP_REGFILE_W_CORE_39,0,0
POWER_GP_REGISTER_R_CORE_39,0,0
POWER_GP_REGISTER_W_CORE_39,0,0
POWER_FP_REGISTER_R_CORE_39,0,0
POWER_FP_REGISTER_W_CORE_39,0,0
POWER_SEGMENT_REGISTER_R_CORE_39,0,0
POWER_SEGMENT_REGISTER_W_CORE_39,0,0
POWER_CONTROL_REGISTER_R_CORE_39,0,0
POWER_CONTROL_REGISTER_W_CORE_39,0,0
POWER_FLAG_REGISTER_R_CORE_39,0,0
POWER_FLAG_REGISTER_W_CORE_39,0,0
POWER_EXEC_BYPASS_CORE_39,0,0
POWER_LOAD_BYPASS_CORE_39,0,0
POWER_PIPELINE_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_CORE_39,0,0
POWER_L2CACHE_WB_BUF_W_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_R_CORE_39,0,0
POWER_L2CACHE_R_CORE_39,0,0
POWER_DCACHE_W_CORE_39,0,0
POWER_L2CACHE_W_CORE_39,0,0
POWER_DCACHE_R_TAG_CORE_39,0,0
POWER_L2CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_R_CORE_39,0,0
POWER_CONST_CACHE_W_CORE_39,0,0
POWER_CONST_CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_W_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_R_CORE_39,0,0
POWER_TEXTURE_CACHE_W_CORE_39,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_39,0,0
POWER_SHARED_MEM_R_CORE_39,0,0
POWER_SHARED_MEM_W_CORE_39,0,0
POWER_SHARED_MEM_R_TAG_CORE_39,0,0
POWER_SHARED_MEM_W_TAG_CORE_39,0,0
POWER_BLOCK_STATES_R_CORE_40,0,0
POWER_BLOCK_STATES_W_CORE_40,0,0
POWER_FETCH_QUEUE_R_CORE_40,0,0
POWER_FETCH_QUEUE_W_CORE_40,0,0
POWER_INST_QUEUE_R_CORE_40,0,0
POWER_INST_QUEUE_W_CORE_40,0,0
POWER_BR_PRED_R_CORE_40,0,0
POWER_BR_PRED_W_CORE_40,0,0
POWER_RAS_R_CORE_40,0,0
POWER_RAS_W_CORE_40,0,0
POWER_ICACHE_R_CORE_40,0,0
POWER_ICACHE_W_CORE_40,0,0
POWER_ICACHE_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_ICACHE_TOT_ACC_CORE_40,0,0
POWER_ICACHE_CONF_CORE_40,0,0
POWER_INST_DECODER_R_CORE_40,0,0
POWER_INST_DECODER_W_CORE_40,0,0
POWER_MICRO_OP_SEQ_R_CORE_40,0,0
POWER_MICRO_OP_SEQ_W_CORE_40,0,0
POWER_OPERAND_DECODER_R_CORE_40,0,0
POWER_OPERAND_DECODER_W_CORE_40,0,0
POWER_UOP_QUEUE_R_CORE_40,0,0
POWER_UOP_QUEUE_W_CORE_40,0,0
POWER_REG_RENAMING_TABLE_R_CORE_40,0,0
POWER_REG_RENAMING_TABLE_W_CORE_40,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_40,0,0
POWER_FREELIST_R_CORE_40,0,0
POWER_FREELIST_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_CORE_40,0,0
POWER_RESERVATION_STATION_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_40,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_40,0,0
POWER_PAYLOAD_RAM_R_CORE_40,0,0
POWER_PAYLOAD_RAM_W_CORE_40,0,0
POWER_EX_ALU_R_CORE_40,0,0
POWER_EX_FPU_R_CORE_40,0,0
POWER_EX_MUL_R_CORE_40,0,0
POWER_EX_SFU_R_CORE_40,0,0
POWER_REORDER_BUF_R_CORE_40,0,0
POWER_REORDER_BUF_W_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_40,0,0
POWER_FP_RENAME_R_CORE_40,0,0
POWER_FP_RENAME_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_CORE_40,0,0
POWER_LOAD_QUEUE_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_40,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_40,0,0
POWER_STORE_QUEUE_R_CORE_40,0,0
POWER_STORE_QUEUE_W_CORE_40,0,0
POWER_STORE_QUEUE_R_TAG_CORE_40,0,0
POWER_STORE_QUEUE_W_TAG_CORE_40,0,0
POWER_DATA_TLB_R_CORE_40,0,0
POWER_DATA_TLB_W_CORE_40,0,0
POWER_DATA_TLB_R_TAG_CORE_40,0,0
POWER_DATA_TLB_W_TAG_CORE_40,0,0
POWER_INT_REGFILE_R_CORE_40,0,0
POWER_INT_REGFILE_W_CORE_40,0,0
POWER_FP_REGFILE_R_CORE_40,0,0
POWER_FP_REGFILE_W_CORE_40,0,0
POWER_GP_REGISTER_R_CORE_40,0,0
POWER_GP_REGISTER_W_CORE_40,0,0
POWER_FP_REGISTER_R_CORE_40,0,0
POWER_FP_REGISTER_W_CORE_40,0,0
POWER_SEGMENT_REGISTER_R_CORE_40,0,0
POWER_SEGMENT_REGISTER_W_CORE_40,0,0
POWER_CONTROL_REGISTER_R_CORE_40,0,0
POWER_CONTROL_REGISTER_W_CORE_40,0,0
POWER_FLAG_REGISTER_R_CORE_40,0,0
POWER_FLAG_REGISTER_W_CORE_40,0,0
POWER_EXEC_BYPASS_CORE_40,0,0
POWER_LOAD_BYPASS_CORE_40,0,0
POWER_PIPELINE_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_CORE_40,0,0
POWER_L2CACHE_WB_BUF_W_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_R_CORE_40,0,0
POWER_L2CACHE_R_CORE_40,0,0
POWER_DCACHE_W_CORE_40,0,0
POWER_L2CACHE_W_CORE_40,0,0
POWER_DCACHE_R_TAG_CORE_40,0,0
POWER_L2CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_R_CORE_40,0,0
POWER_CONST_CACHE_W_CORE_40,0,0
POWER_CONST_CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_W_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_R_CORE_40,0,0
POWER_TEXTURE_CACHE_W_CORE_40,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_40,0,0
POWER_SHARED_MEM_R_CORE_40,0,0
POWER_SHARED_MEM_W_CORE_40,0,0
POWER_SHARED_MEM_R_TAG_CORE_40,0,0
POWER_SHARED_MEM_W_TAG_CORE_40,0,0
POWER_BLOCK_STATES_R_CORE_41,0,0
POWER_BLOCK_STATES_W_CORE_41,0,0
POWER_FETCH_QUEUE_R_CORE_41,0,0
POWER_FETCH_QUEUE_W_CORE_41,0,0
POWER_INST_QUEUE_R_CORE_41,0,0
POWER_INST_QUEUE_W_CORE_41,0,0
POWER_BR_PRED_R_CORE_41,0,0
POWER_BR_PRED_W_CORE_41,0,0
POWER_RAS_R_CORE_41,0,0
POWER_RAS_W_CORE_41,0,0
POWER_ICACHE_R_CORE_41,0,0
POWER_ICACHE_W_CORE_41,0,0
POWER_ICACHE_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_ICACHE_TOT_ACC_CORE_41,0,0
POWER_ICACHE_CONF_CORE_41,0,0
POWER_INST_DECODER_R_CORE_41,0,0
POWER_INST_DECODER_W_CORE_41,0,0
POWER_MICRO_OP_SEQ_R_CORE_41,0,0
POWER_MICRO_OP_SEQ_W_CORE_41,0,0
POWER_OPERAND_DECODER_R_CORE_41,0,0
POWER_OPERAND_DECODER_W_CORE_41,0,0
POWER_UOP_QUEUE_R_CORE_41,0,0
POWER_UOP_QUEUE_W_CORE_41,0,0
POWER_REG_RENAMING_TABLE_R_CORE_41,0,0
POWER_REG_RENAMING_TABLE_W_CORE_41,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_41,0,0
POWER_FREELIST_R_CORE_41,0,0
POWER_FREELIST_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_CORE_41,0,0
POWER_RESERVATION_STATION_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_41,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_41,0,0
POWER_PAYLOAD_RAM_R_CORE_41,0,0
POWER_PAYLOAD_RAM_W_CORE_41,0,0
POWER_EX_ALU_R_CORE_41,0,0
POWER_EX_FPU_R_CORE_41,0,0
POWER_EX_MUL_R_CORE_41,0,0
POWER_EX_SFU_R_CORE_41,0,0
POWER_REORDER_BUF_R_CORE_41,0,0
POWER_REORDER_BUF_W_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_41,0,0
POWER_FP_RENAME_R_CORE_41,0,0
POWER_FP_RENAME_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_CORE_41,0,0
POWER_LOAD_QUEUE_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_41,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_41,0,0
POWER_STORE_QUEUE_R_CORE_41,0,0
POWER_STORE_QUEUE_W_CORE_41,0,0
POWER_STORE_QUEUE_R_TAG_CORE_41,0,0
POWER_STORE_QUEUE_W_TAG_CORE_41,0,0
POWER_DATA_TLB_R_CORE_41,0,0
POWER_DATA_TLB_W_CORE_41,0,0
POWER_DATA_TLB_R_TAG_CORE_41,0,0
POWER_DATA_TLB_W_TAG_CORE_41,0,0
POWER_INT_REGFILE_R_CORE_41,0,0
POWER_INT_REGFILE_W_CORE_41,0,0
POWER_FP_REGFILE_R_CORE_41,0,0
POWER_FP_REGFILE_W_CORE_41,0,0
POWER_GP_REGISTER_R_CORE_41,0,0
POWER_GP_REGISTER_W_CORE_41,0,0
POWER_FP_REGISTER_R_CORE_41,0,0
POWER_FP_REGISTER_W_CORE_41,0,0
POWER_SEGMENT_REGISTER_R_CORE_41,0,0
POWER_SEGMENT_REGISTER_W_CORE_41,0,0
POWER_CONTROL_REGISTER_R_CORE_41,0,0
POWER_CONTROL_REGISTER_W_CORE_41,0,0
POWER_FLAG_REGISTER_R_CORE_41,0,0
POWER_FLAG_REGISTER_W_CORE_41,0,0
POWER_EXEC_BYPASS_CORE_41,0,0
POWER_LOAD_BYPASS_CORE_41,0,0
POWER_PIPELINE_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_CORE_41,0,0
POWER_L2CACHE_WB_BUF_W_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_R_CORE_41,0,0
POWER_L2CACHE_R_CORE_41,0,0
POWER_DCACHE_W_CORE_41,0,0
POWER_L2CACHE_W_CORE_41,0,0
POWER_DCACHE_R_TAG_CORE_41,0,0
POWER_L2CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_R_CORE_41,0,0
POWER_CONST_CACHE_W_CORE_41,0,0
POWER_CONST_CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_W_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_R_CORE_41,0,0
POWER_TEXTURE_CACHE_W_CORE_41,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_41,0,0
POWER_SHARED_MEM_R_CORE_41,0,0
POWER_SHARED_MEM_W_CORE_41,0,0
POWER_SHARED_MEM_R_TAG_CORE_41,0,0
POWER_SHARED_MEM_W_TAG_CORE_41,0,0
POWER_BLOCK_STATES_R_CORE_42,0,0
POWER_BLOCK_STATES_W_CORE_42,0,0
POWER_FETCH_QUEUE_R_CORE_42,0,0
POWER_FETCH_QUEUE_W_CORE_42,0,0
POWER_INST_QUEUE_R_CORE_42,0,0
POWER_INST_QUEUE_W_CORE_42,0,0
POWER_BR_PRED_R_CORE_42,0,0
POWER_BR_PRED_W_CORE_42,0,0
POWER_RAS_R_CORE_42,0,0
POWER_RAS_W_CORE_42,0,0
POWER_ICACHE_R_CORE_42,0,0
POWER_ICACHE_W_CORE_42,0,0
POWER_ICACHE_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_ICACHE_TOT_ACC_CORE_42,0,0
POWER_ICACHE_CONF_CORE_42,0,0
POWER_INST_DECODER_R_CORE_42,0,0
POWER_INST_DECODER_W_CORE_42,0,0
POWER_MICRO_OP_SEQ_R_CORE_42,0,0
POWER_MICRO_OP_SEQ_W_CORE_42,0,0
POWER_OPERAND_DECODER_R_CORE_42,0,0
POWER_OPERAND_DECODER_W_CORE_42,0,0
POWER_UOP_QUEUE_R_CORE_42,0,0
POWER_UOP_QUEUE_W_CORE_42,0,0
POWER_REG_RENAMING_TABLE_R_CORE_42,0,0
POWER_REG_RENAMING_TABLE_W_CORE_42,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_42,0,0
POWER_FREELIST_R_CORE_42,0,0
POWER_FREELIST_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_CORE_42,0,0
POWER_RESERVATION_STATION_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_42,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_42,0,0
POWER_PAYLOAD_RAM_R_CORE_42,0,0
POWER_PAYLOAD_RAM_W_CORE_42,0,0
POWER_EX_ALU_R_CORE_42,0,0
POWER_EX_FPU_R_CORE_42,0,0
POWER_EX_MUL_R_CORE_42,0,0
POWER_EX_SFU_R_CORE_42,0,0
POWER_REORDER_BUF_R_CORE_42,0,0
POWER_REORDER_BUF_W_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_42,0,0
POWER_FP_RENAME_R_CORE_42,0,0
POWER_FP_RENAME_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_CORE_42,0,0
POWER_LOAD_QUEUE_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_42,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_42,0,0
POWER_STORE_QUEUE_R_CORE_42,0,0
POWER_STORE_QUEUE_W_CORE_42,0,0
POWER_STORE_QUEUE_R_TAG_CORE_42,0,0
POWER_STORE_QUEUE_W_TAG_CORE_42,0,0
POWER_DATA_TLB_R_CORE_42,0,0
POWER_DATA_TLB_W_CORE_42,0,0
POWER_DATA_TLB_R_TAG_CORE_42,0,0
POWER_DATA_TLB_W_TAG_CORE_42,0,0
POWER_INT_REGFILE_R_CORE_42,0,0
POWER_INT_REGFILE_W_CORE_42,0,0
POWER_FP_REGFILE_R_CORE_42,0,0
POWER_FP_REGFILE_W_CORE_42,0,0
POWER_GP_REGISTER_R_CORE_42,0,0
POWER_GP_REGISTER_W_CORE_42,0,0
POWER_FP_REGISTER_R_CORE_42,0,0
POWER_FP_REGISTER_W_CORE_42,0,0
POWER_SEGMENT_REGISTER_R_CORE_42,0,0
POWER_SEGMENT_REGISTER_W_CORE_42,0,0
POWER_CONTROL_REGISTER_R_CORE_42,0,0
POWER_CONTROL_REGISTER_W_CORE_42,0,0
POWER_FLAG_REGISTER_R_CORE_42,0,0
POWER_FLAG_REGISTER_W_CORE_42,0,0
POWER_EXEC_BYPASS_CORE_42,0,0
POWER_LOAD_BYPASS_CORE_42,0,0
POWER_PIPELINE_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_CORE_42,0,0
POWER_L2CACHE_WB_BUF_W_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_R_CORE_42,0,0
POWER_L2CACHE_R_CORE_42,0,0
POWER_DCACHE_W_CORE_42,0,0
POWER_L2CACHE_W_CORE_42,0,0
POWER_DCACHE_R_TAG_CORE_42,0,0
POWER_L2CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_R_CORE_42,0,0
POWER_CONST_CACHE_W_CORE_42,0,0
POWER_CONST_CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_W_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_R_CORE_42,0,0
POWER_TEXTURE_CACHE_W_CORE_42,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_42,0,0
POWER_SHARED_MEM_R_CORE_42,0,0
POWER_SHARED_MEM_W_CORE_42,0,0
POWER_SHARED_MEM_R_TAG_CORE_42,0,0
POWER_SHARED_MEM_W_TAG_CORE_42,0,0
POWER_BLOCK_STATES_R_CORE_43,0,0
POWER_BLOCK_STATES_W_CORE_43,0,0
POWER_FETCH_QUEUE_R_CORE_43,0,0
POWER_FETCH_QUEUE_W_CORE_43,0,0
POWER_INST_QUEUE_R_CORE_43,0,0
POWER_INST_QUEUE_W_CORE_43,0,0
POWER_BR_PRED_R_CORE_43,0,0
POWER_BR_PRED_W_CORE_43,0,0
POWER_RAS_R_CORE_43,0,0
POWER_RAS_W_CORE_43,0,0
POWER_ICACHE_R_CORE_43,0,0
POWER_ICACHE_W_CORE_43,0,0
POWER_ICACHE_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_ICACHE_TOT_ACC_CORE_43,0,0
POWER_ICACHE_CONF_CORE_43,0,0
POWER_INST_DECODER_R_CORE_43,0,0
POWER_INST_DECODER_W_CORE_43,0,0
POWER_MICRO_OP_SEQ_R_CORE_43,0,0
POWER_MICRO_OP_SEQ_W_CORE_43,0,0
POWER_OPERAND_DECODER_R_CORE_43,0,0
POWER_OPERAND_DECODER_W_CORE_43,0,0
POWER_UOP_QUEUE_R_CORE_43,0,0
POWER_UOP_QUEUE_W_CORE_43,0,0
POWER_REG_RENAMING_TABLE_R_CORE_43,0,0
POWER_REG_RENAMING_TABLE_W_CORE_43,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_43,0,0
POWER_FREELIST_R_CORE_43,0,0
POWER_FREELIST_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_CORE_43,0,0
POWER_RESERVATION_STATION_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_43,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_43,0,0
POWER_PAYLOAD_RAM_R_CORE_43,0,0
POWER_PAYLOAD_RAM_W_CORE_43,0,0
POWER_EX_ALU_R_CORE_43,0,0
POWER_EX_FPU_R_CORE_43,0,0
POWER_EX_MUL_R_CORE_43,0,0
POWER_EX_SFU_R_CORE_43,0,0
POWER_REORDER_BUF_R_CORE_43,0,0
POWER_REORDER_BUF_W_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_43,0,0
POWER_FP_RENAME_R_CORE_43,0,0
POWER_FP_RENAME_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_CORE_43,0,0
POWER_LOAD_QUEUE_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_43,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_43,0,0
POWER_STORE_QUEUE_R_CORE_43,0,0
POWER_STORE_QUEUE_W_CORE_43,0,0
POWER_STORE_QUEUE_R_TAG_CORE_43,0,0
POWER_STORE_QUEUE_W_TAG_CORE_43,0,0
POWER_DATA_TLB_R_CORE_43,0,0
POWER_DATA_TLB_W_CORE_43,0,0
POWER_DATA_TLB_R_TAG_CORE_43,0,0
POWER_DATA_TLB_W_TAG_CORE_43,0,0
POWER_INT_REGFILE_R_CORE_43,0,0
POWER_INT_REGFILE_W_CORE_43,0,0
POWER_FP_REGFILE_R_CORE_43,0,0
POWER_FP_REGFILE_W_CORE_43,0,0
POWER_GP_REGISTER_R_CORE_43,0,0
POWER_GP_REGISTER_W_CORE_43,0,0
POWER_FP_REGISTER_R_CORE_43,0,0
POWER_FP_REGISTER_W_CORE_43,0,0
POWER_SEGMENT_REGISTER_R_CORE_43,0,0
POWER_SEGMENT_REGISTER_W_CORE_43,0,0
POWER_CONTROL_REGISTER_R_CORE_43,0,0
POWER_CONTROL_REGISTER_W_CORE_43,0,0
POWER_FLAG_REGISTER_R_CORE_43,0,0
POWER_FLAG_REGISTER_W_CORE_43,0,0
POWER_EXEC_BYPASS_CORE_43,0,0
POWER_LOAD_BYPASS_CORE_43,0,0
POWER_PIPELINE_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_CORE_43,0,0
POWER_L2CACHE_WB_BUF_W_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_R_CORE_43,0,0
POWER_L2CACHE_R_CORE_43,0,0
POWER_DCACHE_W_CORE_43,0,0
POWER_L2CACHE_W_CORE_43,0,0
POWER_DCACHE_R_TAG_CORE_43,0,0
POWER_L2CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_R_CORE_43,0,0
POWER_CONST_CACHE_W_CORE_43,0,0
POWER_CONST_CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_W_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_R_CORE_43,0,0
POWER_TEXTURE_CACHE_W_CORE_43,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_43,0,0
POWER_SHARED_MEM_R_CORE_43,0,0
POWER_SHARED_MEM_W_CORE_43,0,0
POWER_SHARED_MEM_R_TAG_CORE_43,0,0
POWER_SHARED_MEM_W_TAG_CORE_43,0,0
POWER_BLOCK_STATES_R_CORE_44,0,0
POWER_BLOCK_STATES_W_CORE_44,0,0
POWER_FETCH_QUEUE_R_CORE_44,0,0
POWER_FETCH_QUEUE_W_CORE_44,0,0
POWER_INST_QUEUE_R_CORE_44,0,0
POWER_INST_QUEUE_W_CORE_44,0,0
POWER_BR_PRED_R_CORE_44,0,0
POWER_BR_PRED_W_CORE_44,0,0
POWER_RAS_R_CORE_44,0,0
POWER_RAS_W_CORE_44,0,0
POWER_ICACHE_R_CORE_44,0,0
POWER_ICACHE_W_CORE_44,0,0
POWER_ICACHE_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_ICACHE_TOT_ACC_CORE_44,0,0
POWER_ICACHE_CONF_CORE_44,0,0
POWER_INST_DECODER_R_CORE_44,0,0
POWER_INST_DECODER_W_CORE_44,0,0
POWER_MICRO_OP_SEQ_R_CORE_44,0,0
POWER_MICRO_OP_SEQ_W_CORE_44,0,0
POWER_OPERAND_DECODER_R_CORE_44,0,0
POWER_OPERAND_DECODER_W_CORE_44,0,0
POWER_UOP_QUEUE_R_CORE_44,0,0
POWER_UOP_QUEUE_W_CORE_44,0,0
POWER_REG_RENAMING_TABLE_R_CORE_44,0,0
POWER_REG_RENAMING_TABLE_W_CORE_44,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_44,0,0
POWER_FREELIST_R_CORE_44,0,0
POWER_FREELIST_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_CORE_44,0,0
POWER_RESERVATION_STATION_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_44,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_44,0,0
POWER_PAYLOAD_RAM_R_CORE_44,0,0
POWER_PAYLOAD_RAM_W_CORE_44,0,0
POWER_EX_ALU_R_CORE_44,0,0
POWER_EX_FPU_R_CORE_44,0,0
POWER_EX_MUL_R_CORE_44,0,0
POWER_EX_SFU_R_CORE_44,0,0
POWER_REORDER_BUF_R_CORE_44,0,0
POWER_REORDER_BUF_W_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_44,0,0
POWER_FP_RENAME_R_CORE_44,0,0
POWER_FP_RENAME_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_CORE_44,0,0
POWER_LOAD_QUEUE_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_44,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_44,0,0
POWER_STORE_QUEUE_R_CORE_44,0,0
POWER_STORE_QUEUE_W_CORE_44,0,0
POWER_STORE_QUEUE_R_TAG_CORE_44,0,0
POWER_STORE_QUEUE_W_TAG_CORE_44,0,0
POWER_DATA_TLB_R_CORE_44,0,0
POWER_DATA_TLB_W_CORE_44,0,0
POWER_DATA_TLB_R_TAG_CORE_44,0,0
POWER_DATA_TLB_W_TAG_CORE_44,0,0
POWER_INT_REGFILE_R_CORE_44,0,0
POWER_INT_REGFILE_W_CORE_44,0,0
POWER_FP_REGFILE_R_CORE_44,0,0
POWER_FP_REGFILE_W_CORE_44,0,0
POWER_GP_REGISTER_R_CORE_44,0,0
POWER_GP_REGISTER_W_CORE_44,0,0
POWER_FP_REGISTER_R_CORE_44,0,0
POWER_FP_REGISTER_W_CORE_44,0,0
POWER_SEGMENT_REGISTER_R_CORE_44,0,0
POWER_SEGMENT_REGISTER_W_CORE_44,0,0
POWER_CONTROL_REGISTER_R_CORE_44,0,0
POWER_CONTROL_REGISTER_W_CORE_44,0,0
POWER_FLAG_REGISTER_R_CORE_44,0,0
POWER_FLAG_REGISTER_W_CORE_44,0,0
POWER_EXEC_BYPASS_CORE_44,0,0
POWER_LOAD_BYPASS_CORE_44,0,0
POWER_PIPELINE_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_CORE_44,0,0
POWER_L2CACHE_WB_BUF_W_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_R_CORE_44,0,0
POWER_L2CACHE_R_CORE_44,0,0
POWER_DCACHE_W_CORE_44,0,0
POWER_L2CACHE_W_CORE_44,0,0
POWER_DCACHE_R_TAG_CORE_44,0,0
POWER_L2CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_R_CORE_44,0,0
POWER_CONST_CACHE_W_CORE_44,0,0
POWER_CONST_CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_W_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_R_CORE_44,0,0
POWER_TEXTURE_CACHE_W_CORE_44,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_44,0,0
POWER_SHARED_MEM_R_CORE_44,0,0
POWER_SHARED_MEM_W_CORE_44,0,0
POWER_SHARED_MEM_R_TAG_CORE_44,0,0
POWER_SHARED_MEM_W_TAG_CORE_44,0,0
POWER_BLOCK_STATES_R_CORE_45,0,0
POWER_BLOCK_STATES_W_CORE_45,0,0
POWER_FETCH_QUEUE_R_CORE_45,0,0
POWER_FETCH_QUEUE_W_CORE_45,0,0
POWER_INST_QUEUE_R_CORE_45,0,0
POWER_INST_QUEUE_W_CORE_45,0,0
POWER_BR_PRED_R_CORE_45,0,0
POWER_BR_PRED_W_CORE_45,0,0
POWER_RAS_R_CORE_45,0,0
POWER_RAS_W_CORE_45,0,0
POWER_ICACHE_R_CORE_45,0,0
POWER_ICACHE_W_CORE_45,0,0
POWER_ICACHE_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_ICACHE_TOT_ACC_CORE_45,0,0
POWER_ICACHE_CONF_CORE_45,0,0
POWER_INST_DECODER_R_CORE_45,0,0
POWER_INST_DECODER_W_CORE_45,0,0
POWER_MICRO_OP_SEQ_R_CORE_45,0,0
POWER_MICRO_OP_SEQ_W_CORE_45,0,0
POWER_OPERAND_DECODER_R_CORE_45,0,0
POWER_OPERAND_DECODER_W_CORE_45,0,0
POWER_UOP_QUEUE_R_CORE_45,0,0
POWER_UOP_QUEUE_W_CORE_45,0,0
POWER_REG_RENAMING_TABLE_R_CORE_45,0,0
POWER_REG_RENAMING_TABLE_W_CORE_45,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_45,0,0
POWER_FREELIST_R_CORE_45,0,0
POWER_FREELIST_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_CORE_45,0,0
POWER_RESERVATION_STATION_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_45,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_45,0,0
POWER_PAYLOAD_RAM_R_CORE_45,0,0
POWER_PAYLOAD_RAM_W_CORE_45,0,0
POWER_EX_ALU_R_CORE_45,0,0
POWER_EX_FPU_R_CORE_45,0,0
POWER_EX_MUL_R_CORE_45,0,0
POWER_EX_SFU_R_CORE_45,0,0
POWER_REORDER_BUF_R_CORE_45,0,0
POWER_REORDER_BUF_W_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_45,0,0
POWER_FP_RENAME_R_CORE_45,0,0
POWER_FP_RENAME_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_CORE_45,0,0
POWER_LOAD_QUEUE_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_45,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_45,0,0
POWER_STORE_QUEUE_R_CORE_45,0,0
POWER_STORE_QUEUE_W_CORE_45,0,0
POWER_STORE_QUEUE_R_TAG_CORE_45,0,0
POWER_STORE_QUEUE_W_TAG_CORE_45,0,0
POWER_DATA_TLB_R_CORE_45,0,0
POWER_DATA_TLB_W_CORE_45,0,0
POWER_DATA_TLB_R_TAG_CORE_45,0,0
POWER_DATA_TLB_W_TAG_CORE_45,0,0
POWER_INT_REGFILE_R_CORE_45,0,0
POWER_INT_REGFILE_W_CORE_45,0,0
POWER_FP_REGFILE_R_CORE_45,0,0
POWER_FP_REGFILE_W_CORE_45,0,0
POWER_GP_REGISTER_R_CORE_45,0,0
POWER_GP_REGISTER_W_CORE_45,0,0
POWER_FP_REGISTER_R_CORE_45,0,0
POWER_FP_REGISTER_W_CORE_45,0,0
POWER_SEGMENT_REGISTER_R_CORE_45,0,0
POWER_SEGMENT_REGISTER_W_CORE_45,0,0
POWER_CONTROL_REGISTER_R_CORE_45,0,0
POWER_CONTROL_REGISTER_W_CORE_45,0,0
POWER_FLAG_REGISTER_R_CORE_45,0,0
POWER_FLAG_REGISTER_W_CORE_45,0,0
POWER_EXEC_BYPASS_CORE_45,0,0
POWER_LOAD_BYPASS_CORE_45,0,0
POWER_PIPELINE_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_CORE_45,0,0
POWER_L2CACHE_WB_BUF_W_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_R_CORE_45,0,0
POWER_L2CACHE_R_CORE_45,0,0
POWER_DCACHE_W_CORE_45,0,0
POWER_L2CACHE_W_CORE_45,0,0
POWER_DCACHE_R_TAG_CORE_45,0,0
POWER_L2CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_R_CORE_45,0,0
POWER_CONST_CACHE_W_CORE_45,0,0
POWER_CONST_CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_W_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_R_CORE_45,0,0
POWER_TEXTURE_CACHE_W_CORE_45,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_45,0,0
POWER_SHARED_MEM_R_CORE_45,0,0
POWER_SHARED_MEM_W_CORE_45,0,0
POWER_SHARED_MEM_R_TAG_CORE_45,0,0
POWER_SHARED_MEM_W_TAG_CORE_45,0,0
