{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79802,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79904,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0019753,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00156344,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000708818,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00156344,
	"finish__design__instance__count__class:fill_cell": 9429,
	"finish__design__instance__area__class:fill_cell": 53107.2,
	"finish__design__instance__count__class:tap_cell": 1781,
	"finish__design__instance__area__class:tap_cell": 2228.39,
	"finish__design__instance__count__class:antenna_cell": 19,
	"finish__design__instance__area__class:antenna_cell": 47.5456,
	"finish__design__instance__count__class:clock_buffer": 382,
	"finish__design__instance__area__class:clock_buffer": 8388.04,
	"finish__design__instance__count__class:timing_repair_buffer": 403,
	"finish__design__instance__area__class:timing_repair_buffer": 3544.65,
	"finish__design__instance__count__class:inverter": 166,
	"finish__design__instance__area__class:inverter": 880.845,
	"finish__design__instance__count__class:clock_inverter": 180,
	"finish__design__instance__area__class:clock_inverter": 1746.68,
	"finish__design__instance__count__class:sequential_cell": 1052,
	"finish__design__instance__area__class:sequential_cell": 31550.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 3098,
	"finish__design__instance__area__class:multi_input_combinational_cell": 34142.7,
	"finish__design__instance__count": 16510,
	"finish__design__instance__area": 135636,
	"finish__timing__setup__tns": -13.8074,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.882575,
	"finish__timing__hold__ws": 0.569062,
	"finish__clock__skew__setup": 0.251609,
	"finish__clock__skew__hold": 0.251609,
	"finish__timing__drv__max_slew_limit": 0.110713,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.10784,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 27,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0224715,
	"finish__power__switching__total": 0.00914051,
	"finish__power__leakage__total": 2.76679e-08,
	"finish__power__total": 0.0316121,
	"finish__design__io": 165,
	"finish__design__die__area": 138254,
	"finish__design__core__area": 135636,
	"finish__design__instance__count": 7081,
	"finish__design__instance__area": 82529.2,
	"finish__design__instance__count__stdcell": 7081,
	"finish__design__instance__area__stdcell": 82529.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.608459,
	"finish__design__instance__utilization__stdcell": 0.608459,
	"finish__design__rows": 135,
	"finish__design__rows:unithd": 135,
	"finish__design__sites": 108405,
	"finish__design__sites:unithd": 108405,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}