*********************************************************************************
Commit: 79ae53884f47e8e2edd120b2889ddd6e09df775f 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "[ADL] GGMS and GMS register program correction.""
  Reverting this commit to get the b721151312d605a813c199c7efc606d908824d4a commit back as this issue got fix in another commit
  This reverts commit 4aadbbb53e92e0f06f4f8f27e1cfe51401095657.
  
  (cherry picked from commit d50899dc242633e38b43037616a26e7b5ea5f0a3)
  
  Tue Aug 31 12:00:42 2021 +0530
  Original commit hash: 0c05d17b18a9c9e4bb6ca127cf619a6a356839f6
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: aa28297fa83102ebce618419ffcf3dd81031c6ab 
*********************************************************************************

[SiliconPkg]

  Revert "[TEST]: Skip TME configuration and locking"
  
  This reverts commit 766b05602a4e265797fdf767502fa7ae2793369e.
  
  Mon Aug 30 10:41:26 2021 -0700
  Original commit hash: 211b2af6bc9a8084b073a1f470569e04bc562084
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: cb6df8284f864f14f5ce2a3462c8534428b65b85 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] GGMS and GMS register program correction."
  Reverting this commit from the PB as it is giving SLE build failure.
  This reverts commit b721151312d605a813c199c7efc606d908824d4a.
  
  Adding below sync point to PB
  (cherry picked from commit d50899dc242633e38b43037616a26e7b5ea5f0a3)
  
  Mon Aug 30 18:50:22 2021 +0530
  Original commit hash: 4aadbbb53e92e0f06f4f8f27e1cfe51401095657
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3dd843f819ece94836a135837cb04b02d588eb82 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADLP]: Root port 08 wake capability.
  
  Breif description
  Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
  from the device connected to X4 pcie slot with rework enabled on board.
  
  Changes.
  1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
  2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
  3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
  4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
  Root port 08 in setup menu.
  
  Hsd-es-id: 16014540133
  Change-Id: Iefe28bdf5ef19497a17a26d0d32d817236fbc345
  Original commit hash: bacb45d81b840ee2a6255b3084d82907921c0477
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal
*********************************************************************************
Commit: 177ae2c4adacfbc059fc020b19afee4e049dc635 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014546377][ADL-P | DDR5] Enable LP Mode"
  
  Changes:
  This change is having dependency on another patch.
  Hence Reverting this change.
  
  [Impacted Area]:
  ADL-P | DDR5
  
  Register Impacted: None
  
  Change-Id: Ic06906c475cf1ff64a83594297e6a5c104abfbbc
  Original commit hash: c1337cab209e0a1da8e284728f69ced7bef63134
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 365248fa77780deb222af5c50fbc80ac23a78409 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADLP]: Root port 08 wake capability."
  
  This reverts commit 116dd379f4137389e54f4146b45a5214a1ab4ce6.
  
  Hsd-es-id: 16014540133
  Change-Id: I48c1ef52a759a2ec2fcdea36f320dee887b75214
  Original commit hash: 1d6b8c5747af465258b98b228ba5dd5e90d90fc0
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: b291e86b14cbc589caae7701df97a5eedc398090 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADLP]: Root port 08 wake capability.
  
  Breif description
  Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
  from the device connected to X4 pcie slot with rework enabled on board.
  
  Changes.
  1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
  2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
  3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
  4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
  Root port 08 in setup menu.
  5.Changed name from SdCardD3ColdDisable -> Rp08D3ColdDisable to hold generic name to disable/enable D3 cold capability on Rootport 08
  
  Hsd-es-id: 16014540133
  Change-Id: I4ed4b8a417786cd22170a58ecac3baaae914123b
  Original commit hash: 1d8666e5e2ed4d2d9931209b855810384c69fc8e
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal
*********************************************************************************
Commit: af57cf4325a9d8ee86ad4901cb7bb5032de7f064 
*********************************************************************************

[PlatformPkg]

  [ADL-P][ADL-M][Security][RPE] :Event logs are not getting generated for triggering erase actions
  
  -BiosRpeBootParameter was initialize as NULL which was breaking the RPE flow
  -Required Allocate Zeropool before passing parameter BiosRpeBootParamete instead of NULL
  
  Hsd-es-id: 16014469896
  Change-Id: Ib3b95d6948d793e2e4f007191b9399f886cb2700
  Original commit hash: 096bfdec69ff0ec855b67c0b78e2b7b95e461561
  
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 22125c652053f3a2e60cb96487e5243b6a52edcc 
*********************************************************************************

[SiliconPkg]

  [ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn
  
  [Resolution]
  -> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
  -> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
  -> Set InternalClocksOn to 0 at the end of before moving to NormalMode
  
  [Impacted Platform]
  ADL-P ADL-M DDR-5 DDR-4 LP5 LP4
  
  [Registers impacted]
  MC [ ] PHY [X] Both []
  
  Hsd-es-id: 16014537175
  Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
  Original commit hash: 932cb2f03353872a3094eef6ca5311ce144de623
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 80c840942980c5635c9fc07221dfa78a37806b61 
*********************************************************************************

[PlatformPkg], [PCH], [ASL]

  ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage
  
  Hsd-es-id: 16014513415
  Change-Id: I5430c1a59a9e218df94e6fe35c11a3ecb48a770d
  Original commit hash: 183705ca288410e6d29b5207c1a576bc1a08ea40
  
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: af33e5792fa83bc60944a996725a30f213e10209 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"
  
  Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue
  
  [Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4
  
  Register Impacted: None
  
  Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
  Original commit hash: ffa48578ebc97235bfd6ef3a64b50329996119d2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a5057b17f67d17e6ad782f4235d3f55fcc961d8d 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "[ADLS] Request to Override PCH PS_ON with any Type-C devices connected to dTBT USB port"
  
  This reverts commit 415ae780f1c2924ac8ac91d7aa7538aeb2ef566a.
  
  Hsd-es-id: 22013378293
  Change-Id: Ib3e7748eb68c962d2b612380a26fcf5b6b77e5fb
  Original commit hash: fd8651645234b2122ea443088a3736226be0b759
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/EcLessPd.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e0c342028c1a049a070309eb423e2a4b8b02e911 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage
  
  Hsd-es-id: 16014513415
  Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
  Original commit hash: 2325b0f006a02234a37d46f62376574758272ca2
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakePlatSamplePkg/PlatformPeiLib.dsc
  AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 99032494d54558ee427f2b1caea3ceb4a6a46d84 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  SyncScript: Revert override commits.
  
  Mon Aug 30 03:19:16 2021 -0700
  Original commit hash: ecfa775d36af2f8f919388f29ec13d9a036380d3
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 14 suspect commits for review 

Warnings Found:
  Commit: 79ae538    --Commit Message Contains Key Word: revert
  Commit: aa28297    --Commit Message Contains Key Word: revert
  Commit: cb6df82    --Commit Message Contains Key Word: revert
  Commit: 3dd843f    --Commit Message Contains Key Word: work around
  Commit: 3dd843f    --Commit Message Contains Key Word: internal
  Commit: 177ae2c    --Commit Message Contains Key Word: revert
  Commit: 365248f    --Commit Message Contains Key Word: revert
  Commit: b291e86    --Commit Message Contains Key Word: work around
  Commit: b291e86    --Commit Message Contains Key Word: internal
  Commit: af57cf4    --Commit Message Contains Key Word: security
  Commit: 22125c6    --Commit Message Contains Key Word: internal
  Commit: 80c8409    --Commit Message Contains Key Word: internal
  Commit: af33e57    --Commit Message Contains Key Word: revert
  Commit: a5057b1    --Commit Message Contains Key Word: revert
  Commit: e0c3420    --Commit Message Contains Key Word: internal
  Commit: 9903249    --Commit Message Contains Key Word: revert
