[2021-09-09 10:07:25,411]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 10:07:25,411]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:32,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; ".

Peak memory: 18530304 bytes

[2021-09-09 10:07:32,106]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:32,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38735872 bytes

[2021-09-09 10:07:32,463]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 10:07:32,463]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:33,318]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
	Report mapping result:
		klut_size()     :5472
		klut.num_gates():3325
		max delay       :4
		max area        :3325
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :176
		LUT fanins:3	 numbers :457
		LUT fanins:4	 numbers :2692
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 46686208 bytes

[2021-09-09 10:07:33,318]mapper_test.py:220:[INFO]: area: 3325 level: 4
[2021-09-09 12:09:35,924]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 12:09:35,924]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:43,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; ".

Peak memory: 18268160 bytes

[2021-09-09 12:09:43,059]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:43,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38907904 bytes

[2021-09-09 12:09:43,422]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 12:09:43,422]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:48,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
	Report mapping result:
		klut_size()     :5472
		klut.num_gates():3325
		max delay       :4
		max area        :3325
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :176
		LUT fanins:3	 numbers :457
		LUT fanins:4	 numbers :2692
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78622720 bytes

[2021-09-09 12:09:48,691]mapper_test.py:220:[INFO]: area: 3325 level: 4
[2021-09-09 13:39:13,371]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 13:39:13,372]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:20,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; ".

Peak memory: 18284544 bytes

[2021-09-09 13:39:20,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:20,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38871040 bytes

[2021-09-09 13:39:20,428]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 13:39:20,428]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:25,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3325
score:100
	Report mapping result:
		klut_size()     :5472
		klut.num_gates():3325
		max delay       :4
		max area        :3325
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :176
		LUT fanins:3	 numbers :457
		LUT fanins:4	 numbers :2692
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78557184 bytes

[2021-09-09 13:39:25,436]mapper_test.py:220:[INFO]: area: 3325 level: 4
[2021-09-09 15:10:37,641]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 15:10:37,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:37,642]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:37,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38633472 bytes

[2021-09-09 15:10:37,978]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 15:10:37,978]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:43,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78618624 bytes

[2021-09-09 15:10:43,581]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-09 15:39:41,780]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 15:39:41,780]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:41,781]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:42,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.02 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.11 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38903808 bytes

[2021-09-09 15:39:42,154]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 15:39:42,155]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:47,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78487552 bytes

[2021-09-09 15:39:47,779]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-09 16:17:45,223]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 16:17:45,224]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:45,224]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:45,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 39071744 bytes

[2021-09-09 16:17:45,562]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 16:17:45,562]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:51,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78532608 bytes

[2021-09-09 16:17:51,155]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-09 16:52:30,773]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 16:52:30,773]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:30,774]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:31,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.02 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38637568 bytes

[2021-09-09 16:52:31,118]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 16:52:31,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:37,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78495744 bytes

[2021-09-09 16:52:37,022]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-09 17:28:49,867]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-09 17:28:49,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:49,867]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:50,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38948864 bytes

[2021-09-09 17:28:50,203]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-09 17:28:50,203]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:55,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78532608 bytes

[2021-09-09 17:28:55,808]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-13 23:33:10,484]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-13 23:33:10,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:10,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:10,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38576128 bytes

[2021-09-13 23:33:10,795]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-13 23:33:10,795]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:15,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 58929152 bytes

[2021-09-13 23:33:15,249]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-13 23:42:57,345]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-13 23:42:57,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:57,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:57,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38703104 bytes

[2021-09-13 23:42:57,654]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-13 23:42:57,654]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:58,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 45502464 bytes

[2021-09-13 23:42:58,585]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-14 09:03:12,848]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-14 09:03:12,849]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:12,849]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:13,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38293504 bytes

[2021-09-14 09:03:13,163]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-14 09:03:13,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:18,082]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78712832 bytes

[2021-09-14 09:03:18,083]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-14 09:21:55,392]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-14 09:21:55,392]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:55,392]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:55,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38612992 bytes

[2021-09-14 09:21:55,693]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-14 09:21:55,693]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:56,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 46727168 bytes

[2021-09-14 09:21:56,625]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-15 15:36:13,299]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-15 15:36:13,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:13,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:13,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38625280 bytes

[2021-09-15 15:36:13,626]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-15 15:36:13,626]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:17,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 78454784 bytes

[2021-09-15 15:36:17,891]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-15 15:55:12,802]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-15 15:55:12,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:12,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:13,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38543360 bytes

[2021-09-15 15:55:13,082]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-15 15:55:13,082]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:13,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 19509248 bytes

[2021-09-15 15:55:13,871]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-18 14:06:39,336]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-18 14:06:39,337]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:39,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:39,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38440960 bytes

[2021-09-18 14:06:39,673]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-18 14:06:39,673]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:43,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 59592704 bytes

[2021-09-18 14:06:43,697]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-18 16:31:11,136]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-18 16:31:11,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:11,136]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:11,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38879232 bytes

[2021-09-18 16:31:11,470]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-18 16:31:11,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:15,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 66985984 bytes

[2021-09-18 16:31:15,426]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-22 09:00:28,610]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-22 09:00:28,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:28,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:28,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38543360 bytes

[2021-09-22 09:00:28,898]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-22 09:00:28,898]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:31,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 34959360 bytes

[2021-09-22 09:00:31,225]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-22 11:29:50,986]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-22 11:29:50,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:50,987]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:51,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38547456 bytes

[2021-09-22 11:29:51,266]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-22 11:29:51,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:55,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 54837248 bytes

[2021-09-22 11:29:55,247]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-23 16:49:05,214]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-23 16:49:05,214]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:05,215]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:05,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.01 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.02 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.02 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
Total time =     0.11 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38481920 bytes

[2021-09-23 16:49:05,533]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-23 16:49:05,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:09,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 41857024 bytes

[2021-09-23 16:49:09,984]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-23 17:11:56,502]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-23 17:11:56,502]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:56,502]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:56,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38539264 bytes

[2021-09-23 17:11:56,826]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-23 17:11:56,826]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:00,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 54624256 bytes

[2021-09-23 17:12:00,808]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-23 18:13:37,491]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-23 18:13:37,492]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:37,492]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:37,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38457344 bytes

[2021-09-23 18:13:37,825]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-23 18:13:37,825]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:42,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 42045440 bytes

[2021-09-23 18:13:42,166]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-27 16:40:43,133]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-27 16:40:43,134]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:43,134]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:43,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38944768 bytes

[2021-09-27 16:40:43,477]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-27 16:40:43,477]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:47,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 41484288 bytes

[2021-09-27 16:40:47,734]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-27 17:47:26,289]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-27 17:47:26,289]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:26,289]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:26,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38526976 bytes

[2021-09-27 17:47:26,573]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-27 17:47:26,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:30,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
balancing!
	current map manager:
		current min nodes:10252
		current min depth:9
rewriting!
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 41517056 bytes

[2021-09-27 17:47:30,778]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-28 02:13:39,757]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-28 02:13:39,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:39,757]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:40,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38739968 bytes

[2021-09-28 02:13:40,086]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-28 02:13:40,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:44,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 42156032 bytes

[2021-09-28 02:13:44,349]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-28 16:52:58,211]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-28 16:52:58,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:58,213]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:58,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38498304 bytes

[2021-09-28 16:52:58,498]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-28 16:52:58,498]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:02,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 54853632 bytes

[2021-09-28 16:53:02,495]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-09-28 17:32:00,732]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-09-28 17:32:00,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:00,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:00,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38653952 bytes

[2021-09-28 17:32:01,014]mapper_test.py:156:[INFO]: area: 3152 level: 4
[2021-09-28 17:32:01,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:05,086]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 87912448 bytes

[2021-09-28 17:32:05,087]mapper_test.py:220:[INFO]: area: 4997 level: 4
[2021-10-09 10:43:36,173]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-09 10:43:36,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:36,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:36,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38526976 bytes

[2021-10-09 10:43:36,453]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-09 10:43:36,454]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:38,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 21950464 bytes

[2021-10-09 10:43:38,176]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-09 11:26:07,936]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-09 11:26:07,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:07,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:08,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38494208 bytes

[2021-10-09 11:26:08,218]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-09 11:26:08,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:09,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 26472448 bytes

[2021-10-09 11:26:09,858]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-09 16:34:12,428]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-09 16:34:12,428]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:12,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:12,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38858752 bytes

[2021-10-09 16:34:12,706]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-09 16:34:12,706]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:14,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 24506368 bytes

[2021-10-09 16:34:14,719]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-09 16:51:15,684]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-09 16:51:15,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:15,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:15,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38604800 bytes

[2021-10-09 16:51:15,970]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-09 16:51:15,970]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:17,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 24223744 bytes

[2021-10-09 16:51:17,931]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-12 11:03:29,045]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-12 11:03:29,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:29,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:29,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38469632 bytes

[2021-10-12 11:03:29,336]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-12 11:03:29,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:33,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 28663808 bytes

[2021-10-12 11:03:33,665]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-12 11:20:27,553]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-12 11:20:27,553]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:27,553]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:27,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38621184 bytes

[2021-10-12 11:20:27,842]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-12 11:20:27,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:29,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 21610496 bytes

[2021-10-12 11:20:29,643]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-12 13:38:58,257]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-12 13:38:58,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:58,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:58,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38346752 bytes

[2021-10-12 13:38:58,548]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-12 13:38:58,548]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:02,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 28729344 bytes

[2021-10-12 13:39:02,885]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-12 15:09:36,476]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-12 15:09:36,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:36,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:36,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38440960 bytes

[2021-10-12 15:09:36,770]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-12 15:09:36,770]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:41,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27013120 bytes

[2021-10-12 15:09:41,033]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-12 18:54:38,262]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-12 18:54:38,262]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:38,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:38,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38445056 bytes

[2021-10-12 18:54:38,598]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-12 18:54:38,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:43,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27189248 bytes

[2021-10-12 18:54:43,012]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-18 11:48:09,346]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-18 11:48:09,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:09,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:09,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38440960 bytes

[2021-10-18 11:48:09,690]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-18 11:48:09,690]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:14,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27205632 bytes

[2021-10-18 11:48:14,099]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-18 12:04:41,562]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-18 12:04:41,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:41,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:41,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38649856 bytes

[2021-10-18 12:04:41,860]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-18 12:04:41,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:42,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17670144 bytes

[2021-10-18 12:04:42,490]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-19 14:12:37,416]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-19 14:12:37,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:37,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:37,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38592512 bytes

[2021-10-19 14:12:37,704]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-19 14:12:37,704]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:38,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17735680 bytes

[2021-10-19 14:12:38,323]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-22 13:35:32,966]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-22 13:35:32,966]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:32,966]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:33,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38481920 bytes

[2021-10-22 13:35:33,252]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-22 13:35:33,253]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:36,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 20594688 bytes

[2021-10-22 13:35:36,175]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-22 13:56:25,781]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-22 13:56:25,781]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:25,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:26,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38776832 bytes

[2021-10-22 13:56:26,075]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-22 13:56:26,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:28,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 20545536 bytes

[2021-10-22 13:56:28,997]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-22 14:02:58,456]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-22 14:02:58,456]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:58,456]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:58,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38477824 bytes

[2021-10-22 14:02:58,747]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-22 14:02:58,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:59,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17813504 bytes

[2021-10-22 14:02:59,367]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-22 14:06:19,596]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-22 14:06:19,597]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:19,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:19,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38830080 bytes

[2021-10-22 14:06:19,936]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-22 14:06:19,936]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:20,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17821696 bytes

[2021-10-22 14:06:20,557]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-23 13:37:31,310]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-23 13:37:31,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:31,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:31,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.02 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38772736 bytes

[2021-10-23 13:37:31,659]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-23 13:37:31,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:35,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :5215
score:100
	Report mapping result:
		klut_size()     :7362
		klut.num_gates():5215
		max delay       :4
		max area        :5215
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1514
		LUT fanins:3	 numbers :1065
		LUT fanins:4	 numbers :2636
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27262976 bytes

[2021-10-23 13:37:35,895]mapper_test.py:224:[INFO]: area: 5215 level: 4
[2021-10-24 17:49:14,202]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-24 17:49:14,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:14,203]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:14,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38756352 bytes

[2021-10-24 17:49:14,489]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-24 17:49:14,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:18,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :5215
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27103232 bytes

[2021-10-24 17:49:18,919]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-24 18:09:39,928]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-24 18:09:39,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:39,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:40,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38891520 bytes

[2021-10-24 18:09:40,212]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-24 18:09:40,212]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:44,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
	current map manager:
		current min nodes:10252
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :4997
score:100
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27054080 bytes

[2021-10-24 18:09:44,559]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-26 10:26:13,638]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-26 10:26:13,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:13,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:13,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38645760 bytes

[2021-10-26 10:26:13,930]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-26 10:26:13,930]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:14,424]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	current map manager:
		current min nodes:10252
		current min depth:9
	Report mapping result:
		klut_size()     :5932
		klut.num_gates():3785
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :231
		LUT fanins:3	 numbers :1538
		LUT fanins:4	 numbers :2016
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17723392 bytes

[2021-10-26 10:26:14,425]mapper_test.py:224:[INFO]: area: 3785 level: 4
[2021-10-26 11:07:40,561]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-26 11:07:40,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:40,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:40,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38793216 bytes

[2021-10-26 11:07:40,851]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-26 11:07:40,851]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:45,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5932
		klut.num_gates():3785
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :231
		LUT fanins:3	 numbers :1538
		LUT fanins:4	 numbers :2016
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 26902528 bytes

[2021-10-26 11:07:45,194]mapper_test.py:224:[INFO]: area: 3785 level: 4
[2021-10-26 11:28:13,077]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-26 11:28:13,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:13,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:13,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38334464 bytes

[2021-10-26 11:28:13,365]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-26 11:28:13,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:17,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :6222
		klut.num_gates():4075
		max delay       :4
		max area        :5215
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :425
		LUT fanins:3	 numbers :1438
		LUT fanins:4	 numbers :2212
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 26894336 bytes

[2021-10-26 11:28:17,417]mapper_test.py:224:[INFO]: area: 4075 level: 4
[2021-10-26 12:26:16,300]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-26 12:26:16,300]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:16,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:16,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38617088 bytes

[2021-10-26 12:26:16,589]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-26 12:26:16,589]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:20,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 27086848 bytes

[2021-10-26 12:26:20,699]mapper_test.py:224:[INFO]: area: 4997 level: 4
[2021-10-26 14:13:39,438]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-26 14:13:39,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:39,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:39,709]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38461440 bytes

[2021-10-26 14:13:39,735]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-26 14:13:39,735]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:40,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5932
		klut.num_gates():3785
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :231
		LUT fanins:3	 numbers :1538
		LUT fanins:4	 numbers :2016
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17645568 bytes

[2021-10-26 14:13:40,180]mapper_test.py:224:[INFO]: area: 3785 level: 4
[2021-10-29 16:10:44,629]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-10-29 16:10:44,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:44,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:44,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38502400 bytes

[2021-10-29 16:10:44,922]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-10-29 16:10:44,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:45,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7392
		klut.num_gates():5245
		max delay       :4
		max area        :5245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :2102
		LUT fanins:4	 numbers :2568
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
Peak memory: 17428480 bytes

[2021-10-29 16:10:45,383]mapper_test.py:224:[INFO]: area: 5245 level: 4
[2021-11-03 09:52:46,920]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-03 09:52:46,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:46,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:47,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38744064 bytes

[2021-11-03 09:52:47,220]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-03 09:52:47,220]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:48,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7392
		klut.num_gates():5245
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :2102
		LUT fanins:4	 numbers :2568
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig_output.v
	Peak memory: 19206144 bytes

[2021-11-03 09:52:48,061]mapper_test.py:226:[INFO]: area: 5245 level: 4
[2021-11-03 10:04:58,467]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-03 10:04:58,468]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:58,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:58,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38551552 bytes

[2021-11-03 10:04:58,764]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-03 10:04:58,764]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:59,615]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7571
		klut.num_gates():5424
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :581
		LUT fanins:3	 numbers :2147
		LUT fanins:4	 numbers :2696
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig_output.v
	Peak memory: 19197952 bytes

[2021-11-03 10:04:59,615]mapper_test.py:226:[INFO]: area: 5424 level: 4
[2021-11-03 13:44:58,594]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-03 13:44:58,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:58,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:58,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38805504 bytes

[2021-11-03 13:44:58,885]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-03 13:44:58,885]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:59,734]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7571
		klut.num_gates():5424
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :581
		LUT fanins:3	 numbers :2147
		LUT fanins:4	 numbers :2696
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig_output.v
	Peak memory: 19345408 bytes

[2021-11-03 13:44:59,735]mapper_test.py:226:[INFO]: area: 5424 level: 4
[2021-11-03 13:51:13,669]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-03 13:51:13,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:13,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:13,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38633472 bytes

[2021-11-03 13:51:13,965]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-03 13:51:13,965]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:14,820]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :7571
		klut.num_gates():5424
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :581
		LUT fanins:3	 numbers :2147
		LUT fanins:4	 numbers :2696
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig_output.v
	Peak memory: 19361792 bytes

[2021-11-03 13:51:14,820]mapper_test.py:226:[INFO]: area: 5424 level: 4
[2021-11-04 15:58:12,305]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-04 15:58:12,306]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:12,306]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:12,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.10 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38514688 bytes

[2021-11-04 15:58:12,655]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-04 15:58:12,656]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:13,525]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :6004
		klut.num_gates():3857
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :1321
		LUT fanins:4	 numbers :2279
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig_output.v
	Peak memory: 19496960 bytes

[2021-11-04 15:58:13,526]mapper_test.py:226:[INFO]: area: 3857 level: 5
[2021-11-16 12:28:51,081]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-16 12:28:51,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:51,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:51,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.02 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38346752 bytes

[2021-11-16 12:28:51,416]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-16 12:28:51,416]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:51,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.139074 secs
	Report mapping result:
		klut_size()     :6004
		klut.num_gates():3857
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :1321
		LUT fanins:4	 numbers :2279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17420288 bytes

[2021-11-16 12:28:51,891]mapper_test.py:228:[INFO]: area: 3857 level: 5
[2021-11-16 14:17:48,951]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-16 14:17:48,951]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:48,952]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:49,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38408192 bytes

[2021-11-16 14:17:49,240]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-16 14:17:49,240]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:49,701]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.136635 secs
	Report mapping result:
		klut_size()     :6004
		klut.num_gates():3857
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :1321
		LUT fanins:4	 numbers :2279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17625088 bytes

[2021-11-16 14:17:49,702]mapper_test.py:228:[INFO]: area: 3857 level: 5
[2021-11-16 14:24:10,659]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-16 14:24:10,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:10,659]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:10,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38412288 bytes

[2021-11-16 14:24:10,959]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-16 14:24:10,959]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:11,474]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.159041 secs
	Report mapping result:
		klut_size()     :6004
		klut.num_gates():3857
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :1321
		LUT fanins:4	 numbers :2279
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17256448 bytes

[2021-11-16 14:24:11,475]mapper_test.py:228:[INFO]: area: 3857 level: 5
[2021-11-17 16:36:48,140]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-17 16:36:48,140]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:48,140]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:48,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38551552 bytes

[2021-11-17 16:36:48,435]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-17 16:36:48,435]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:48,902]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.139144 secs
	Report mapping result:
		klut_size()     :5836
		klut.num_gates():3689
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :441
		LUT fanins:3	 numbers :798
		LUT fanins:4	 numbers :2450
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17891328 bytes

[2021-11-17 16:36:48,903]mapper_test.py:228:[INFO]: area: 3689 level: 5
[2021-11-18 10:19:27,478]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-18 10:19:27,479]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:27,479]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:27,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38248448 bytes

[2021-11-18 10:19:27,767]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-18 10:19:27,767]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:28,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.258489 secs
	Report mapping result:
		klut_size()     :5836
		klut.num_gates():3689
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :441
		LUT fanins:3	 numbers :798
		LUT fanins:4	 numbers :2450
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 19349504 bytes

[2021-11-18 10:19:28,361]mapper_test.py:228:[INFO]: area: 3689 level: 5
[2021-11-23 16:12:18,174]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-23 16:12:18,175]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:18,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:18,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38641664 bytes

[2021-11-23 16:12:18,461]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-23 16:12:18,462]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:19,044]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.251441 secs
	Report mapping result:
		klut_size()     :5786
		klut.num_gates():3639
		max delay       :5
		max area        :3639
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :690
		LUT fanins:3	 numbers :807
		LUT fanins:4	 numbers :2142
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 19456000 bytes

[2021-11-23 16:12:19,044]mapper_test.py:228:[INFO]: area: 3639 level: 5
[2021-11-23 16:43:16,715]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-23 16:43:16,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:16,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:16,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38727680 bytes

[2021-11-23 16:43:17,015]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-23 16:43:17,015]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:17,592]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.249182 secs
	Report mapping result:
		klut_size()     :5786
		klut.num_gates():3639
		max delay       :5
		max area        :3639
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :690
		LUT fanins:3	 numbers :807
		LUT fanins:4	 numbers :2142
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 19451904 bytes

[2021-11-23 16:43:17,593]mapper_test.py:228:[INFO]: area: 3639 level: 5
[2021-11-24 11:39:23,765]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 11:39:23,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:23,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:24,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38469632 bytes

[2021-11-24 11:39:24,063]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 11:39:24,063]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:24,466]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.009083 secs
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17498112 bytes

[2021-11-24 11:39:24,467]mapper_test.py:228:[INFO]: area: 4997 level: 4
[2021-11-24 12:02:37,698]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 12:02:37,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:37,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:37,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38526976 bytes

[2021-11-24 12:02:37,992]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 12:02:37,992]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:38,330]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.009492 secs
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17448960 bytes

[2021-11-24 12:02:38,330]mapper_test.py:228:[INFO]: area: 4997 level: 4
[2021-11-24 12:06:27,722]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 12:06:27,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:27,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:27,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38490112 bytes

[2021-11-24 12:06:28,014]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 12:06:28,014]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:28,477]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.136708 secs
	Report mapping result:
		klut_size()     :5836
		klut.num_gates():3689
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :441
		LUT fanins:3	 numbers :798
		LUT fanins:4	 numbers :2450
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17846272 bytes

[2021-11-24 12:06:28,478]mapper_test.py:228:[INFO]: area: 3689 level: 5
[2021-11-24 12:12:00,502]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 12:12:00,502]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:00,502]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:00,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38436864 bytes

[2021-11-24 12:12:00,797]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 12:12:00,797]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:01,163]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
[i] total time =  0.04 secs
Mapping time: 0.04187 secs
	Report mapping result:
		klut_size()     :5202
		klut.num_gates():3055
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :349
		LUT fanins:3	 numbers :979
		LUT fanins:4	 numbers :1727
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 39968768 bytes

[2021-11-24 12:12:01,164]mapper_test.py:228:[INFO]: area: 3055 level: 6
[2021-11-24 12:58:25,831]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 12:58:25,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:25,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:26,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38514688 bytes

[2021-11-24 12:58:26,120]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 12:58:26,120]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:26,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.137324 secs
	Report mapping result:
		klut_size()     :5836
		klut.num_gates():3689
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :441
		LUT fanins:3	 numbers :798
		LUT fanins:4	 numbers :2450
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 17862656 bytes

[2021-11-24 12:58:26,581]mapper_test.py:228:[INFO]: area: 3689 level: 5
[2021-11-24 13:14:39,903]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 13:14:39,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:39,903]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:40,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38588416 bytes

[2021-11-24 13:14:40,194]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 13:14:40,194]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:44,181]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.138096 secs
	Report mapping result:
		klut_size()     :5836
		klut.num_gates():3689
		max delay       :5
		max area        :3689
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :441
		LUT fanins:3	 numbers :798
		LUT fanins:4	 numbers :2450
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 26894336 bytes

[2021-11-24 13:14:44,182]mapper_test.py:228:[INFO]: area: 3689 level: 5
[2021-11-24 13:37:22,694]mapper_test.py:79:[INFO]: run case "ac97_ctrl_comb"
[2021-11-24 13:37:22,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:22,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:22,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8106.  Ch =     0.  Total mem =    1.62 MB. Peak cut mem =    0.07 MB.
P:  Del =    4.00.  Ar =    4997.0.  Edge =    16369.  Cut =    35895.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3182.0.  Edge =    11028.  Cut =    35846.  T =     0.01 sec
P:  Del =    4.00.  Ar =    3190.0.  Edge =    11005.  Cut =    35885.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3166.0.  Edge =    10943.  Cut =    35885.  T =     0.00 sec
F:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10920.  Cut =    30362.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29722.  T =     0.00 sec
A:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.01 sec
E:  Del =    4.00.  Ar =    3152.0.  Edge =    10572.  Cut =    29705.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %
Peak memory: 38535168 bytes

[2021-11-24 13:37:22,991]mapper_test.py:160:[INFO]: area: 3152 level: 4
[2021-11-24 13:37:22,991]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:26,778]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
Mapping time: 0.008892 secs
	Report mapping result:
		klut_size()     :7144
		klut.num_gates():4997
		max delay       :4
		max area        :4997
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1328
		LUT fanins:3	 numbers :963
		LUT fanins:4	 numbers :2706
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v
	Peak memory: 26894336 bytes

[2021-11-24 13:37:26,778]mapper_test.py:228:[INFO]: area: 4997 level: 4
