Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ViVaDo/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f03dc0682be4e4dbb635272c20bf1e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot artix_behav xil_defaultlib.artix -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ibufds remains a black-box since it has no binding entity [D:/4/APCU/4lab/artix/artix.srcs/sources_1/new/artix.vhd:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.d_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.shift [shift_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.artix
Built simulation snapshot artix_behav
