Analysis & Synthesis report for Projeto-Processador
Mon Jan 26 11:07:59 2026
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command
 11. State Machine - |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0|altsyncram_g9d1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |unidade_processamento
 20. Parameter Settings for User Entity Instance: banco_registradores:br
 21. Parameter Settings for User Entity Instance: modulo_ula:ula
 22. Parameter Settings for User Entity Instance: modulo_mem_dados:ram_dados
 23. Parameter Settings for User Entity Instance: multiplex_memtoreg:mult_mrm
 24. Parameter Settings for User Entity Instance: multiplex_ALUSrc:mas
 25. Parameter Settings for User Entity Instance: modulo_pc_v2:pc
 26. Parameter Settings for User Entity Instance: modulo_mem_instrucoes:rom
 27. Parameter Settings for User Entity Instance: modulo_branch:branch
 28. Parameter Settings for User Entity Instance: modulo_jump:jump
 29. Parameter Settings for User Entity Instance: multiplex_jump:mj
 30. Parameter Settings for User Entity Instance: multiplex_entrada:mentr
 31. Parameter Settings for User Entity Instance: multiplex_saida:msaid
 32. Parameter Settings for User Entity Instance: multiplex_jal:mjal
 33. Parameter Settings for User Entity Instance: multiplex_jr:mjr
 34. Parameter Settings for User Entity Instance: modulo_offset_base:offset_base_module
 35. Parameter Settings for User Entity Instance: multiplex_pc:mpc
 36. Parameter Settings for User Entity Instance: tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1
 37. Parameter Settings for User Entity Instance: modulo_interrupcao:inter
 38. Parameter Settings for Inferred Entity Instance: modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: modulo_ula:ula|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: modulo_ula:ula|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod2
 42. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod3
 43. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod4
 45. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div2
 46. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod5
 47. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div3
 48. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod6
 49. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod7
 50. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div4
 51. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod1
 53. Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div0
 54. altsyncram Parameter Settings by Entity Instance
 55. lpm_mult Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "tela_lcd:tlcd|lcdlab3:lcd"
 57. Port Connectivity Checks: "tela_lcd:tlcd"
 58. Port Connectivity Checks: "multiplex_saida:msaid"
 59. Port Connectivity Checks: "multiplex_jump:mj"
 60. Port Connectivity Checks: "modulo_jump:jump"
 61. Port Connectivity Checks: "multiplex_ALUSrc:mas"
 62. Port Connectivity Checks: "banco_registradores:br"
 63. Port Connectivity Checks: "modulo_input:enter"
 64. Port Connectivity Checks: "modulo_output_v2:exit"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 26 11:07:59 2026       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Projeto-Processador                         ;
; Top-level Entity Name              ; unidade_processamento                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 14,357                                      ;
;     Total combinational functions  ; 13,373                                      ;
;     Dedicated logic registers      ; 1,292                                       ;
; Total registers                    ; 1292                                        ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+-----------------------+---------------------+
; Option                                                           ; Setting               ; Default Value       ;
+------------------------------------------------------------------+-----------------------+---------------------+
; Device                                                           ; EP4CE115F29C7         ;                     ;
; Top-level entity name                                            ; unidade_processamento ; Projeto-Processador ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V           ;
; Use smart compilation                                            ; On                    ; Off                 ;
; Maximum processors allowed for parallel compilation              ; All                   ;                     ;
; Optimization Technique                                           ; Speed                 ; Balanced            ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                  ;
; Enable compact report table                                      ; Off                   ; Off                 ;
; Restructure Multiplexers                                         ; Auto                  ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                 ;
; Preserve fewer node names                                        ; On                    ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable              ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                  ; Auto                ;
; Safe State Machine                                               ; Off                   ; Off                 ;
; Extract Verilog State Machines                                   ; On                    ; On                  ;
; Extract VHDL State Machines                                      ; On                    ; On                  ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                  ;
; Parallel Synthesis                                               ; On                    ; On                  ;
; DSP Block Balancing                                              ; Auto                  ; Auto                ;
; NOT Gate Push-Back                                               ; On                    ; On                  ;
; Power-Up Don't Care                                              ; On                    ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                 ;
; Remove Duplicate Registers                                       ; On                    ; On                  ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                 ;
; Ignore SOFT Buffers                                              ; On                    ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                 ;
; Carry Chain Length                                               ; 70                    ; 70                  ;
; Auto Carry Chains                                                ; On                    ; On                  ;
; Auto Open-Drain Pins                                             ; On                    ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                 ;
; Auto ROM Replacement                                             ; On                    ; On                  ;
; Auto RAM Replacement                                             ; On                    ; On                  ;
; Auto DSP Block Replacement                                       ; On                    ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                    ; On                  ;
; Strict RAM Replacement                                           ; Off                   ; Off                 ;
; Allow Synchronous Control Signals                                ; On                    ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                 ;
; Auto RAM Block Balancing                                         ; On                    ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                 ;
; Auto Resource Sharing                                            ; Off                   ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                 ;
; Timing-Driven Synthesis                                          ; On                    ; On                  ;
; Report Parameter Settings                                        ; On                    ; On                  ;
; Report Source Assignments                                        ; On                    ; On                  ;
; Report Connectivity Checks                                       ; On                    ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                 ;
; Synchronization Register Chain Length                            ; 2                     ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation  ;
; HDL message level                                                ; Level2                ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                 ;
; Clock MUX Protection                                             ; On                    ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                 ;
; Block Design Naming                                              ; Auto                  ; Auto                ;
; SDC constraint protection                                        ; Off                   ; Off                 ;
; Synthesis Effort                                                 ; Auto                  ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                  ;
+------------------------------------------------------------------+-----------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; single_port_rom_init.txt         ; yes             ; User File                    ; C:/Users/ferna/workspace/FerM32bIPS/single_port_rom_init.txt                 ;         ;
; modulos/unidade_processamento.v  ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v          ;         ;
; modulos/unidade_controle_ULA.v   ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle_ULA.v           ;         ;
; modulos/unidade_controle.v       ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle.v               ;         ;
; modulos/tela_lcd.v               ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/tela_lcd.v                       ;         ;
; modulos/reset_delay.v            ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/reset_delay.v                    ;         ;
; modulos/multiplex_saida.v        ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_saida.v                ;         ;
; modulos/multiplex_regdst.v       ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_regdst.v               ;         ;
; modulos/multiplex_pc.v           ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_pc.v                   ;         ;
; modulos/multiplex_memtoreg.v     ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_memtoreg.v             ;         ;
; modulos/multiplex_jump.v         ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jump.v                 ;         ;
; modulos/multiplex_jr.v           ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jr.v                   ;         ;
; modulos/modulo_offset_base.v     ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_offset_base.v             ;         ;
; modulos/multiplex_jal.v          ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jal.v                  ;         ;
; modulos/modulo_mem_instrucoes.v  ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v          ;         ;
; modulos/modulo_mem_dados.v       ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_dados.v               ;         ;
; modulos/modulo_interrupcao.v     ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_interrupcao.v             ;         ;
; modulos/multiplex_entrada.v      ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_entrada.v              ;         ;
; modulos/multiplex_destino.v      ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_destino.v              ;         ;
; modulos/multiplex_ALUSrc.v       ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_ALUSrc.v               ;         ;
; modulos/modulo_ula.v             ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v                     ;         ;
; modulos/modulo_jump.v            ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_jump.v                    ;         ;
; modulos/modulo_input.v           ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v                   ;         ;
; modulos/modulo_branch.v          ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_branch.v                  ;         ;
; modulos/lcdlab3.v                ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/lcdlab3.v                        ;         ;
; modulos/display_lcd.v            ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v                    ;         ;
; modulos/display_7segmentos.v     ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/display_7segmentos.v             ;         ;
; modulos/bne_or_beq.v             ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/bne_or_beq.v                     ;         ;
; modulos/bcd.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/bcd.v                            ;         ;
; modulos/banco_registradores.v    ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/banco_registradores.v            ;         ;
; modulos/modulo_pc_v2.v           ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_pc_v2.v                   ;         ;
; modulos/modulo_output_v2.v       ; yes             ; User Verilog HDL File        ; C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_g9d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/altsyncram_g9d1.tdf                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_hkm.tdf                    ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_9nh.tdf               ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_6af.tdf                     ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/add_sub_7pc.tdf                       ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/add_sub_8pc.tdf                       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/mult_7dt.tdf                          ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_3bm.tdf                    ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_olh.tdf               ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_47f.tdf                     ;         ;
; db/lpm_divide_6bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_6bm.tdf                    ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_rlh.tdf               ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_a7f.tdf                     ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_ihm.tdf                    ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_akh.tdf               ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_84f.tdf                     ;         ;
; db/lpm_divide_gcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_gcm.tdf                    ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_5nh.tdf               ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_u9f.tdf                     ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_vim.tdf                    ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_nlh.tdf               ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_27f.tdf                     ;         ;
; db/lpm_divide_kcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_kcm.tdf                    ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_anh.tdf               ;         ;
; db/alt_u_div_7af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_7af.tdf                     ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_dkm.tdf                    ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_6nh.tdf               ;         ;
; db/alt_u_div_v9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_v9f.tdf                     ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_vam.tdf                    ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_klh.tdf               ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_s6f.tdf                     ;         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_2bm.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 14,357                             ;
;                                             ;                                    ;
; Total combinational functions               ; 13373                              ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 8811                               ;
;     -- 3 input functions                    ; 2224                               ;
;     -- <=2 input functions                  ; 2338                               ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 11551                              ;
;     -- arithmetic mode                      ; 1822                               ;
;                                             ;                                    ;
; Total registers                             ; 1292                               ;
;     -- Dedicated logic registers            ; 1292                               ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 102                                ;
; Total memory bits                           ; 262144                             ;
;                                             ;                                    ;
; Embedded Multiplier 9-bit elements          ; 6                                  ;
;                                             ;                                    ;
; Maximum fan-out node                        ; modulo_pc_v2:pc|instrucao_atual[0] ;
; Maximum fan-out                             ; 1867                               ;
; Total fan-out                               ; 50845                              ;
; Average fan-out                             ; 3.41                               ;
+---------------------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name           ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |unidade_processamento                     ; 13373 (33)          ; 1292 (29)                 ; 262144      ; 6            ; 0       ; 3         ; 102  ; 0            ; |unidade_processamento                                                                                                                                      ; unidade_processamento ; work         ;
;    |banco_registradores:br|                ; 1394 (1394)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|banco_registradores:br                                                                                                               ; banco_registradores   ; work         ;
;    |bne_or_beq:bob|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|bne_or_beq:bob                                                                                                                       ; bne_or_beq            ; work         ;
;    |modulo_branch:branch|                  ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_branch:branch                                                                                                                 ; modulo_branch         ; work         ;
;    |modulo_input:enter|                    ; 74 (74)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_input:enter                                                                                                                   ; modulo_input          ; work         ;
;    |modulo_interrupcao:inter|              ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_interrupcao:inter                                                                                                             ; modulo_interrupcao    ; work         ;
;    |modulo_mem_dados:ram_dados|            ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_mem_dados:ram_dados                                                                                                           ; modulo_mem_dados      ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0                                                                                      ; altsyncram            ; work         ;
;          |altsyncram_g9d1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0|altsyncram_g9d1:auto_generated                                                       ; altsyncram_g9d1       ; work         ;
;    |modulo_mem_instrucoes:rom|             ; 4875 (4875)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_mem_instrucoes:rom                                                                                                            ; modulo_mem_instrucoes ; work         ;
;    |modulo_offset_base:offset_base_module| ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_offset_base:offset_base_module                                                                                                ; modulo_offset_base    ; work         ;
;    |modulo_output_v2:exit|                 ; 3970 (60)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit                                                                                                                ; modulo_output_v2      ; work         ;
;       |display_7segmentos:bcd_1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_1                                                                                       ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_2                                                                                       ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_3|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_3                                                                                       ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_4                                                                                       ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_fp_1|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_fp_1                                                                                    ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_fp_2|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_fp_2                                                                                    ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_pc_1|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_pc_1                                                                                    ; display_7segmentos    ; work         ;
;       |display_7segmentos:bcd_pc_2|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|display_7segmentos:bcd_pc_2                                                                                    ; display_7segmentos    ; work         ;
;       |lpm_divide:Div0|                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div0                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_ihm:auto_generated|   ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                  ; lpm_divide_ihm        ; work         ;
;             |sign_div_unsign_akh:divider|  ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                      ; sign_div_unsign_akh   ; work         ;
;                |alt_u_div_84f:divider|     ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                ; alt_u_div_84f         ; work         ;
;       |lpm_divide:Div1|                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div1                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_ihm:auto_generated|   ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                  ; lpm_divide_ihm        ; work         ;
;             |sign_div_unsign_akh:divider|  ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                      ; sign_div_unsign_akh   ; work         ;
;                |alt_u_div_84f:divider|     ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                ; alt_u_div_84f         ; work         ;
;       |lpm_divide:Div2|                    ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div2                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_vim:auto_generated|   ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div2|lpm_divide_vim:auto_generated                                                                  ; lpm_divide_vim        ; work         ;
;             |sign_div_unsign_nlh:divider|  ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                      ; sign_div_unsign_nlh   ; work         ;
;                |alt_u_div_27f:divider|     ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                ; alt_u_div_27f         ; work         ;
;       |lpm_divide:Div3|                    ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div3                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_dkm:auto_generated|   ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div3|lpm_divide_dkm:auto_generated                                                                  ; lpm_divide_dkm        ; work         ;
;             |sign_div_unsign_6nh:divider|  ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div3|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider                                      ; sign_div_unsign_6nh   ; work         ;
;                |alt_u_div_v9f:divider|     ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div3|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider                ; alt_u_div_v9f         ; work         ;
;       |lpm_divide:Div4|                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div4                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_ihm:auto_generated|   ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div4|lpm_divide_ihm:auto_generated                                                                  ; lpm_divide_ihm        ; work         ;
;             |sign_div_unsign_akh:divider|  ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div4|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                      ; sign_div_unsign_akh   ; work         ;
;                |alt_u_div_84f:divider|     ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Div4|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                ; alt_u_div_84f         ; work         ;
;       |lpm_divide:Mod0|                    ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod0                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_3bm:auto_generated|   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                  ; lpm_divide_3bm        ; work         ;
;             |sign_div_unsign_olh:divider|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                      ; sign_div_unsign_olh   ; work         ;
;                |alt_u_div_47f:divider|     ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                ; alt_u_div_47f         ; work         ;
;       |lpm_divide:Mod1|                    ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod1                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_6bm:auto_generated|   ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                                  ; lpm_divide_6bm        ; work         ;
;             |sign_div_unsign_rlh:divider|  ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                      ; sign_div_unsign_rlh   ; work         ;
;                |alt_u_div_a7f:divider|     ; 568 (568)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                ; alt_u_div_a7f         ; work         ;
;       |lpm_divide:Mod2|                    ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod2                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_3bm:auto_generated|   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                  ; lpm_divide_3bm        ; work         ;
;             |sign_div_unsign_olh:divider|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                      ; sign_div_unsign_olh   ; work         ;
;                |alt_u_div_47f:divider|     ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                ; alt_u_div_47f         ; work         ;
;       |lpm_divide:Mod3|                    ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod3                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_6bm:auto_generated|   ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod3|lpm_divide_6bm:auto_generated                                                                  ; lpm_divide_6bm        ; work         ;
;             |sign_div_unsign_rlh:divider|  ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                      ; sign_div_unsign_rlh   ; work         ;
;                |alt_u_div_a7f:divider|     ; 568 (568)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                ; alt_u_div_a7f         ; work         ;
;       |lpm_divide:Mod4|                    ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod4                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_gcm:auto_generated|   ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod4|lpm_divide_gcm:auto_generated                                                                  ; lpm_divide_gcm        ; work         ;
;             |sign_div_unsign_5nh:divider|  ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod4|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                      ; sign_div_unsign_5nh   ; work         ;
;                |alt_u_div_u9f:divider|     ; 703 (703)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod4|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                ; alt_u_div_u9f         ; work         ;
;       |lpm_divide:Mod5|                    ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod5                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_kcm:auto_generated|   ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod5|lpm_divide_kcm:auto_generated                                                                  ; lpm_divide_kcm        ; work         ;
;             |sign_div_unsign_anh:divider|  ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod5|lpm_divide_kcm:auto_generated|sign_div_unsign_anh:divider                                      ; sign_div_unsign_anh   ; work         ;
;                |alt_u_div_7af:divider|     ; 798 (798)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod5|lpm_divide_kcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider                ; alt_u_div_7af         ; work         ;
;       |lpm_divide:Mod6|                    ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod6                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_vam:auto_generated|   ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod6|lpm_divide_vam:auto_generated                                                                  ; lpm_divide_vam        ; work         ;
;             |sign_div_unsign_klh:divider|  ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod6|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                      ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_s6f:divider|     ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod6|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                ; alt_u_div_s6f         ; work         ;
;       |lpm_divide:Mod7|                    ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod7                                                                                                ; lpm_divide            ; work         ;
;          |lpm_divide_2bm:auto_generated|   ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod7|lpm_divide_2bm:auto_generated                                                                  ; lpm_divide_2bm        ; work         ;
;             |sign_div_unsign_nlh:divider|  ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod7|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                      ; sign_div_unsign_nlh   ; work         ;
;                |alt_u_div_27f:divider|     ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_output_v2:exit|lpm_divide:Mod7|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                ; alt_u_div_27f         ; work         ;
;    |modulo_pc_v2:pc|                       ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_pc_v2:pc                                                                                                                      ; modulo_pc_v2          ; work         ;
;    |modulo_ula:ula|                        ; 1902 (757)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula                                                                                                                       ; modulo_ula            ; work         ;
;       |lpm_divide:Div0|                    ; 1117 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_divide:Div0                                                                                                       ; lpm_divide            ; work         ;
;          |lpm_divide_hkm:auto_generated|   ; 1117 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm        ; work         ;
;             |sign_div_unsign_9nh:divider|  ; 1117 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_6af:divider|     ; 1117 (1116)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af         ; work         ;
;                   |add_sub_8pc:add_sub_1|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;       |lpm_mult:Mult0|                     ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_mult:Mult0                                                                                                        ; lpm_mult              ; work         ;
;          |mult_7dt:auto_generated|         ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |unidade_processamento|modulo_ula:ula|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt              ; work         ;
;    |multiplex_ALUSrc:mas|                  ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_ALUSrc:mas                                                                                                                 ; multiplex_ALUSrc      ; work         ;
;    |multiplex_destino:mdest|               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_destino:mdest                                                                                                              ; multiplex_destino     ; work         ;
;    |multiplex_jal:mjal|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_jal:mjal                                                                                                                   ; multiplex_jal         ; work         ;
;    |multiplex_jr:mjr|                      ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_jr:mjr                                                                                                                     ; multiplex_jr          ; work         ;
;    |multiplex_pc:mpc|                      ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_pc:mpc                                                                                                                     ; multiplex_pc          ; work         ;
;    |multiplex_saida:msaid|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|multiplex_saida:msaid                                                                                                                ; multiplex_saida       ; work         ;
;    |tela_lcd:tlcd|                         ; 782 (5)             ; 110 (30)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd                                                                                                                        ; tela_lcd              ; work         ;
;       |bcd:bcd_1|                          ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd|bcd:bcd_1                                                                                                              ; bcd                   ; work         ;
;       |lcdlab3:lcd|                        ; 689 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd                                                                                                            ; lcdlab3               ; work         ;
;          |display_lcd:u1|                  ; 662 (94)            ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1                                                                                             ; display_lcd           ; work         ;
;             |LCD_display_string:u1|        ; 568 (568)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1                                                                       ; LCD_display_string    ; work         ;
;          |reset_Delay:r0|                  ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|reset_Delay:r0                                                                                             ; reset_Delay           ; work         ;
;    |unidade_controle:uc|                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|unidade_controle:uc                                                                                                                  ; unidade_controle      ; work         ;
;    |unidade_controle_ula:ucula|            ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |unidade_processamento|unidade_controle_ula:ucula                                                                                                           ; unidade_controle_ula  ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0|altsyncram_g9d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command                                                                                                                                                                                         ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state                                                                                                                                                                  ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; modulo_input:enter|resultado[0]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[1]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[2]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[3]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[4]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[5]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[6]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[7]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[8]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[9]                     ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[10]                    ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[11]                    ; sw[13]              ; yes                    ;
; modulo_input:enter|resultado[12]                    ; sw[13]              ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------------------+---------------------------------------------+
; Register name                                           ; Reason for Removal                          ;
+---------------------------------------------------------+---------------------------------------------+
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_RW_INT     ; Stuck at GND due to stuck port data_in      ;
; qual_interrupcao[3..31]                                 ; Merged with qual_interrupcao[2]             ;
; qual_interrupcao[2]                                     ; Stuck at GND due to stuck port data_in      ;
; banco_registradores:br|registradores[31][0]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][1]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][2]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][3]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][4]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][5]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][6]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][7]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][8]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][9]             ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][10]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][11]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][12]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][13]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][14]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][15]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][16]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][17]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][18]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][19]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][20]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][21]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][22]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][23]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][24]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][25]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][26]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][27]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][28]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][29]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][30]            ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:br|registradores[31][31]            ; Stuck at GND due to stuck port clock_enable ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command~2 ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command~3 ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command~4 ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|next_command~5 ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state~14       ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state~15       ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state~16       ; Lost fanout                                 ;
; tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|state~17       ; Lost fanout                                 ;
; Total Number of Removed Registers = 71                  ;                                             ;
+---------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+
; Register name                               ; Reason for Removal             ; Registers Removed due to This Register        ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+
; qual_interrupcao[2]                         ; Stuck at GND                   ; banco_registradores:br|registradores[31][2],  ;
;                                             ; due to stuck port data_in      ; banco_registradores:br|registradores[31][3],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][4],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][5],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][6],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][7],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][8],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][9],  ;
;                                             ;                                ; banco_registradores:br|registradores[31][10], ;
;                                             ;                                ; banco_registradores:br|registradores[31][11], ;
;                                             ;                                ; banco_registradores:br|registradores[31][12], ;
;                                             ;                                ; banco_registradores:br|registradores[31][13], ;
;                                             ;                                ; banco_registradores:br|registradores[31][14], ;
;                                             ;                                ; banco_registradores:br|registradores[31][15], ;
;                                             ;                                ; banco_registradores:br|registradores[31][16], ;
;                                             ;                                ; banco_registradores:br|registradores[31][17], ;
;                                             ;                                ; banco_registradores:br|registradores[31][18], ;
;                                             ;                                ; banco_registradores:br|registradores[31][19], ;
;                                             ;                                ; banco_registradores:br|registradores[31][20], ;
;                                             ;                                ; banco_registradores:br|registradores[31][21], ;
;                                             ;                                ; banco_registradores:br|registradores[31][22], ;
;                                             ;                                ; banco_registradores:br|registradores[31][23], ;
;                                             ;                                ; banco_registradores:br|registradores[31][24], ;
;                                             ;                                ; banco_registradores:br|registradores[31][25], ;
;                                             ;                                ; banco_registradores:br|registradores[31][26], ;
;                                             ;                                ; banco_registradores:br|registradores[31][27], ;
;                                             ;                                ; banco_registradores:br|registradores[31][28], ;
;                                             ;                                ; banco_registradores:br|registradores[31][29], ;
;                                             ;                                ; banco_registradores:br|registradores[31][30], ;
;                                             ;                                ; banco_registradores:br|registradores[31][31]  ;
; banco_registradores:br|registradores[31][0] ; Stuck at GND                   ; banco_registradores:br|registradores[31][1]   ;
;                                             ; due to stuck port clock_enable ;                                               ;
+---------------------------------------------+--------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1292  ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1185  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+-------------------------------------+--------------------------------------+------+
; Register Name                       ; Megafunction                         ; Type ;
+-------------------------------------+--------------------------------------+------+
; modulo_mem_dados:ram_dados|q[0..31] ; modulo_mem_dados:ram_dados|ram_rtl_0 ; RAM  ;
+-------------------------------------+--------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |unidade_processamento|modulo_output_v2:exit|valor_registrado[16]                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |unidade_processamento|modulo_output_v2:exit|valor_registrado[4]                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |unidade_processamento|pc_interrup[7]                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |unidade_processamento|pc_retorno_so[9]                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |unidade_processamento|modulo_interrupcao:inter|timer[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |unidade_processamento|modulo_input:enter|debouncer_continue[2]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |unidade_processamento|modulo_input:enter|debouncer[1]                                       ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |unidade_processamento|modulo_input:enter|out[11]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |unidade_processamento|qual_interrupcao[1]                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |unidade_processamento|modulo_pc_v2:pc|instrucao_atual[6]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS_VALUE[5]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |unidade_processamento|multiplex_destino:mdest|escolhido_multiplexador_destino[0]            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |unidade_processamento|multiplex_jr:mjr|escolhido_multiplexador_jump_reg[7]                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |unidade_processamento|unidade_controle_ula:ucula|Mux1                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |unidade_processamento|banco_registradores:br|Mux47                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |unidade_processamento|banco_registradores:br|Mux29                                          ;
; 7:1                ; 19 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; No         ; |unidade_processamento|multiplex_pc:mpc|escolhido_multiplexador_pc[13]                       ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |unidade_processamento|multiplex_pc:mpc|escolhido_multiplexador_pc[12]                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |unidade_processamento|multiplex_pc:mpc|escolhido_multiplexador_pc[0]                        ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |unidade_processamento|modulo_ula:ula|Mux23                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |unidade_processamento|modulo_ula:ula|Mux15                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |unidade_processamento|modulo_ula:ula|Mux27                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; No         ; |unidade_processamento|modulo_ula:ula|Mux4                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |unidade_processamento|modulo_ula:ula|Mux29                                                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |unidade_processamento|modulo_ula:ula|Mux2                                                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |unidade_processamento|modulo_ula:ula|Mux0                                                   ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|out[6] ;
; 65:1               ; 3 bits    ; 129 LEs       ; 84 LEs               ; 45 LEs                 ; No         ; |unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|out[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0|altsyncram_g9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |unidade_processamento ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; DATA_WIDTH       ; 32    ; Signed Integer                                             ;
; INSTR_ADDR_WIDTH ; 13    ; Signed Integer                                             ;
; DATA_ADDR_WIDTH  ; 13    ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: banco_registradores:br ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                            ;
; DATA_ADDR_WIDTH ; 13    ; Signed Integer                            ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_ula:ula ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_mem_dados:ram_dados ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; ADDR_WIDTH     ; 13    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_memtoreg:mult_mrm ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_ALUSrc:mas ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_pc_v2:pc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_mem_instrucoes:rom ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
; ADDR_WIDTH     ; 13    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_branch:branch ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_jump:jump ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_jump:mj ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_entrada:mentr ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_saida:msaid ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_jal:mjal ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 13    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_jr:mjr ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                       ;
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_offset_base:offset_base_module ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplex_pc:mpc ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 13    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                                              ;
; FUNC_SET       ; 0001  ; Unsigned Binary                                              ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                                              ;
; MODE_SET       ; 0011  ; Unsigned Binary                                              ;
; Print_String   ; 0100  ; Unsigned Binary                                              ;
; LINE2          ; 0101  ; Unsigned Binary                                              ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                                              ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                                              ;
; RESET1         ; 1000  ; Unsigned Binary                                              ;
; RESET2         ; 1001  ; Unsigned Binary                                              ;
; RESET3         ; 1010  ; Unsigned Binary                                              ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                                              ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_interrupcao:inter ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Untyped                              ;
; WIDTHAD_A                          ; 13                   ; Untyped                              ;
; NUMWORDS_A                         ; 8192                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Untyped                              ;
; WIDTHAD_B                          ; 13                   ; Untyped                              ;
; NUMWORDS_B                         ; 8192                 ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_g9d1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_ula:ula|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_ula:ula|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 14             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulo_output_v2:exit|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 32                                              ;
;     -- NUMWORDS_B                         ; 8192                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 1                             ;
; Entity Instance                       ; modulo_ula:ula|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                            ;
;     -- LPM_WIDTHB                     ; 32                            ;
;     -- LPM_WIDTHP                     ; 64                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tela_lcd:tlcd|lcdlab3:lcd"                                                                                                   ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; KEY    ; Input ; Info     ; Stuck at GND                                                                                                                ;
; GPIO_0 ; Bidir ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (1 bits) it drives; bit(s) "GPIO_0[35..1]" have no fanouts ;
; GPIO_0 ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; GPIO_1 ; Bidir ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (1 bits) it drives; bit(s) "GPIO_1[35..1]" have no fanouts ;
; GPIO_1 ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tela_lcd:tlcd"                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; switches ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "switches[17..14]" will be connected to GND. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplex_saida:msaid"                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplex_jump:mj"                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jump ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulo_jump:jump"                                                                                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; instrucao ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (32 bits) it drives.  The 19 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "multiplex_ALUSrc:mas"   ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; imediato[31..16] ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "banco_registradores:br"                                                                                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_offset_base     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clear_offset_base[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "modulo_input:enter"                    ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; saida_botao_continue ; Output ; Info     ; Explicitly unconnected ;
+----------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulo_output_v2:exit"                                                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_in ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; pc        ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (10 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 102                         ;
; cycloneiii_ff         ; 1292                        ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 1142                        ;
;     ENA SCLR          ; 26                          ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 16                          ;
;     plain             ; 57                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 13383                       ;
;     arith             ; 1822                        ;
;         2 data inputs ; 134                         ;
;         3 data inputs ; 1688                        ;
;     normal            ; 11561                       ;
;         0 data inputs ; 216                         ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 1969                        ;
;         3 data inputs ; 536                         ;
;         4 data inputs ; 8811                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 150.70                      ;
; Average LUT depth     ; 98.87                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 26 11:02:43 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-Processador -c Projeto-Processador
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulos/unidade_processamento.v
    Info (12023): Found entity 1: unidade_processamento File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/unidade_pc_output.v
    Info (12023): Found entity 1: unidade_pc_output File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_pc_output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/unidade_controle_ula.v
    Info (12023): Found entity 1: unidade_controle_ula File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle_ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/unidade_controle.v
    Info (12023): Found entity 1: unidade_controle File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/tela_lcd.v
    Info (12023): Found entity 1: tela_lcd File: C:/Users/ferna/workspace/FerM32bIPS/modulos/tela_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/reset_delay.v
    Info (12023): Found entity 1: reset_Delay File: C:/Users/ferna/workspace/FerM32bIPS/modulos/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_saida.v
    Info (12023): Found entity 1: multiplex_saida File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_saida.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_regdst.v
    Info (12023): Found entity 1: multiplex_regdst File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_regdst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_pc.v
    Info (12023): Found entity 1: multiplex_pc File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_memtoreg.v
    Info (12023): Found entity 1: multiplex_memtoreg File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_memtoreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_jump.v
    Info (12023): Found entity 1: multiplex_jump File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_jr.v
    Info (12023): Found entity 1: multiplex_jr File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_offset_base.v
    Info (12023): Found entity 1: modulo_offset_base File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_offset_base.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_jal.v
    Info (12023): Found entity 1: multiplex_jal File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_jal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_mem_instrucoes.v
    Info (12023): Found entity 1: modulo_mem_instrucoes File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_mem_dados.v
    Info (12023): Found entity 1: modulo_mem_dados File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_dados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_interrupcao.v
    Info (12023): Found entity 1: modulo_interrupcao File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_interrupcao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_entrada.v
    Info (12023): Found entity 1: multiplex_entrada File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_entrada.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_destino.v
    Info (12023): Found entity 1: multiplex_destino File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_destino.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplex_alusrc.v
    Info (12023): Found entity 1: multiplex_ALUSrc File: C:/Users/ferna/workspace/FerM32bIPS/modulos/multiplex_ALUSrc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_ula.v
    Info (12023): Found entity 1: modulo_ula File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_jump.v
    Info (12023): Found entity 1: modulo_jump File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_input.v
    Info (12023): Found entity 1: modulo_input File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_branch.v
    Info (12023): Found entity 1: modulo_branch File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_branch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/lcdlab3.v
    Info (12023): Found entity 1: lcdlab3 File: C:/Users/ferna/workspace/FerM32bIPS/modulos/lcdlab3.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file modulos/display_lcd.v
    Info (12023): Found entity 1: display_lcd File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 40
    Info (12023): Found entity 2: LCD_display_string File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file modulos/display_7segmentos.v
    Info (12023): Found entity 1: display_7segmentos File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_7segmentos.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file modulos/debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/ferna/workspace/FerM32bIPS/modulos/debounce.v Line: 1
    Info (12023): Found entity 2: clock_div File: C:/Users/ferna/workspace/FerM32bIPS/modulos/debounce.v Line: 45
    Info (12023): Found entity 3: my_dff File: C:/Users/ferna/workspace/FerM32bIPS/modulos/debounce.v Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file modulos/bne_or_beq.v
    Info (12023): Found entity 1: bne_or_beq File: C:/Users/ferna/workspace/FerM32bIPS/modulos/bne_or_beq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/bcd.v
    Info (12023): Found entity 1: bcd File: C:/Users/ferna/workspace/FerM32bIPS/modulos/bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/banco_registradores.v
    Info (12023): Found entity 1: banco_registradores File: C:/Users/ferna/workspace/FerM32bIPS/modulos/banco_registradores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_pc_v2.v
    Info (12023): Found entity 1: modulo_pc_v2 File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_pc_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/modulo_output_v2.v
    Info (12023): Found entity 1: modulo_output_v2 File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 1
Info (12127): Elaborating entity "unidade_processamento" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at unidade_processamento.v(152): truncated value with size 32 to match size of target (13) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 152
Warning (10230): Verilog HDL assignment warning at unidade_processamento.v(165): truncated value with size 32 to match size of target (13) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 165
Info (12128): Elaborating entity "modulo_output_v2" for hierarchy "modulo_output_v2:exit" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 213
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(61): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 61
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(62): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 62
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 70
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(71): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(72): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(73): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(79): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 79
Warning (10230): Verilog HDL assignment warning at modulo_output_v2.v(80): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 80
Info (12128): Elaborating entity "display_7segmentos" for hierarchy "modulo_output_v2:exit|display_7segmentos:bcd_1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 97
Info (12128): Elaborating entity "modulo_input" for hierarchy "modulo_input:enter" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 229
Warning (10230): Verilog HDL assignment warning at modulo_input.v(37): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 37
Warning (10230): Verilog HDL assignment warning at modulo_input.v(45): truncated value with size 32 to match size of target (4) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 45
Warning (10230): Verilog HDL assignment warning at modulo_input.v(59): truncated value with size 32 to match size of target (26) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 59
Warning (10230): Verilog HDL assignment warning at modulo_input.v(70): truncated value with size 32 to match size of target (26) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 70
Warning (10230): Verilog HDL assignment warning at modulo_input.v(82): truncated value with size 32 to match size of target (26) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at modulo_input.v(90): inferring latch(es) for variable "resultado", which holds its previous value in one or more paths through the always construct File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[0]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[1]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[2]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[3]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[4]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[5]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[6]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[7]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[8]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[9]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[10]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[11]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[12]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (10041): Inferred latch for "resultado[13]" at modulo_input.v(90) File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_input.v Line: 90
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:uc" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 258
Warning (10036): Verilog HDL or VHDL warning at unidade_controle.v(34): object "reg_mem_read" assigned a value but never read File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle.v Line: 34
Warning (10270): Verilog HDL Case Statement warning at unidade_controle.v(84): incomplete case statement has no default case item File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle.v Line: 84
Info (12128): Elaborating entity "unidade_controle_ula" for hierarchy "unidade_controle_ula:ucula" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 266
Warning (10270): Verilog HDL Case Statement warning at unidade_controle_ULA.v(34): incomplete case statement has no default case item File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle_ULA.v Line: 34
Warning (10270): Verilog HDL Case Statement warning at unidade_controle_ULA.v(24): incomplete case statement has no default case item File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_controle_ULA.v Line: 24
Info (12128): Elaborating entity "banco_registradores" for hierarchy "banco_registradores:br" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 284
Info (12128): Elaborating entity "modulo_ula" for hierarchy "modulo_ula:ula" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 295
Info (12128): Elaborating entity "modulo_mem_dados" for hierarchy "modulo_mem_dados:ram_dados" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 308
Info (12128): Elaborating entity "multiplex_memtoreg" for hierarchy "multiplex_memtoreg:mult_mrm" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 317
Info (12128): Elaborating entity "multiplex_ALUSrc" for hierarchy "multiplex_ALUSrc:mas" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 326
Info (12128): Elaborating entity "multiplex_regdst" for hierarchy "multiplex_regdst:mrd" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 333
Info (12128): Elaborating entity "modulo_pc_v2" for hierarchy "modulo_pc_v2:pc" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 346
Info (12128): Elaborating entity "modulo_mem_instrucoes" for hierarchy "modulo_mem_instrucoes:rom" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 355
Warning (10850): Verilog HDL warning at modulo_mem_instrucoes.v(21): number of words (4000) in memory file does not match the number of elements in the address range [0:8191] File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v Line: 21
Warning (10030): Net "rom.data_a" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v Line: 16
Warning (10030): Net "rom.waddr_a" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v Line: 16
Warning (10030): Net "rom.we_a" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_mem_instrucoes.v Line: 16
Info (12128): Elaborating entity "modulo_branch" for hierarchy "modulo_branch:branch" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 365
Info (12128): Elaborating entity "modulo_jump" for hierarchy "modulo_jump:jump" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 372
Info (12128): Elaborating entity "multiplex_jump" for hierarchy "multiplex_jump:mj" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 381
Info (12128): Elaborating entity "bne_or_beq" for hierarchy "bne_or_beq:bob" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 388
Info (12128): Elaborating entity "multiplex_entrada" for hierarchy "multiplex_entrada:mentr" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 398
Info (12128): Elaborating entity "multiplex_saida" for hierarchy "multiplex_saida:msaid" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 408
Info (12128): Elaborating entity "multiplex_destino" for hierarchy "multiplex_destino:mdest" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 415
Info (12128): Elaborating entity "multiplex_jal" for hierarchy "multiplex_jal:mjal" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 426
Info (12128): Elaborating entity "multiplex_jr" for hierarchy "multiplex_jr:mjr" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 437
Info (12128): Elaborating entity "modulo_offset_base" for hierarchy "modulo_offset_base:offset_base_module" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 450
Info (12128): Elaborating entity "multiplex_pc" for hierarchy "multiplex_pc:mpc" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 464
Info (12128): Elaborating entity "tela_lcd" for hierarchy "tela_lcd:tlcd" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 480
Info (12128): Elaborating entity "bcd" for hierarchy "tela_lcd:tlcd|bcd:bcd_1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/tela_lcd.v Line: 63
Info (12128): Elaborating entity "lcdlab3" for hierarchy "tela_lcd:tlcd|lcdlab3:lcd" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/tela_lcd.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(29): object "RST" assigned a value but never read File: C:/Users/ferna/workspace/FerM32bIPS/modulos/lcdlab3.v Line: 29
Info (12128): Elaborating entity "reset_Delay" for hierarchy "tela_lcd:tlcd|lcdlab3:lcd|reset_Delay:r0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/lcdlab3.v Line: 34
Info (12128): Elaborating entity "display_lcd" for hierarchy "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/lcdlab3.v Line: 71
Info (12128): Elaborating entity "LCD_display_string" for hierarchy "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 101
Info (12128): Elaborating entity "modulo_interrupcao" for hierarchy "modulo_interrupcao:inter" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 492
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "endereco_do_jump[31]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[30]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[29]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[28]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[27]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[26]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[25]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[24]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[23]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[22]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[21]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[20]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[19]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[18]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[17]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[16]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[15]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[14]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
    Warning (12110): Net "endereco_do_jump[13]" is missing source, defaulting to GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 95
Warning (276027): Inferred dual-clock RAM node "modulo_mem_dados:ram_dados|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 359
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram1" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 460
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram2" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 491
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram3" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 523
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram4" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 554
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram5" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 594
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram6" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 766
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram7" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 876
    Info (276004): RAM logic "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|LCD_display_string:u1|Ram8" is uninferred due to inappropriate RAM size File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 1014
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/ferna/workspace/FerM32bIPS/db/Projeto-Processador.ram0_modulo_mem_instrucoes_3393ee91.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "modulo_mem_dados:ram_dados|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 15 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_ula:ula|Div0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulo_ula:ula|Mult0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod2" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod3" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Div1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod4" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Div2" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod5" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Div3" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod6" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod7" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Div4" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Mod1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulo_output_v2:exit|Div0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 62
Info (12130): Elaborated megafunction instantiation "modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "modulo_mem_dados:ram_dados|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf
    Info (12023): Found entity 1: altsyncram_g9d1 File: C:/Users/ferna/workspace/FerM32bIPS/db/altsyncram_g9d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "modulo_ula:ula|lpm_divide:Div0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 41
Info (12133): Instantiated megafunction "modulo_ula:ula|lpm_divide:Div0" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/ferna/workspace/FerM32bIPS/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/ferna/workspace/FerM32bIPS/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "modulo_ula:ula|lpm_mult:Mult0" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 40
Info (12133): Instantiated megafunction "modulo_ula:ula|lpm_mult:Mult0" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_ula.v Line: 40
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/ferna/workspace/FerM32bIPS/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod2" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 70
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod2" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod3" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod3" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_6bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_a7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Div1" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Div1" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 71
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod4" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod4" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_gcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Div2" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Div2" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod5" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod5" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_7af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Div3" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Div3" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_dkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf
    Info (12023): Found entity 1: alt_u_div_v9f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_v9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod6" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 79
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod6" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_vam.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/ferna/workspace/FerM32bIPS/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/ferna/workspace/FerM32bIPS/db/alt_u_div_s6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulo_output_v2:exit|lpm_divide:Mod7" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 80
Info (12133): Instantiated megafunction "modulo_output_v2:exit|lpm_divide:Mod7" with the following parameter: File: C:/Users/ferna/workspace/FerM32bIPS/modulos/modulo_output_v2.v Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: C:/Users/ferna/workspace/FerM32bIPS/db/lpm_divide_2bm.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "modulo_ula:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/ferna/workspace/FerM32bIPS/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "modulo_ula:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/ferna/workspace/FerM32bIPS/db/mult_7dt.tdf Line: 91
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[0]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[1]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[2]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[3]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[4]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[5]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[6]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
    Warning (13010): Node "tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|DATA_BUS[7]~synth" File: C:/Users/ferna/workspace/FerM32bIPS/modulos/display_lcd.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 33
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 34
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/ferna/workspace/FerM32bIPS/modulos/unidade_processamento.v Line: 35
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'Projeto-Processador.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: modulo_input:enter|reg_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register modulo_output_v2:exit|valor_display_2[0] is being clocked by modulo_input:enter|reg_clock
Warning (332060): Node: sw[13] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch modulo_input:enter|resultado[1] is being clocked by sw[13]
Warning (332060): Node: tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|CLK_400HZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|CHAR_COUNT[0] is being clocked by tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|CLK_400HZ
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000      CLK_50M
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 14440 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings
    Info: Peak virtual memory: 5029 megabytes
    Info: Processing ended: Mon Jan 26 11:08:00 2026
    Info: Elapsed time: 00:05:17
    Info: Total CPU time (on all processors): 00:05:01


