memory[0] = 16'b1111111111111111; // NOP
memory[1] = 16'b1000000100001010; // LI r1 10
memory[2] = 16'b1000001000010100; // LI r2 20
memory[3] = 16'b1000011111111111; // LI r7 -1
memory[4] = 16'b1101000101010000; // CMP r1 r2
memory[5] = 16'b1011101000000010; // BLE 2
memory[6] = 16'b0111100000000000; // ST r7 0(r0)
memory[7] = 16'b1100000011110000; // HLT
memory[8] = 16'b1000000100010100; // LI r1 20
memory[9] = 16'b1000001000001010; // LI r2 10
memory[10] = 16'b1101000101010000; // CMP r1 r2
memory[11] = 16'b1011101000000001; // BLE 1
memory[12] = 16'b1010000000000010; // B 2
memory[13] = 16'b0111100000000001; // ST r7 1(r0)
memory[14] = 16'b1100000011110000; // HLT
memory[15] = 16'b1000000100001010; // LI r1 10
memory[16] = 16'b1000001000001010; // LI r2 10
memory[17] = 16'b1101000101010000; // CMP r1 r2
memory[18] = 16'b1011101000000010; // BLE 2
memory[19] = 16'b0111100000000010; // ST r7 2(r0)
memory[20] = 16'b1100000011110000; // HLT
memory[21] = 16'b1000000111110110; // LI r1 -10
memory[22] = 16'b1000001011101100; // LI r2 -20
memory[23] = 16'b1101000101010000; // CMP r1 r2
memory[24] = 16'b1011101000000001; // BLE 1
memory[25] = 16'b1010000000000010; // B 2
memory[26] = 16'b0111100000000011; // ST r7 3(r0)
memory[27] = 16'b1100000011110000; // HLT
memory[28] = 16'b1000000111101100; // LI r1 -20
memory[29] = 16'b1000001011110110; // LI r2 -10
memory[30] = 16'b1101000101010000; // CMP r1 r2
memory[31] = 16'b1011101000000010; // BLE 2
memory[32] = 16'b0111100000000100; // ST r7 4(r0)
memory[33] = 16'b1100000011110000; // HLT
memory[34] = 16'b1000000111110110; // LI r1 -10
memory[35] = 16'b1000001011110110; // LI r2 -10
memory[36] = 16'b1101000101010000; // CMP r1 r2
memory[37] = 16'b1011101000000010; // BLE 2
memory[38] = 16'b0111100000000101; // ST r7 5(r0)
memory[39] = 16'b1100000011110000; // HLT
memory[40] = 16'b1000000100001010; // LI r1 10
memory[41] = 16'b1000001011110110; // LI r2 -10
memory[42] = 16'b1101000101010000; // CMP r1 r2
memory[43] = 16'b1011101000000001; // BLE 1
memory[44] = 16'b1010000000000010; // B 2
memory[45] = 16'b0111100000000110; // ST r7 6(r0)
memory[46] = 16'b1100000011110000; // HLT
memory[47] = 16'b1000000111110110; // LI r1 -10
memory[48] = 16'b1000001000001010; // LI r2 10
memory[49] = 16'b1101000101010000; // CMP r1 r2
memory[50] = 16'b1011101000000010; // BLE 2
memory[51] = 16'b0111100000000111; // ST r7 7(r0)
memory[52] = 16'b1100000011110000; // HLT
memory[53] = 16'b0000100000100000; // LD r1 32(r0)
memory[54] = 16'b0001000000100001; // LD r2 33(r0)
memory[55] = 16'b1101000101010000; // CMP r1 r2
memory[56] = 16'b1011101000000010; // BLE 2
memory[57] = 16'b0111100000001000; // ST r7 8(r0)
memory[58] = 16'b1100000011110000; // HLT
memory[59] = 16'b0000100000100001; // LD r1 33(r0)
memory[60] = 16'b0001000000100000; // LD r2 32(r0)
memory[61] = 16'b1101000101010000; // CMP r1 r2
memory[62] = 16'b1011101000000001; // BLE 1
memory[63] = 16'b1010000000000010; // B 2
memory[64] = 16'b0111100000001001; // ST r7 9(r0)
memory[65] = 16'b1100000011110000; // HLT
memory[66] = 16'b0000100000100000; // LD r1 32(r0)
memory[67] = 16'b0001000000100000; // LD r2 32(r0)
memory[68] = 16'b1101000101010000; // CMP r1 r2
memory[69] = 16'b1011101000000010; // BLE 2
memory[70] = 16'b0111100000001010; // ST r7 10(r0)
memory[71] = 16'b1100000011110000; // HLT
memory[72] = 16'b0000100000100010; // LD r1 34(r0)
memory[73] = 16'b0001000000100011; // LD r2 35(r0)
memory[74] = 16'b1101000101010000; // CMP r1 r2
memory[75] = 16'b1011101000000001; // BLE 1
memory[76] = 16'b1010000000000010; // B 2
memory[77] = 16'b0111100000001011; // ST r7 11(r0)
memory[78] = 16'b1100000011110000; // HLT
memory[79] = 16'b0000100000100011; // LD r1 35(r0)
memory[80] = 16'b0001000000100010; // LD r2 34(r0)
memory[81] = 16'b1101000101010000; // CMP r1 r2
memory[82] = 16'b1011101000000010; // BLE 2
memory[83] = 16'b0111100000001100; // ST r7 12(r0)
memory[84] = 16'b1100000011110000; // HLT
memory[85] = 16'b0000100000100010; // LD r1 34(r0)
memory[86] = 16'b0001000000100010; // LD r2 34(r0)
memory[87] = 16'b1101000101010000; // CMP r1 r2
memory[88] = 16'b1011101000000010; // BLE 2
memory[89] = 16'b0111100000001101; // ST r7 13(r0)
memory[90] = 16'b1100000011110000; // HLT
memory[91] = 16'b0000100000100000; // LD r1 32(r0)
memory[92] = 16'b0001000000100010; // LD r2 34(r0)
memory[93] = 16'b1101000101010000; // CMP r1 r2
memory[94] = 16'b1011101000000001; // BLE 1
memory[95] = 16'b1010000000000010; // B 2
memory[96] = 16'b0111100000001110; // ST r7 14(r0)
memory[97] = 16'b1100000011110000; // HLT
memory[98] = 16'b0000100000100010; // LD r1 34(r0)
memory[99] = 16'b0001000000100000; // LD r2 32(r0)
memory[100] = 16'b1101000101010000; // CMP r1 r2
memory[101] = 16'b1011101000000010; // BLE 2
memory[102] = 16'b0111100000001111; // ST r7 15(r0)
memory[103] = 16'b1100000011110000; // HLT
memory[104] = 16'b0111100000010000; // ST r7 16(r0)
memory[105] = 16'b1100000011110000; // HLT
