{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/74-openroad-fillinsertion/SARSA_WInd_e9.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/74-openroad-fillinsertion/SARSA_WInd_e9.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/75-odb-cellfrequencytables/SARSA_WInd_e9.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/75-odb-cellfrequencytables/SARSA_WInd_e9.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/74-openroad-fillinsertion/SARSA_WInd_e9.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_tt_025C_1v80/SARSA_WInd_e9__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_ss_100C_1v60/SARSA_WInd_e9__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_ff_n40C_1v95/SARSA_WInd_e9__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_tt_025C_1v80/SARSA_WInd_e9__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_ss_100C_1v60/SARSA_WInd_e9__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_ff_n40C_1v95/SARSA_WInd_e9__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_tt_025C_1v80/SARSA_WInd_e9__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_ss_100C_1v60/SARSA_WInd_e9__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_ff_n40C_1v95/SARSA_WInd_e9__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/76-openroad-rcx/nom/SARSA_WInd_e9.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/76-openroad-rcx/min/SARSA_WInd_e9.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/76-openroad-rcx/max/SARSA_WInd_e9.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_tt_025C_1v80/SARSA_WInd_e9__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_ss_100C_1v60/SARSA_WInd_e9__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/nom_ff_n40C_1v95/SARSA_WInd_e9__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_tt_025C_1v80/SARSA_WInd_e9__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_ss_100C_1v60/SARSA_WInd_e9__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/min_ff_n40C_1v95/SARSA_WInd_e9__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_tt_025C_1v80/SARSA_WInd_e9__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_ss_100C_1v60/SARSA_WInd_e9__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/77-openroad-stapostpnr/max_ff_n40C_1v95/SARSA_WInd_e9__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/79-magic-streamout/SARSA_WInd_e9.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/79-magic-streamout/SARSA_WInd_e9.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/79-magic-streamout/SARSA_WInd_e9.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/80-klayout-streamout/SARSA_WInd_e9.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/28-yosys-jsonheader/SARSA_WInd_e9.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/51-odb-writeverilogheader/SARSA_WInd_e9.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 447,
        "design__inferred_latch__count": 0,
        "design__instance__count": 483,
        "design__instance__area": 663.136,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.5942251820888487e-06,
        "power__switching__total": 4.544505827652756e-06,
        "power__leakage__total": 2.348245820016359e-09,
        "power__total": 6.141079211374745e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.162074358521445,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.83236930815007,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.571298136079818,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 3.800104782852028,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.018344881688525,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.146938576576359,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.016656898554145,
        "timing__setup__ws": 3.790037280179998,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 10,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 483,
        "design__instance__area__stdcell": 663.136,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0198874,
        "design__instance__utilization__stdcell": 0.0198874,
        "design__instance__count__class:multi_input_combinational_cell": 5,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2954,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 830036,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 505.298,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 1,
        "design__instance__count__class:antenna_cell": 1,
        "route__net": 17,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 5,
        "route__wirelength__iter:1": 479,
        "route__drc_errors__iter:2": 1,
        "route__wirelength__iter:2": 478,
        "route__drc_errors__iter:3": 0,
        "route__wirelength__iter:3": 478,
        "route__drc_errors": 0,
        "route__wirelength": 478,
        "route__vias": 77,
        "route__vias__singlecut": 77,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 180.6,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.159650519545532,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.847006044831473,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.56437656145934,
        "timing__setup__ws__corner:min_ss_100C_1v60": 3.8267732288361787,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.016656898554145,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.163098539290627,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.1645781335573915,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.823945823779401,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.577019781621345,
        "timing__setup__ws__corner:max_ss_100C_1v60": 3.790037280179998,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.020228264080765,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.140582327536007,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 5.97164e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 5.36035e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 9.6929e-08,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 5.36035e-06,
        "design_powergrid__voltage__worst": 5.36035e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 5.97164e-06,
        "design_powergrid__drop__worst__net:VPWR": 5.97164e-06,
        "design_powergrid__voltage__worst__net:VGND": 5.36035e-06,
        "design_powergrid__drop__worst__net:VGND": 5.36035e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.15e-07,
        "ir__drop__worst": 5.97e-06
    }
}