INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/whdck/Desktop/¿Œπ›º≥/AI_SEMICON/ACC_POOL/SIM/TB/tb_acc_active.sv" into library work
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Accumulator_x16
INFO: [VRFC 10-311] analyzing module fc_controller
INFO: [VRFC 10-311] analyzing module rams_sp_rf_rst
INFO: [VRFC 10-311] analyzing module fc_weight_buf
INFO: [VRFC 10-311] analyzing module rams_sp_rf_rst
WARNING: [VRFC 10-3609] overwriting previous definition of module 'rams_sp_rf_rst' [..\..\FullyConnected\RTL/rams_sp_rf_rst.sv:1]
INFO: [VRFC 10-311] analyzing module ifmap_buf
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-311] analyzing module pe_1x120
INFO: [VRFC 10-311] analyzing module FullyConnected
INFO: [VRFC 10-311] analyzing module ACC_ACTIVE
INFO: [VRFC 10-311] analyzing module Top_ACPO
INFO: [VRFC 10-311] analyzing module ACC_POOL
INFO: [VRFC 10-311] analyzing module tb_acc_active
