verilog work "/home/saul/Projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/imports/counter/counter.v"
verilog work "/home/saul/Projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/new/top.v"
verilog work "/home/saul/Projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sim_1/imports/counter/counter_tb.v"
verilog work /work/installs/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
