set_property IOSTANDARD LVDS [get_ports clkp]
set_property IOSTANDARD LVDS [get_ports clkn]
set_property PACKAGE_PIN F23 [get_ports clkp]
set_property PACKAGE_PIN C4 [get_ports reset_n]
create_clock -name clk -period 3.333 [get_ports clkp]

set_property IOSTANDARD LVCMOS33 [get_ports reset_n]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_BUFG]
