#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 27 00:59:31 2021
# Process ID: 16708
# Current directory: C:/Users/liang/Desktop/OrgLab/lab4/simCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5088 C:\Users\liang\Desktop\OrgLab\lab4\simCPU\simCPU.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab4/simCPU/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab4/simCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  simCPU_SCPUC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips simCPU_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
open_wave_config C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg
source tb.tcl
current_wave_config {sim_successful.wcfg}
add_wave {{/tb/u/simCPU_i/SCPUC_0/INT0}} 
restart
run 100 ns
run 100 ns
save_wave_config {C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg
source tb.tcl
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  simCPU_SCPUC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips simCPU_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
open_wave_config C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg
source tb.tcl
current_wave_config {sim_successful.wcfg}
add_wave {{/tb/u/simCPU_i/SCPUC_0/inst/CONTROL/INT0}} 
restart
run 100 ns
run 100 ns
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  simCPU_SCPUC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips simCPU_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.srcs/sources_1/bd/simCPU/simCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg
source tb.tcl
current_wave_config {sim_successful.wcfg}
add_wave {{/tb/u/simCPU_i/INT0}} 
restart
run 140 ns
run 140 ns
save_wave_config {C:/Users/liang/Desktop/OrgLab/lab4/sim_successful.wcfg}
close_sim
