 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : ibex_top
Version: O-2018.06-SP1
Date   : Mon Apr 14 07:41:22 2025
****************************************

Operating Conditions: ss0p72vm40c   Library: saed14hvt_ss0p72vm40c
Wire Load Model Mode: top

  Startpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U4751/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.06 r
  U4714/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.08 f
  U4694/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.10 r
  U4683/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.11 f
  U4673/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.13 r
  U5966/X (SAEDHVT14_AN2B_MM_1)                           0.02       0.15 r
  U3807/X (SAEDHVT14_INV_0P5)                             0.01       0.16 f
  U3790/X (SAEDHVT14_NR2_MM_0P5)                          0.08       0.24 r
  U3527/X (SAEDHVT14_INV_S_1)                             0.02       0.27 f
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/SE (SAEDHVT14_LDNR2PQ_1)
                                                          0.01       0.27 f
  data arrival time                                                  0.27

  clock clk_i (fall edge)                                 3.12       3.12
  clock network delay (ideal)                             0.00       3.12
  clock uncertainty                                      -0.20       2.92
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G (SAEDHVT14_LDNR2PQ_1)
                                                          0.00       2.92 f
  time borrowed from endpoint                             0.00       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.65

  Time Borrowing Information
  --------------------------------------------------------------
  clk_i nominal pulse width                               3.12   
  library setup time                                     -0.01   
  --------------------------------------------------------------
  max time borrow                                         3.12   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_busy_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/cs_registers_i/u_mie_csr/rdata_q_reg[5]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.04       0.04 f
  U4751/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.06 r
  U4714/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.08 f
  U4694/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.10 r
  U4683/X (SAEDHVT14_ND2_CDC_1)                           0.02       0.11 f
  U4673/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.13 r
  U5966/X (SAEDHVT14_AN2B_MM_1)                           0.02       0.15 r
  U3807/X (SAEDHVT14_INV_0P5)                             0.01       0.16 f
  U8767/X (SAEDHVT14_NR2_MM_0P5)                          0.02       0.18 r
  U8770/X (SAEDHVT14_OAI21_0P5)                           0.02       0.20 f
  core_busy_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.01       0.21 f
  data arrival time                                                  0.21

  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       6.05 r
  library setup time                                      0.01       6.06
  data required time                                                 6.06
  --------------------------------------------------------------------------
  data required time                                                 6.06
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        5.85


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6719/X (SAEDHVT14_OR2_0P5)                             0.03     195.85 f
  U6720/X (SAEDHVT14_INV_0P5)                             0.02     195.87 r
  U10069/X (SAEDHVT14_AO21B_0P5)                          0.02     195.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.90 r
  data arrival time                                                195.90

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                     -0.08       5.97
  data required time                                                 5.97
  --------------------------------------------------------------------------
  data required time                                                 5.97
  data arrival time                                               -195.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.92 r
  U4089/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.92 r
  U4084/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.92 r
  U4082/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.92 r
  U4083/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U5574/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U5552/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U5573/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02     195.84 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01     195.85 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01     195.86 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01     195.87 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.02     195.89 f
  U3298/X (SAEDHVT14_INV_0P5)                             0.01     195.90 r
  U3346/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.92 r
  U5482/X (SAEDHVT14_OAI22_0P5)                           0.03     195.95 f
  U5486/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.96 r
  U6896/X (SAEDHVT14_OAI21_0P5)                           0.01     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.93


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U5683/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U9897/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.92 r
  U5498/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U9902/X (SAEDHVT14_OR4_1)                               0.02     195.95 f
  U9903/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U5683/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U9897/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.92 r
  U5498/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U9902/X (SAEDHVT14_OR4_1)                               0.02     195.95 f
  U9957/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U4101/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U4100/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U4103/X (SAEDHVT14_INV_0P5)                             0.03     195.90 f
  U5565/X (SAEDHVT14_AO222_1)                             0.06     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3572/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5609/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3380/X (SAEDHVT14_INV_S_1)                             0.01     195.88 r
  U3300/X (SAEDHVT14_INV_S_0P75)                          0.01     195.89 f
  U6750/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.91 r
  U9912/X (SAEDHVT14_OAI21_0P5)                           0.02     195.93 f
  U9913/X (SAEDHVT14_AOI21_0P5)                           0.01     195.94 r
  U5125/X (SAEDHVT14_AN3_0P5)                             0.02     195.96 r
  U9961/X (SAEDHVT14_OAI21_0P5)                           0.01     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3572/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5609/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3380/X (SAEDHVT14_INV_S_1)                             0.01     195.88 r
  U3300/X (SAEDHVT14_INV_S_0P75)                          0.01     195.89 f
  U6750/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.91 r
  U9912/X (SAEDHVT14_OAI21_0P5)                           0.02     195.93 f
  U9913/X (SAEDHVT14_AOI21_0P5)                           0.01     195.94 r
  U5125/X (SAEDHVT14_AN3_0P5)                             0.02     195.96 r
  U9914/X (SAEDHVT14_OAI21_0P5)                           0.01     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U5683/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U6823/X (SAEDHVT14_OR3_0P5)                             0.02     195.93 f
  U3311/X (SAEDHVT14_OR3_1)                               0.02     195.95 f
  U5500/X (SAEDHVT14_OAI21_0P5)                           0.01     195.96 r
  U3357/X (SAEDHVT14_OAI21_0P5)                           0.01     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02     195.84 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01     195.85 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01     195.86 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01     195.87 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.02     195.89 f
  U3298/X (SAEDHVT14_INV_0P5)                             0.01     195.90 r
  U3346/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.92 r
  U3334/X (SAEDHVT14_OA21B_1)                             0.02     195.94 f
  U9792/X (SAEDHVT14_OR4_1)                               0.03     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]/D (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]/CK (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.01       6.06
  data required time                                                 6.06
  --------------------------------------------------------------------------
  data required time                                                 6.06
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3293/X (SAEDHVT14_BUF_S_1P5)                           0.03     195.91 r
  U4099/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3324/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4098/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4102/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3567/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.91 r
  U4097/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.03       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U6876/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U6877/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.91 f
  U6879/X (SAEDHVT14_OR3_0P5)                             0.02     195.93 f
  U6889/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 r
  U9801/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.96 f
  U9807/X (SAEDHVT14_OR4_1)                               0.02     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.01       6.06
  data required time                                                 6.06
  --------------------------------------------------------------------------
  data required time                                                 6.06
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02     195.84 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01     195.85 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01     195.86 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01     195.87 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.02     195.89 f
  U3298/X (SAEDHVT14_INV_0P5)                             0.01     195.90 r
  U3346/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.92 r
  U9789/X (SAEDHVT14_AOI21_0P5)                           0.02     195.94 f
  U9790/X (SAEDHVT14_OR4_1)                               0.03     195.97 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[22]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.98 f
  data arrival time                                                195.98

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[22]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3333/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4789/X (SAEDHVT14_AO222_1)                             0.04     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 r
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.87 f
  U3333/X (SAEDHVT14_BUF_S_3)                             0.03     195.90 f
  U5567/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3329/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.91 f
  U4080/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6719/X (SAEDHVT14_OR2_0P5)                             0.03     195.85 f
  U3461/X (SAEDHVT14_INV_0P5)                             0.02     195.87 r
  U9193/X (SAEDHVT14_AO21B_0P5)                           0.02     195.90 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.90 r
  data arrival time                                                195.90

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[25]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                     -0.07       5.98
  data required time                                                 5.98
  --------------------------------------------------------------------------
  data required time                                                 5.98
  data arrival time                                               -195.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U5683/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U6823/X (SAEDHVT14_OR3_0P5)                             0.02     195.93 f
  U3311/X (SAEDHVT14_OR3_1)                               0.02     195.95 f
  U9947/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5566/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U9025/X (SAEDHVT14_AOI22_0P5)                           0.02     195.94 f
  U9026/X (SAEDHVT14_OAI21_0P5)                           0.01     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 r
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U6831/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U4106/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.91 f
  U8393/X (SAEDHVT14_INV_0P5)                             0.01     195.92 r
  U8399/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U8400/X (SAEDHVT14_AOI21_0P5)                           0.01     195.95 r
  U8401/X (SAEDHVT14_OAI21_0P5)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3567/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.91 r
  U5568/X (SAEDHVT14_AO222_1)                             0.03     195.95 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U9033/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U4782/X (SAEDHVT14_AO222_1)                             0.06     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U9033/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U4787/X (SAEDHVT14_AO222_1)                             0.06     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U9033/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U5553/X (SAEDHVT14_AO222_1)                             0.06     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6719/X (SAEDHVT14_OR2_0P5)                             0.03     195.85 f
  U8369/X (SAEDHVT14_INV_0P5)                             0.02     195.87 r
  U9195/X (SAEDHVT14_AO21B_0P5)                           0.02     195.89 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.90 r
  data arrival time                                                195.90

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                     -0.07       5.98
  data required time                                                 5.98
  --------------------------------------------------------------------------
  data required time                                                 5.98
  data arrival time                                               -195.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3329/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.91 f
  U9027/X (SAEDHVT14_AOI22_0P5)                           0.04     195.94 r
  U9028/X (SAEDHVT14_OAI21_0P5)                           0.02     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U4079/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U4081/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U4087/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4096/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.92


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U3455/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U5549/X (SAEDHVT14_AO222_1)                             0.06     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02     195.84 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01     195.85 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01     195.86 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01     195.87 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.02     195.89 f
  U3298/X (SAEDHVT14_INV_0P5)                             0.01     195.90 r
  U3345/X (SAEDHVT14_AOI21_0P75)                          0.01     195.91 f
  U6871/X (SAEDHVT14_AOI21_0P5)                           0.02     195.93 r
  U6875/X (SAEDHVT14_AN4_0P75)                            0.02     195.95 r
  U4076/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[23]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3333/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5572/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][17]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3332/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5554/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][5]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U6831/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U4106/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.91 f
  U8393/X (SAEDHVT14_INV_0P5)                             0.01     195.92 r
  U8399/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U8400/X (SAEDHVT14_AOI21_0P5)                           0.01     195.95 r
  U5399/X (SAEDHVT14_AO21B_0P5)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4774/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.87 f
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.90 f
  U5563/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.87 f
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.90 f
  U5564/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U3455/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U5570/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3385/X (SAEDHVT14_INV_S_1)                             0.02     195.91 f
  U9887/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.93 r
  U9890/X (SAEDHVT14_AOI21_0P5)                           0.01     195.94 f
  U9959/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3318/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4779/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U6831/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U4106/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.91 f
  U8064/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.93 r
  U8069/X (SAEDHVT14_OA21B_1)                             0.02     195.95 r
  U9931/X (SAEDHVT14_OAI21_0P5)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/D (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/CK (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3332/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5550/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3332/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5548/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.87 f
  U3332/X (SAEDHVT14_BUF_S_3)                             0.03     195.90 f
  U5569/X (SAEDHVT14_AO222_1)                             0.05     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3385/X (SAEDHVT14_INV_S_1)                             0.02     195.91 f
  U9887/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.93 r
  U9890/X (SAEDHVT14_AOI21_0P5)                           0.01     195.94 f
  U9891/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.92 r
  U4095/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3293/X (SAEDHVT14_BUF_S_1P5)                           0.03     195.91 r
  U4780/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U6876/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U6877/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.91 f
  U6879/X (SAEDHVT14_OR3_0P5)                             0.02     195.93 f
  U6889/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 r
  U5015/X (SAEDHVT14_OAI21_0P5)                           0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3333/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4785/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3333/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U5571/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3386/X (SAEDHVT14_AOINV_IW_0P5)                        0.02     195.91 f
  U5701/X (SAEDHVT14_OAI22_0P5)                           0.02     195.93 r
  U6834/X (SAEDHVT14_AOI21_0P5)                           0.01     195.94 f
  U6835/X (SAEDHVT14_OAI21_0P5)                           0.01     195.95 r
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 r
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3330/X (SAEDHVT14_BUF_S_3)                             0.02     195.90 f
  U4085/X (SAEDHVT14_AO222_1)                             0.04     195.94 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U6831/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U4106/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.91 f
  U8393/X (SAEDHVT14_INV_0P5)                             0.01     195.92 r
  U9949/X (SAEDHVT14_OAI22_0P5)                           0.01     195.94 f
  U9956/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/illegal_c_insn_id_o_reg/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3322/X (SAEDHVT14_AN2_MM_0P5)                          0.02     195.83 f
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.85 r
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.87 r
  U3455/X (SAEDHVT14_INV_0P5)                             0.03     195.89 f
  U4786/X (SAEDHVT14_AO222_1)                             0.06     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U6842/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U8088/X (SAEDHVT14_OAI22_0P5)                           0.01     195.92 r
  U8089/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U8090/X (SAEDHVT14_OA21B_1)                             0.01     195.95 r
  U10443/X (SAEDHVT14_OAI21_0P5)                          0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U9030/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3458/X (SAEDHVT14_OR2_MM_1)                            0.02     195.88 f
  U3456/X (SAEDHVT14_INV_0P5)                             0.02     195.90 r
  U5551/X (SAEDHVT14_AO222_1)                             0.04     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3331/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U9029/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U3315/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.86 f
  U3319/X (SAEDHVT14_NR2_MM_2)                            0.02     195.88 r
  U3567/X (SAEDHVT14_BUF_S_0P5)                           0.03     195.91 r
  U9886/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.93 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[0][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.02       6.03
  data required time                                                 6.03
  --------------------------------------------------------------------------
  data required time                                                 6.03
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3568/X (SAEDHVT14_INV_S_0P75)                          0.02     195.87 f
  U3471/X (SAEDHVT14_INV_0P5)                             0.02     195.89 r
  U6842/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.91 f
  U8088/X (SAEDHVT14_OAI22_0P5)                           0.01     195.92 r
  U8089/X (SAEDHVT14_OAI21_0P5)                           0.01     195.94 f
  U8090/X (SAEDHVT14_OA21B_1)                             0.01     195.95 r
  U5749/X (SAEDHVT14_AO21B_0P5)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02     195.84 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01     195.85 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01     195.86 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01     195.87 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.02     195.89 f
  U3298/X (SAEDHVT14_INV_0P5)                             0.01     195.90 r
  U3344/X (SAEDHVT14_AOI21_0P75)                          0.01     195.91 f
  U9942/X (SAEDHVT14_AOI21_0P5)                           0.01     195.93 r
  U9943/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.94 f
  U4078/X (SAEDHVT14_OR3_0P5)                             0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[20]/D (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.01     195.97 f
  data arrival time                                                195.97

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[20]/CK (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.01       6.06
  data required time                                                 6.06
  --------------------------------------------------------------------------
  data required time                                                 6.06
  data arrival time                                               -195.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U3341/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3347/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3385/X (SAEDHVT14_INV_S_1)                             0.02     195.91 f
  U9887/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.93 r
  U9888/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 f
  U9889/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3329/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.91 f
  U3435/X (SAEDHVT14_AO222_U_0P5)                         0.04     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3296/X (SAEDHVT14_INV_S_0P75)                          0.01     195.90 f
  U6732/X (SAEDHVT14_BUF_S_0P5)                           0.02     195.92 f
  U9736/X (SAEDHVT14_MUX2_U_0P5)                          0.03     195.95 r
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/pc_id_o_reg[11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_is_compressed_id_o_reg
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3384/X (SAEDHVT14_AOINV_IW_0P5)                        0.02     195.91 f
  U8750/X (SAEDHVT14_MUXI2_U_0P5)                         0.03     195.94 f
  U5018/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.95 r
  u_ibex_core/if_stage_i/instr_is_compressed_id_o_reg/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 r
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_is_compressed_id_o_reg/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3328/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.91 f
  U3350/X (SAEDHVT14_AO222_U_0P5)                         0.04     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3296/X (SAEDHVT14_INV_S_0P75)                          0.01     195.90 f
  U6732/X (SAEDHVT14_BUF_S_0P5)                           0.02     195.92 f
  U9765/X (SAEDHVT14_MUX2_U_0P5)                          0.03     195.95 r
  u_ibex_core/if_stage_i/pc_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/pc_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3296/X (SAEDHVT14_INV_S_0P75)                          0.01     195.90 f
  U6732/X (SAEDHVT14_BUF_S_0P5)                           0.02     195.92 f
  U9737/X (SAEDHVT14_MUX2_U_0P5)                          0.03     195.95 r
  u_ibex_core/if_stage_i/pc_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/pc_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/pc_id_o_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3296/X (SAEDHVT14_INV_S_0P75)                          0.01     195.90 f
  U6732/X (SAEDHVT14_BUF_S_0P5)                           0.02     195.92 f
  U9751/X (SAEDHVT14_MUX2_U_0P5)                          0.03     195.95 r
  u_ibex_core/if_stage_i/pc_id_o_reg[21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/pc_id_o_reg[21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3338/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U6831/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.89 r
  U4106/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.91 f
  U8064/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.93 r
  U8069/X (SAEDHVT14_OA21B_1)                             0.02     195.95 r
  U5503/X (SAEDHVT14_AO21B_0P5)                           0.01     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3574/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5608/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3383/X (SAEDHVT14_INV_S_1)                             0.02     195.89 r
  U3385/X (SAEDHVT14_INV_S_1)                             0.02     195.91 f
  U9887/X (SAEDHVT14_ND2_CDC_1)                           0.02     195.93 r
  U9888/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 f
  U9958/X (SAEDHVT14_AO21_U_0P5)                          0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U3310/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3436/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U3342/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3340/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03     195.91 r
  U4088/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U3343/X (SAEDHVT14_AO222_U_0P5)                         0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3353/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.88 r
  U8379/X (SAEDHVT14_OA31_1)                              0.04     195.92 r
  U8381/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.93 f
  U8382/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 r
  U8386/X (SAEDHVT14_OAI21_0P5)                           0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U6756/X (SAEDHVT14_ND2_CDC_1)                           0.03     195.85 r
  U3353/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.88 r
  U8379/X (SAEDHVT14_OA31_1)                              0.04     195.92 r
  U8381/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.93 f
  U8382/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.94 r
  U8383/X (SAEDHVT14_OAI21_0P5)                           0.02     195.96 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4086/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3313/X (SAEDHVT14_NR2_0P5)                             0.02     195.82 f
  U3316/X (SAEDHVT14_INV_S_1)                             0.01     195.83 r
  U6721/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.84 f
  U6722/X (SAEDHVT14_INV_0P5)                             0.01     195.85 r
  U8744/X (SAEDHVT14_INV_0P5)                             0.04     195.88 f
  U3355/X (SAEDHVT14_AO21_1)                              0.05     195.94 f
  U3354/X (SAEDHVT14_AO21_1)                              0.02     195.96 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.96 f
  data arrival time                                                195.96

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[4]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.91


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02     195.82 f
  U3572/X (SAEDHVT14_INV_0P5)                             0.03     195.85 r
  U5610/X (SAEDHVT14_INV_0P5)                             0.02     195.87 f
  U3387/X (SAEDHVT14_INV_S_1)                             0.01     195.88 r
  U3390/X (SAEDHVT14_AOINV_IW_0P5)                        0.02     195.90 f
  U9799/X (SAEDHVT14_OAI21_0P5)                           0.02     195.93 r
  U9800/X (SAEDHVT14_OR4_1)                               0.02     195.95 r
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01     195.95 r
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.90


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02     195.88 f
  U3328/X (SAEDHVT14_BUF_U_0P5)                           0.03     195.91 f
  U3339/X (SAEDHVT14_AO222_U_0P5)                         0.04     195.95 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.95 f
  data arrival time                                                195.95

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                      0.00       6.05
  data required time                                                 6.05
  --------------------------------------------------------------------------
  data required time                                                 6.05
  data arrival time                                               -195.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.90


  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.05       0.05 f
  U6707/X (SAEDHVT14_OR2_0P5)                             0.04       0.09 f
  U9010/CKOUTB (SAEDHVT14_CLKSPLT_1)                     -9.99      -9.90 r
  U3468/X (SAEDHVT14_ND2_MM_0P5)                        223.17     213.27 f
  U3465/X (SAEDHVT14_INV_S_1)                            22.20     235.47 r
  U3463/X (SAEDHVT14_BUF_ECO_3)                           4.70     240.17 r
  U3466/X (SAEDHVT14_AOINV_IW_2)                          0.02     240.18 f
  U3460/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -44.45     195.73 r
  U3459/X (SAEDHVT14_BUF_PS_6)                            0.02     195.75 r
  U3351/X (SAEDHVT14_ND2B_U_0P5)                          0.01     195.77 r
  U3360/X (SAEDHVT14_AN2B_MM_1)                           0.02     195.79 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.01     195.80 r
  U3452/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.81 f
  U5575/X (SAEDHVT14_ND2_CDC_1)                           0.01     195.83 r
  U6742/X (SAEDHVT14_AN3_0P5)                             0.02     195.85 r
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01     195.86 f
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02     195.88 r
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03     195.91 r
  U4092/X (SAEDHVT14_AO222_1)                             0.03     195.94 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01     195.94 r
  data arrival time                                                195.94

  clock cluster_clock_gating (rise edge)                  6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                      -0.20       6.05
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       6.05 r
  library setup time                                     -0.01       6.04
  data required time                                                 6.04
  --------------------------------------------------------------------------
  data required time                                                 6.04
  data arrival time                                               -195.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -189.90


1
