 Clock name: scan_clk (48)
 Number of cells directly controlled by the clock: 2991 (100.00%)
 Number of cells controlled by the clock through a clock-gating cell: 0 (0.00%)
 Number of cells directly controlled by the clock + largest clock-gating domain: 2991 (100.00%)
 Clock scan_clk minimum recommended power budget: 100.00% (2991)
 Clock name: clk (0)
 Number of cells directly controlled by the clock: 0 (0.00%)
 Number of cells controlled by the clock through a clock-gating cell: 0 (0.00%)
 Number of cells directly controlled by the clock + largest clock-gating domain: 0 (0.00%)
 Clock clk minimum recommended power budget: 0.00% (0)
 Clock name: reset_n (5)
 Number of cells directly controlled by the clock: 0 (0.00%)
 Number of cells controlled by the clock through a clock-gating cell: 0 (0.00%)
 Number of cells directly controlled by the clock + largest clock-gating domain: 0 (0.00%)
 Clock reset_n minimum recommended power budget: 0.00% (0)
 Minimum Recommended Low-Power ATPG Budget: 100.00% (2991)
