{"vcs1":{"timestamp_begin":1747550811.133750326, "rt":9.51, "ut":9.60, "st":0.61}}
{"vcselab":{"timestamp_begin":1747550820.715683826, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747550821.171811268, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550810.520221241}
{"VCS_COMP_START_TIME": 1747550810.520221241}
{"VCS_COMP_END_TIME": 1747550821.771733830}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486716}}
{"vcselab": {"peak_mem": 183888}}
