\doxysubsection{RCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___type_def}{}\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f398xx.\+h$>$}

\doxysubsubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabcb9ff48b9afb990283fefad0554b5b3}{CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0721b1b729c313211126709559fad371}{CFGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaeadf3a69dd5795db4638f71938704ff0}{CIR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4491ab20a44b70bf7abd247791676a59}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga600f4d6d592f43edb2fc653c5cba023a}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabaebc9204bbc1708356435a5a01e70eb}{AHBENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga619b4c22f630a269dfd0c331f90f6868}{APB2\+ENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaec7622ba90341c9faf843d9ee54a759f}{APB1\+ENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7e913b8bf59d4351e1f3d19387bd05b9}{CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga46a098b026c5e85770e7a7f05a35d49c}{AHBRSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf4b0f200c36cbfd1a449e2a85b372ef9}{CFGR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaefff89d2cb0047b1fbd254a034404acf}{CFGR3}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Reset and Clock Control. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
System/\+Devices/\mbox{\hyperlink{stm32f301x8_8h}{stm32f301x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302x8_8h}{stm32f302x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xc_8h}{stm32f302xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xe_8h}{stm32f302xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303x8_8h}{stm32f303x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xc_8h}{stm32f303xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xe_8h}{stm32f303xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f318xx_8h}{stm32f318xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f328xx_8h}{stm32f328xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f334x8_8h}{stm32f334x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f358xx_8h}{stm32f358xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f373xc_8h}{stm32f373xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f378xx_8h}{stm32f378xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f398xx_8h}{stm32f398xx.\+h}}\end{DoxyCompactItemize}
