#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~71.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].cout[0] (adder)                                0.026    94.949
$mul~1-add1-41[1].cin[0] (adder)                                 2.183    97.132
$mul~1-add1-41[1].cout[0] (adder)                                0.026    97.158
$mul~1-add1-42[1].cin[0] (adder)                                 2.183    99.341
$mul~1-add1-42[1].cout[0] (adder)                                0.026    99.367
$mul~1-add1-43[1].cin[0] (adder)                                 2.183   101.550
$mul~1-add1-43[1].cout[0] (adder)                                0.026   101.576
$mul~1-add1-44[1].cin[0] (adder)                                 2.183   103.759
$mul~1-add1-44[1].cout[0] (adder)                                0.026   103.784
$mul~1-add1-45[1].cin[0] (adder)                                 2.183   105.968
$mul~1-add1-45[1].sumout[0] (adder)                              0.035   106.003
n1177.in[1] (.names)                                             2.183   108.186
n1177.out[0] (.names)                                            0.132   108.318
$sdff~0^Q~71.D[0] (.latch)                                       2.183   110.501
data arrival time                                                        110.501

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~71.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                       -110.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                        -108.337


#Path 2
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~70.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].cout[0] (adder)                                0.026    94.949
$mul~1-add1-41[1].cin[0] (adder)                                 2.183    97.132
$mul~1-add1-41[1].cout[0] (adder)                                0.026    97.158
$mul~1-add1-42[1].cin[0] (adder)                                 2.183    99.341
$mul~1-add1-42[1].cout[0] (adder)                                0.026    99.367
$mul~1-add1-43[1].cin[0] (adder)                                 2.183   101.550
$mul~1-add1-43[1].cout[0] (adder)                                0.026   101.576
$mul~1-add1-44[1].cin[0] (adder)                                 2.183   103.759
$mul~1-add1-44[1].sumout[0] (adder)                              0.035   103.794
n1172.in[1] (.names)                                             2.183   105.977
n1172.out[0] (.names)                                            0.132   106.109
$sdff~0^Q~70.D[0] (.latch)                                       2.183   108.292
data arrival time                                                        108.292

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~70.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                       -108.292
--------------------------------------------------------------------------------
slack (VIOLATED)                                                        -106.128


#Path 3
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~69.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].cout[0] (adder)                                0.026    94.949
$mul~1-add1-41[1].cin[0] (adder)                                 2.183    97.132
$mul~1-add1-41[1].cout[0] (adder)                                0.026    97.158
$mul~1-add1-42[1].cin[0] (adder)                                 2.183    99.341
$mul~1-add1-42[1].cout[0] (adder)                                0.026    99.367
$mul~1-add1-43[1].cin[0] (adder)                                 2.183   101.550
$mul~1-add1-43[1].sumout[0] (adder)                              0.035   101.585
n1167.in[1] (.names)                                             2.183   103.769
n1167.out[0] (.names)                                            0.132   103.900
$sdff~0^Q~69.D[0] (.latch)                                       2.183   106.084
data arrival time                                                        106.084

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~69.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                       -106.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                        -103.919


#Path 4
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~68.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].cout[0] (adder)                                0.026    94.949
$mul~1-add1-41[1].cin[0] (adder)                                 2.183    97.132
$mul~1-add1-41[1].cout[0] (adder)                                0.026    97.158
$mul~1-add1-42[1].cin[0] (adder)                                 2.183    99.341
$mul~1-add1-42[1].sumout[0] (adder)                              0.035    99.377
n1162.in[1] (.names)                                             2.183   101.560
n1162.out[0] (.names)                                            0.132   101.692
$sdff~0^Q~68.D[0] (.latch)                                       2.183   103.875
data arrival time                                                        103.875

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~68.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                       -103.875
--------------------------------------------------------------------------------
slack (VIOLATED)                                                        -101.711


#Path 5
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~67.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].cout[0] (adder)                                0.026    94.949
$mul~1-add1-41[1].cin[0] (adder)                                 2.183    97.132
$mul~1-add1-41[1].sumout[0] (adder)                              0.035    97.168
n1157.in[1] (.names)                                             2.183    99.351
n1157.out[0] (.names)                                            0.132    99.483
$sdff~0^Q~67.D[0] (.latch)                                       2.183   101.666
data arrival time                                                        101.666

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~67.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                       -101.666
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -99.502


#Path 6
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~66.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].cout[0] (adder)                                0.026    92.741
$mul~1-add1-40[1].cin[0] (adder)                                 2.183    94.924
$mul~1-add1-40[1].sumout[0] (adder)                              0.035    94.959
n1152.in[1] (.names)                                             2.183    97.142
n1152.out[0] (.names)                                            0.132    97.274
$sdff~0^Q~66.D[0] (.latch)                                       2.183    99.457
data arrival time                                                         99.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~66.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -99.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -97.293


#Path 7
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~65.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].cout[0] (adder)                                0.026    90.532
$mul~1-add1-39[1].cin[0] (adder)                                 2.183    92.715
$mul~1-add1-39[1].sumout[0] (adder)                              0.035    92.750
n1147.in[1] (.names)                                             2.183    94.934
n1147.out[0] (.names)                                            0.132    95.065
$sdff~0^Q~65.D[0] (.latch)                                       2.183    97.249
data arrival time                                                         97.249

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~65.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -97.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -95.084


#Path 8
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~64.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].cout[0] (adder)                                0.026    59.609
$mul~1-add1-25[1].cin[0] (adder)                                 2.183    61.792
$mul~1-add1-25[1].cout[0] (adder)                                0.026    61.818
$mul~1-add1-26[1].cin[0] (adder)                                 2.183    64.001
$mul~1-add1-26[1].cout[0] (adder)                                0.026    64.027
$mul~1-add1-27[1].cin[0] (adder)                                 2.183    66.210
$mul~1-add1-27[1].cout[0] (adder)                                0.026    66.235
$mul~1-add1-28[1].cin[0] (adder)                                 2.183    68.419
$mul~1-add1-28[1].cout[0] (adder)                                0.026    68.444
$mul~1-add1-29[1].cin[0] (adder)                                 2.183    70.627
$mul~1-add1-29[1].cout[0] (adder)                                0.026    70.653
$mul~1-add1-30[1].cin[0] (adder)                                 2.183    72.836
$mul~1-add1-30[1].cout[0] (adder)                                0.026    72.862
$mul~1-add1-31[1].cin[0] (adder)                                 2.183    75.045
$mul~1-add1-31[1].cout[0] (adder)                                0.026    75.070
$mul~1-add1-32[1].cin[0] (adder)                                 2.183    77.254
$mul~1-add1-32[1].cout[0] (adder)                                0.026    77.279
$mul~1-add1-33[1].cin[0] (adder)                                 2.183    79.462
$mul~1-add1-33[1].cout[0] (adder)                                0.026    79.488
$mul~1-add1-34[1].cin[0] (adder)                                 2.183    81.671
$mul~1-add1-34[1].cout[0] (adder)                                0.026    81.697
$mul~1-add1-35[1].cin[0] (adder)                                 2.183    83.880
$mul~1-add1-35[1].cout[0] (adder)                                0.026    83.905
$mul~1-add1-36[1].cin[0] (adder)                                 2.183    86.089
$mul~1-add1-36[1].cout[0] (adder)                                0.026    86.114
$mul~1-add1-37[1].cin[0] (adder)                                 2.183    88.297
$mul~1-add1-37[1].cout[0] (adder)                                0.026    88.323
$mul~1-add1-38[1].cin[0] (adder)                                 2.183    90.506
$mul~1-add1-38[1].sumout[0] (adder)                              0.035    90.542
n1142.in[1] (.names)                                             2.183    92.725
n1142.out[0] (.names)                                            0.132    92.857
$sdff~0^Q~64.D[0] (.latch)                                       2.183    95.040
data arrival time                                                         95.040

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~64.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -95.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -92.875


#Path 9
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].cout[0] (adder)                                0.026    75.027
$mul~1-add0-33[1].cin[0] (adder)                                 2.183    77.210
$mul~1-add0-33[1].cout[0] (adder)                                0.026    77.236
$mul~1-add0-34[1].cin[0] (adder)                                 2.183    79.419
$mul~1-add0-34[1].cout[0] (adder)                                0.026    79.445
$mul~1-add0-35[1].cin[0] (adder)                                 2.183    81.628
$mul~1-add0-35[1].cout[0] (adder)                                0.026    81.654
$mul~1-add0-36[1].cin[0] (adder)                                 2.183    83.837
$mul~1-add0-36[1].cout[0] (adder)                                0.026    83.862
$mul~1-add0-37[1].cin[0] (adder)                                 2.183    86.046
$mul~1-add0-37[1].sumout[0] (adder)                              0.035    86.081
$mul~1-add1-37[1].a[0] (adder)                                   2.183    88.264
$mul~1-add1-37[1].sumout[0] (adder)                              0.069    88.333
n1137.in[1] (.names)                                             2.183    90.516
n1137.out[0] (.names)                                            0.132    90.648
$sdff~0^Q~63.D[0] (.latch)                                       2.183    92.831
data arrival time                                                         92.831

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~63.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -92.831
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -90.667


#Path 10
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].cout[0] (adder)                                0.026    75.027
$mul~1-add0-33[1].cin[0] (adder)                                 2.183    77.210
$mul~1-add0-33[1].cout[0] (adder)                                0.026    77.236
$mul~1-add0-34[1].cin[0] (adder)                                 2.183    79.419
$mul~1-add0-34[1].cout[0] (adder)                                0.026    79.445
$mul~1-add0-35[1].cin[0] (adder)                                 2.183    81.628
$mul~1-add0-35[1].cout[0] (adder)                                0.026    81.654
$mul~1-add0-36[1].cin[0] (adder)                                 2.183    83.837
$mul~1-add0-36[1].sumout[0] (adder)                              0.035    83.872
$mul~1-add1-36[1].a[0] (adder)                                   2.183    86.055
$mul~1-add1-36[1].sumout[0] (adder)                              0.069    86.124
n1132.in[1] (.names)                                             2.183    88.307
n1132.out[0] (.names)                                            0.132    88.439
$sdff~0^Q~62.D[0] (.latch)                                       2.183    90.622
data arrival time                                                         90.622

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~62.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -90.622
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -88.458


#Path 11
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].cout[0] (adder)                                0.026    75.027
$mul~1-add0-33[1].cin[0] (adder)                                 2.183    77.210
$mul~1-add0-33[1].cout[0] (adder)                                0.026    77.236
$mul~1-add0-34[1].cin[0] (adder)                                 2.183    79.419
$mul~1-add0-34[1].cout[0] (adder)                                0.026    79.445
$mul~1-add0-35[1].cin[0] (adder)                                 2.183    81.628
$mul~1-add0-35[1].sumout[0] (adder)                              0.035    81.663
$mul~1-add1-35[1].a[0] (adder)                                   2.183    83.847
$mul~1-add1-35[1].sumout[0] (adder)                              0.069    83.915
n1127.in[1] (.names)                                             2.183    86.099
n1127.out[0] (.names)                                            0.132    86.230
$sdff~0^Q~61.D[0] (.latch)                                       2.183    88.414
data arrival time                                                         88.414

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~61.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -88.414
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -86.249


#Path 12
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].cout[0] (adder)                                0.026    75.027
$mul~1-add0-33[1].cin[0] (adder)                                 2.183    77.210
$mul~1-add0-33[1].cout[0] (adder)                                0.026    77.236
$mul~1-add0-34[1].cin[0] (adder)                                 2.183    79.419
$mul~1-add0-34[1].sumout[0] (adder)                              0.035    79.455
$mul~1-add1-34[1].a[0] (adder)                                   2.183    81.638
$mul~1-add1-34[1].sumout[0] (adder)                              0.069    81.707
n1122.in[1] (.names)                                             2.183    83.890
n1122.out[0] (.names)                                            0.132    84.022
$sdff~0^Q~60.D[0] (.latch)                                       2.183    86.205
data arrival time                                                         86.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~60.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -86.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -84.040


#Path 13
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].cout[0] (adder)                                0.026    75.027
$mul~1-add0-33[1].cin[0] (adder)                                 2.183    77.210
$mul~1-add0-33[1].sumout[0] (adder)                              0.035    77.246
$mul~1-add1-33[1].a[0] (adder)                                   2.183    79.429
$mul~1-add1-33[1].sumout[0] (adder)                              0.069    79.498
n1117.in[1] (.names)                                             2.183    81.681
n1117.out[0] (.names)                                            0.132    81.813
$sdff~0^Q~59.D[0] (.latch)                                       2.183    83.996
data arrival time                                                         83.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~59.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -83.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.832


#Path 14
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].cout[0] (adder)                                0.026    72.819
$mul~1-add0-32[1].cin[0] (adder)                                 2.183    75.002
$mul~1-add0-32[1].sumout[0] (adder)                              0.035    75.037
$mul~1-add1-32[1].a[0] (adder)                                   2.183    77.220
$mul~1-add1-32[1].sumout[0] (adder)                              0.069    77.289
n1112.in[1] (.names)                                             2.183    79.472
n1112.out[0] (.names)                                            0.132    79.604
$sdff~0^Q~58.D[0] (.latch)                                       2.183    81.787
data arrival time                                                         81.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~58.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -81.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.623


#Path 15
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].cout[0] (adder)                                0.026    70.610
$mul~1-add0-31[1].cin[0] (adder)                                 2.183    72.793
$mul~1-add0-31[1].sumout[0] (adder)                              0.035    72.828
$mul~1-add1-31[1].a[0] (adder)                                   2.183    75.012
$mul~1-add1-31[1].sumout[0] (adder)                              0.069    75.080
n1107.in[1] (.names)                                             2.183    77.264
n1107.out[0] (.names)                                            0.132    77.395
$sdff~0^Q~57.D[0] (.latch)                                       2.183    79.578
data arrival time                                                         79.578

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~57.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -79.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.414


#Path 16
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].cout[0] (adder)                                0.026    68.401
$mul~1-add0-30[1].cin[0] (adder)                                 2.183    70.584
$mul~1-add0-30[1].sumout[0] (adder)                              0.035    70.620
$mul~1-add1-30[1].a[0] (adder)                                   2.183    72.803
$mul~1-add1-30[1].sumout[0] (adder)                              0.069    72.872
n1102.in[1] (.names)                                             2.183    75.055
n1102.out[0] (.names)                                            0.132    75.187
$sdff~0^Q~56.D[0] (.latch)                                       2.183    77.370
data arrival time                                                         77.370

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~56.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -77.370
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -75.205


#Path 17
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].cout[0] (adder)                                0.026    66.192
$mul~1-add0-29[1].cin[0] (adder)                                 2.183    68.375
$mul~1-add0-29[1].sumout[0] (adder)                              0.035    68.411
$mul~1-add1-29[1].a[0] (adder)                                   2.183    70.594
$mul~1-add1-29[1].sumout[0] (adder)                              0.069    70.663
n1097.in[1] (.names)                                             2.183    72.846
n1097.out[0] (.names)                                            0.132    72.978
$sdff~0^Q~55.D[0] (.latch)                                       2.183    75.161
data arrival time                                                         75.161

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~55.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -75.161
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.997


#Path 18
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].cout[0] (adder)                                0.026    63.983
$mul~1-add0-28[1].cin[0] (adder)                                 2.183    66.167
$mul~1-add0-28[1].sumout[0] (adder)                              0.035    66.202
$mul~1-add1-28[1].a[0] (adder)                                   2.183    68.385
$mul~1-add1-28[1].sumout[0] (adder)                              0.069    68.454
n1092.in[1] (.names)                                             2.183    70.637
n1092.out[0] (.names)                                            0.132    70.769
$sdff~0^Q~54.D[0] (.latch)                                       2.183    72.952
data arrival time                                                         72.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~54.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -72.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.788


#Path 19
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].cout[0] (adder)                                0.026    61.775
$mul~1-add0-27[1].cin[0] (adder)                                 2.183    63.958
$mul~1-add0-27[1].sumout[0] (adder)                              0.035    63.993
$mul~1-add1-27[1].a[0] (adder)                                   2.183    66.177
$mul~1-add1-27[1].sumout[0] (adder)                              0.069    66.245
n1087.in[1] (.names)                                             2.183    68.429
n1087.out[0] (.names)                                            0.132    68.560
$sdff~0^Q~53.D[0] (.latch)                                       2.183    70.743
data arrival time                                                         70.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~53.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -70.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -68.579


#Path 20
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].cout[0] (adder)                                0.026    59.566
$mul~1-add0-26[1].cin[0] (adder)                                 2.183    61.749
$mul~1-add0-26[1].sumout[0] (adder)                              0.035    61.785
$mul~1-add1-26[1].a[0] (adder)                                   2.183    63.968
$mul~1-add1-26[1].sumout[0] (adder)                              0.069    64.037
n1082.in[1] (.names)                                             2.183    66.220
n1082.out[0] (.names)                                            0.132    66.352
$sdff~0^Q~52.D[0] (.latch)                                       2.183    68.535
data arrival time                                                         68.535

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~52.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -68.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -66.370


#Path 21
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].cout[0] (adder)                                0.026    55.148
$mul~1-add0-24[1].cin[0] (adder)                                 2.183    57.332
$mul~1-add0-24[1].cout[0] (adder)                                0.026    57.357
$mul~1-add0-25[1].cin[0] (adder)                                 2.183    59.540
$mul~1-add0-25[1].sumout[0] (adder)                              0.035    59.576
$mul~1-add1-25[1].a[0] (adder)                                   2.183    61.759
$mul~1-add1-25[1].sumout[0] (adder)                              0.069    61.828
n1077.in[1] (.names)                                             2.183    64.011
n1077.out[0] (.names)                                            0.132    64.143
$sdff~0^Q~51.D[0] (.latch)                                       2.183    66.326
data arrival time                                                         66.326

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~51.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -66.326
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -64.162


#Path 22
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].cout[0] (adder)                                 0.049     8.808
$mul~1-add1-2[1].cin[0] (adder)                                  2.183    10.991
$mul~1-add1-2[1].cout[0] (adder)                                 0.026    11.016
$mul~1-add1-3[1].cin[0] (adder)                                  2.183    13.200
$mul~1-add1-3[1].cout[0] (adder)                                 0.026    13.225
$mul~1-add1-4[1].cin[0] (adder)                                  2.183    15.408
$mul~1-add1-4[1].cout[0] (adder)                                 0.026    15.434
$mul~1-add1-5[1].cin[0] (adder)                                  2.183    17.617
$mul~1-add1-5[1].cout[0] (adder)                                 0.026    17.643
$mul~1-add1-6[1].cin[0] (adder)                                  2.183    19.826
$mul~1-add1-6[1].cout[0] (adder)                                 0.026    19.851
$mul~1-add1-7[1].cin[0] (adder)                                  2.183    22.035
$mul~1-add1-7[1].cout[0] (adder)                                 0.026    22.060
$mul~1-add1-8[1].cin[0] (adder)                                  2.183    24.243
$mul~1-add1-8[1].cout[0] (adder)                                 0.026    24.269
$mul~1-add1-9[1].cin[0] (adder)                                  2.183    26.452
$mul~1-add1-9[1].cout[0] (adder)                                 0.026    26.478
$mul~1-add1-10[1].cin[0] (adder)                                 2.183    28.661
$mul~1-add1-10[1].cout[0] (adder)                                0.026    28.686
$mul~1-add1-11[1].cin[0] (adder)                                 2.183    30.870
$mul~1-add1-11[1].cout[0] (adder)                                0.026    30.895
$mul~1-add1-12[1].cin[0] (adder)                                 2.183    33.078
$mul~1-add1-12[1].cout[0] (adder)                                0.026    33.104
$mul~1-add1-13[1].cin[0] (adder)                                 2.183    35.287
$mul~1-add1-13[1].cout[0] (adder)                                0.026    35.313
$mul~1-add1-14[1].cin[0] (adder)                                 2.183    37.496
$mul~1-add1-14[1].cout[0] (adder)                                0.026    37.522
$mul~1-add1-15[1].cin[0] (adder)                                 2.183    39.705
$mul~1-add1-15[1].cout[0] (adder)                                0.026    39.730
$mul~1-add1-16[1].cin[0] (adder)                                 2.183    41.914
$mul~1-add1-16[1].cout[0] (adder)                                0.026    41.939
$mul~1-add1-17[1].cin[0] (adder)                                 2.183    44.122
$mul~1-add1-17[1].cout[0] (adder)                                0.026    44.148
$mul~1-add1-18[1].cin[0] (adder)                                 2.183    46.331
$mul~1-add1-18[1].cout[0] (adder)                                0.026    46.357
$mul~1-add1-19[1].cin[0] (adder)                                 2.183    48.540
$mul~1-add1-19[1].cout[0] (adder)                                0.026    48.565
$mul~1-add1-20[1].cin[0] (adder)                                 2.183    50.749
$mul~1-add1-20[1].cout[0] (adder)                                0.026    50.774
$mul~1-add1-21[1].cin[0] (adder)                                 2.183    52.957
$mul~1-add1-21[1].cout[0] (adder)                                0.026    52.983
$mul~1-add1-22[1].cin[0] (adder)                                 2.183    55.166
$mul~1-add1-22[1].cout[0] (adder)                                0.026    55.192
$mul~1-add1-23[1].cin[0] (adder)                                 2.183    57.375
$mul~1-add1-23[1].cout[0] (adder)                                0.026    57.400
$mul~1-add1-24[1].cin[0] (adder)                                 2.183    59.584
$mul~1-add1-24[1].sumout[0] (adder)                              0.035    59.619
n1072.in[1] (.names)                                             2.183    61.802
n1072.out[0] (.names)                                            0.132    61.934
$sdff~0^Q~50.D[0] (.latch)                                       2.183    64.117
data arrival time                                                         64.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~50.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -64.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -61.953


#Path 23
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].cout[0] (adder)                                0.026    52.940
$mul~1-add0-23[1].cin[0] (adder)                                 2.183    55.123
$mul~1-add0-23[1].sumout[0] (adder)                              0.035    55.158
$mul~1-add1-23[1].a[0] (adder)                                   2.183    57.342
$mul~1-add1-23[1].sumout[0] (adder)                              0.069    57.410
n1067.in[1] (.names)                                             2.183    59.593
n1067.out[0] (.names)                                            0.132    59.725
$sdff~0^Q~49.D[0] (.latch)                                       2.183    61.908
data arrival time                                                         61.908

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~49.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -61.908
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -59.744


#Path 24
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].cout[0] (adder)                                0.026    50.731
$mul~1-add0-22[1].cin[0] (adder)                                 2.183    52.914
$mul~1-add0-22[1].sumout[0] (adder)                              0.035    52.950
$mul~1-add1-22[1].a[0] (adder)                                   2.183    55.133
$mul~1-add1-22[1].sumout[0] (adder)                              0.069    55.202
n1062.in[1] (.names)                                             2.183    57.385
n1062.out[0] (.names)                                            0.132    57.516
$sdff~0^Q~48.D[0] (.latch)                                       2.183    59.700
data arrival time                                                         59.700

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~48.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -59.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -57.535


#Path 25
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].cout[0] (adder)                                0.026    48.522
$mul~1-add0-21[1].cin[0] (adder)                                 2.183    50.705
$mul~1-add0-21[1].sumout[0] (adder)                              0.035    50.741
$mul~1-add1-21[1].a[0] (adder)                                   2.183    52.924
$mul~1-add1-21[1].sumout[0] (adder)                              0.069    52.993
n1057.in[1] (.names)                                             2.183    55.176
n1057.out[0] (.names)                                            0.132    55.308
$sdff~0^Q~47.D[0] (.latch)                                       2.183    57.491
data arrival time                                                         57.491

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~47.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -57.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -55.327


#Path 26
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].cout[0] (adder)                                0.026    46.313
$mul~1-add0-20[1].cin[0] (adder)                                 2.183    48.497
$mul~1-add0-20[1].sumout[0] (adder)                              0.035    48.532
$mul~1-add1-20[1].a[0] (adder)                                   2.183    50.715
$mul~1-add1-20[1].sumout[0] (adder)                              0.069    50.784
n1052.in[1] (.names)                                             2.183    52.967
n1052.out[0] (.names)                                            0.132    53.099
$sdff~0^Q~46.D[0] (.latch)                                       2.183    55.282
data arrival time                                                         55.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~46.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -55.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.118


#Path 27
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].cout[0] (adder)                                0.026    44.105
$mul~1-add0-19[1].cin[0] (adder)                                 2.183    46.288
$mul~1-add0-19[1].sumout[0] (adder)                              0.035    46.323
$mul~1-add1-19[1].a[0] (adder)                                   2.183    48.507
$mul~1-add1-19[1].sumout[0] (adder)                              0.069    48.575
n1047.in[1] (.names)                                             2.183    50.758
n1047.out[0] (.names)                                            0.132    50.890
$sdff~0^Q~45.D[0] (.latch)                                       2.183    53.073
data arrival time                                                         53.073

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~45.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -53.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.909


#Path 28
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].cout[0] (adder)                                0.026    41.896
$mul~1-add0-18[1].cin[0] (adder)                                 2.183    44.079
$mul~1-add0-18[1].sumout[0] (adder)                              0.035    44.115
$mul~1-add1-18[1].a[0] (adder)                                   2.183    46.298
$mul~1-add1-18[1].sumout[0] (adder)                              0.069    46.366
n1042.in[1] (.names)                                             2.183    48.550
n1042.out[0] (.names)                                            0.132    48.681
$sdff~0^Q~44.D[0] (.latch)                                       2.183    50.865
data arrival time                                                         50.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~44.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -50.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.700


#Path 29
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].cout[0] (adder)                                0.026    39.687
$mul~1-add0-17[1].cin[0] (adder)                                 2.183    41.870
$mul~1-add0-17[1].sumout[0] (adder)                              0.035    41.906
$mul~1-add1-17[1].a[0] (adder)                                   2.183    44.089
$mul~1-add1-17[1].sumout[0] (adder)                              0.069    44.158
n1037.in[1] (.names)                                             2.183    46.341
n1037.out[0] (.names)                                            0.132    46.473
$sdff~0^Q~43.D[0] (.latch)                                       2.183    48.656
data arrival time                                                         48.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~43.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -48.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -46.492


#Path 30
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].cout[0] (adder)                                0.026    37.478
$mul~1-add0-16[1].cin[0] (adder)                                 2.183    39.662
$mul~1-add0-16[1].sumout[0] (adder)                              0.035    39.697
$mul~1-add1-16[1].a[0] (adder)                                   2.183    41.880
$mul~1-add1-16[1].sumout[0] (adder)                              0.069    41.949
n1032.in[1] (.names)                                             2.183    44.132
n1032.out[0] (.names)                                            0.132    44.264
$sdff~0^Q~42.D[0] (.latch)                                       2.183    46.447
data arrival time                                                         46.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~42.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -46.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -44.283


#Path 31
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].cout[0] (adder)                                0.026    35.270
$mul~1-add0-15[1].cin[0] (adder)                                 2.183    37.453
$mul~1-add0-15[1].sumout[0] (adder)                              0.035    37.488
$mul~1-add1-15[1].a[0] (adder)                                   2.183    39.671
$mul~1-add1-15[1].sumout[0] (adder)                              0.069    39.740
n1027.in[1] (.names)                                             2.183    41.923
n1027.out[0] (.names)                                            0.132    42.055
$sdff~0^Q~41.D[0] (.latch)                                       2.183    44.238
data arrival time                                                         44.238

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~41.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -44.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -42.074


#Path 32
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].cout[0] (adder)                                0.026    33.061
$mul~1-add0-14[1].cin[0] (adder)                                 2.183    35.244
$mul~1-add0-14[1].sumout[0] (adder)                              0.035    35.279
$mul~1-add1-14[1].a[0] (adder)                                   2.183    37.463
$mul~1-add1-14[1].sumout[0] (adder)                              0.069    37.531
n1022.in[1] (.names)                                             2.183    39.715
n1022.out[0] (.names)                                            0.132    39.846
$sdff~0^Q~40.D[0] (.latch)                                       2.183    42.030
data arrival time                                                         42.030

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~40.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -42.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.865


#Path 33
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~39.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].cout[0] (adder)                                0.026    30.852
$mul~1-add0-13[1].cin[0] (adder)                                 2.183    33.035
$mul~1-add0-13[1].sumout[0] (adder)                              0.035    33.071
$mul~1-add1-13[1].a[0] (adder)                                   2.183    35.254
$mul~1-add1-13[1].sumout[0] (adder)                              0.069    35.323
n1017.in[1] (.names)                                             2.183    37.506
n1017.out[0] (.names)                                            0.132    37.638
$sdff~0^Q~39.D[0] (.latch)                                       2.183    39.821
data arrival time                                                         39.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~39.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -39.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -37.657


#Path 34
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~38.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].cout[0] (adder)                                0.026    28.643
$mul~1-add0-12[1].cin[0] (adder)                                 2.183    30.827
$mul~1-add0-12[1].sumout[0] (adder)                              0.035    30.862
$mul~1-add1-12[1].a[0] (adder)                                   2.183    33.045
$mul~1-add1-12[1].sumout[0] (adder)                              0.069    33.114
n1012.in[1] (.names)                                             2.183    35.297
n1012.out[0] (.names)                                            0.132    35.429
$sdff~0^Q~38.D[0] (.latch)                                       2.183    37.612
data arrival time                                                         37.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~38.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -37.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.448


#Path 35
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~37.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].cout[0] (adder)                                0.026    26.435
$mul~1-add0-11[1].cin[0] (adder)                                 2.183    28.618
$mul~1-add0-11[1].sumout[0] (adder)                              0.035    28.653
$mul~1-add1-11[1].a[0] (adder)                                   2.183    30.836
$mul~1-add1-11[1].sumout[0] (adder)                              0.069    30.905
n1007.in[1] (.names)                                             2.183    33.088
n1007.out[0] (.names)                                            0.132    33.220
$sdff~0^Q~37.D[0] (.latch)                                       2.183    35.403
data arrival time                                                         35.403

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~37.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -35.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.239


#Path 36
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~36.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].cout[0] (adder)                                 0.026    24.226
$mul~1-add0-10[1].cin[0] (adder)                                 2.183    26.409
$mul~1-add0-10[1].sumout[0] (adder)                              0.035    26.444
$mul~1-add1-10[1].a[0] (adder)                                   2.183    28.628
$mul~1-add1-10[1].sumout[0] (adder)                              0.069    28.696
n1002.in[1] (.names)                                             2.183    30.880
n1002.out[0] (.names)                                            0.132    31.011
$sdff~0^Q~36.D[0] (.latch)                                       2.183    33.195
data arrival time                                                         33.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~36.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -33.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.030


#Path 37
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~35.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].cout[0] (adder)                                 0.026    22.017
$mul~1-add0-9[1].cin[0] (adder)                                  2.183    24.200
$mul~1-add0-9[1].sumout[0] (adder)                               0.035    24.236
$mul~1-add1-9[1].a[0] (adder)                                    2.183    26.419
$mul~1-add1-9[1].sumout[0] (adder)                               0.069    26.488
n997.in[1] (.names)                                              2.183    28.671
n997.out[0] (.names)                                             0.132    28.803
$sdff~0^Q~35.D[0] (.latch)                                       2.183    30.986
data arrival time                                                         30.986

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~35.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -30.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.821


#Path 38
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~34.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].cout[0] (adder)                                 0.026    19.808
$mul~1-add0-8[1].cin[0] (adder)                                  2.183    21.991
$mul~1-add0-8[1].sumout[0] (adder)                               0.035    22.027
$mul~1-add1-8[1].a[0] (adder)                                    2.183    24.210
$mul~1-add1-8[1].sumout[0] (adder)                               0.069    24.279
n992.in[1] (.names)                                              2.183    26.462
n992.out[0] (.names)                                             0.132    26.594
$sdff~0^Q~34.D[0] (.latch)                                       2.183    28.777
data arrival time                                                         28.777

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~34.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.777
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.613


#Path 39
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~33.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].cout[0] (adder)                                 0.026    17.600
$mul~1-add0-7[1].cin[0] (adder)                                  2.183    19.783
$mul~1-add0-7[1].sumout[0] (adder)                               0.035    19.818
$mul~1-add1-7[1].a[0] (adder)                                    2.183    22.001
$mul~1-add1-7[1].sumout[0] (adder)                               0.069    22.070
n987.in[1] (.names)                                              2.183    24.253
n987.out[0] (.names)                                             0.132    24.385
$sdff~0^Q~33.D[0] (.latch)                                       2.183    26.568
data arrival time                                                         26.568

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~33.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.404


#Path 40
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~32.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].cout[0] (adder)                                 0.026    15.391
$mul~1-add0-6[1].cin[0] (adder)                                  2.183    17.574
$mul~1-add0-6[1].sumout[0] (adder)                               0.035    17.609
$mul~1-add1-6[1].a[0] (adder)                                    2.183    19.793
$mul~1-add1-6[1].sumout[0] (adder)                               0.069    19.861
n982.in[1] (.names)                                              2.183    22.045
n982.out[0] (.names)                                             0.132    22.176
$sdff~0^Q~32.D[0] (.latch)                                       2.183    24.359
data arrival time                                                         24.359

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~32.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.359
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.195


#Path 41
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].cout[0] (adder)                                 0.026    13.182
$mul~1-add0-5[1].cin[0] (adder)                                  2.183    15.365
$mul~1-add0-5[1].sumout[0] (adder)                               0.035    15.401
$mul~1-add1-5[1].a[0] (adder)                                    2.183    17.584
$mul~1-add1-5[1].sumout[0] (adder)                               0.069    17.653
n977.in[1] (.names)                                              2.183    19.836
n977.out[0] (.names)                                             0.132    19.968
$sdff~0^Q~31.D[0] (.latch)                                       2.183    22.151
data arrival time                                                         22.151

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~31.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.986


#Path 42
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].cout[0] (adder)                                 0.026    10.973
$mul~1-add0-4[1].cin[0] (adder)                                  2.183    13.156
$mul~1-add0-4[1].sumout[0] (adder)                               0.035    13.192
$mul~1-add1-4[1].a[0] (adder)                                    2.183    15.375
$mul~1-add1-4[1].sumout[0] (adder)                               0.069    15.444
n972.in[1] (.names)                                              2.183    17.627
n972.out[0] (.names)                                             0.132    17.759
$sdff~0^Q~30.D[0] (.latch)                                       2.183    19.942
data arrival time                                                         19.942

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~30.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -19.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.778


#Path 43
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     8.764
$mul~1-add0-3[1].cin[0] (adder)                                  2.183    10.948
$mul~1-add0-3[1].sumout[0] (adder)                               0.035    10.983
$mul~1-add1-3[1].a[0] (adder)                                    2.183    13.166
$mul~1-add1-3[1].sumout[0] (adder)                               0.069    13.235
n967.in[1] (.names)                                              2.183    15.418
n967.out[0] (.names)                                             0.132    15.550
$sdff~0^Q~29.D[0] (.latch)                                       2.183    17.733
data arrival time                                                         17.733

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~29.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.733
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.569


#Path 44
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     6.556
$mul~1-add0-2[1].cin[0] (adder)                                  2.183     8.739
$mul~1-add0-2[1].sumout[0] (adder)                               0.035     8.774
$mul~1-add1-2[1].a[0] (adder)                                    2.183    10.958
$mul~1-add1-2[1].sumout[0] (adder)                               0.069    11.026
n962.in[1] (.names)                                              2.183    13.210
n962.out[0] (.names)                                             0.132    13.341
$sdff~0^Q~28.D[0] (.latch)                                       2.183    15.524
data arrival time                                                         15.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.360


#Path 45
Startpoint: a~27.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~27.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[0] (multiply)                                      2.183     2.183
$mul~1-2[0].out[0] (multiply)                                    2.140     4.323
$mul~1-add0-1[1].a[0] (adder)                                    2.183     6.506
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     6.575
$mul~1-add1-1[1].a[0] (adder)                                    2.183     8.758
$mul~1-add1-1[1].sumout[0] (adder)                               0.069     8.827
n957.in[1] (.names)                                              2.183    11.010
n957.out[0] (.names)                                             0.132    11.142
$sdff~0^Q~27.D[0] (.latch)                                       2.183    13.325
data arrival time                                                         13.325

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~27.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.161


#Path 46
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[13] (multiply)                                   2.140     4.323
n887.in[1] (.names)                                              2.183     6.506
n887.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~13.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~13.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 47
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[0] (multiply)                                    2.140     4.323
n822.in[1] (.names)                                              2.183     6.506
n822.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~0.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~0.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 48
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[12] (multiply)                                   2.140     4.323
n882.in[1] (.names)                                              2.183     6.506
n882.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~12.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~12.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 49
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[11] (multiply)                                   2.140     4.323
n877.in[1] (.names)                                              2.183     6.506
n877.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~11.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~11.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 50
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[10] (multiply)                                   2.140     4.323
n872.in[1] (.names)                                              2.183     6.506
n872.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~10.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~10.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 51
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[9] (multiply)                                    2.140     4.323
n867.in[1] (.names)                                              2.183     6.506
n867.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~9.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~9.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 52
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[8] (multiply)                                    2.140     4.323
n862.in[1] (.names)                                              2.183     6.506
n862.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~8.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~8.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 53
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[7] (multiply)                                    2.140     4.323
n857.in[1] (.names)                                              2.183     6.506
n857.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~7.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~7.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 54
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[6] (multiply)                                    2.140     4.323
n852.in[1] (.names)                                              2.183     6.506
n852.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~6.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~6.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 55
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[5] (multiply)                                    2.140     4.323
n847.in[1] (.names)                                              2.183     6.506
n847.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~5.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~5.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 56
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[4] (multiply)                                    2.140     4.323
n842.in[1] (.names)                                              2.183     6.506
n842.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~4.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~4.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 57
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[3] (multiply)                                    2.140     4.323
n837.in[1] (.names)                                              2.183     6.506
n837.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~3.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~3.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 58
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[2] (multiply)                                    2.140     4.323
n832.in[1] (.names)                                              2.183     6.506
n832.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~2.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~2.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 59
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[1] (multiply)                                    2.140     4.323
n827.in[1] (.names)                                              2.183     6.506
n827.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~1.D[0] (.latch)                                        2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~1.clk[0] (.latch)                                      2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 60
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[14] (multiply)                                   2.140     4.323
n892.in[1] (.names)                                              2.183     6.506
n892.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~14.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~14.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 61
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[15] (multiply)                                   2.140     4.323
n897.in[1] (.names)                                              2.183     6.506
n897.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~15.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~15.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 62
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[16] (multiply)                                   2.140     4.323
n902.in[1] (.names)                                              2.183     6.506
n902.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~16.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~16.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 63
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[17] (multiply)                                   2.140     4.323
n907.in[1] (.names)                                              2.183     6.506
n907.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~17.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~17.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 64
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[18] (multiply)                                   2.140     4.323
n912.in[1] (.names)                                              2.183     6.506
n912.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~18.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~18.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 65
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[19] (multiply)                                   2.140     4.323
n917.in[1] (.names)                                              2.183     6.506
n917.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~19.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~19.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 66
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[20] (multiply)                                   2.140     4.323
n922.in[1] (.names)                                              2.183     6.506
n922.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~20.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~20.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 67
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[21] (multiply)                                   2.140     4.323
n927.in[1] (.names)                                              2.183     6.506
n927.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~21.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~21.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 68
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[22] (multiply)                                   2.140     4.323
n932.in[1] (.names)                                              2.183     6.506
n932.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~22.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~22.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 69
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[23] (multiply)                                   2.140     4.323
n937.in[1] (.names)                                              2.183     6.506
n937.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~23.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~23.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 70
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[24] (multiply)                                   2.140     4.323
n942.in[1] (.names)                                              2.183     6.506
n942.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~24.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~24.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 71
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[25] (multiply)                                   2.140     4.323
n947.in[1] (.names)                                              2.183     6.506
n947.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~25.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~25.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 72
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      2.183     2.183
$mul~1-0[0].out[26] (multiply)                                   2.140     4.323
n952.in[1] (.names)                                              2.183     6.506
n952.out[0] (.names)                                             0.132     6.638
$sdff~0^Q~26.D[0] (.latch)                                       2.183     8.821
data arrival time                                                          8.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~26.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 73
Startpoint: hard_model~4^out~0.out[1] (hard_model clocked by clk)
Endpoint  : out:out~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[1] (hard_model) [clock-to-output]         0.124     2.307
out:out~1.outpad[0] (.output)                                    2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 74
Startpoint: hard_model~4^out~0.out[45] (hard_model clocked by clk)
Endpoint  : out:out~45.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[45] (hard_model) [clock-to-output]        0.124     2.307
out:out~45.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 75
Startpoint: hard_model~4^out~0.out[53] (hard_model clocked by clk)
Endpoint  : out:out~53.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[53] (hard_model) [clock-to-output]        0.124     2.307
out:out~53.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 76
Startpoint: hard_model~4^out~0.out[52] (hard_model clocked by clk)
Endpoint  : out:out~52.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[52] (hard_model) [clock-to-output]        0.124     2.307
out:out~52.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 77
Startpoint: hard_model~4^out~0.out[51] (hard_model clocked by clk)
Endpoint  : out:out~51.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[51] (hard_model) [clock-to-output]        0.124     2.307
out:out~51.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 78
Startpoint: hard_model~4^out~0.out[50] (hard_model clocked by clk)
Endpoint  : out:out~50.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[50] (hard_model) [clock-to-output]        0.124     2.307
out:out~50.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 79
Startpoint: hard_model~4^out~0.out[49] (hard_model clocked by clk)
Endpoint  : out:out~49.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[49] (hard_model) [clock-to-output]        0.124     2.307
out:out~49.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 80
Startpoint: hard_model~4^out~0.out[48] (hard_model clocked by clk)
Endpoint  : out:out~48.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[48] (hard_model) [clock-to-output]        0.124     2.307
out:out~48.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 81
Startpoint: hard_model~4^out~0.out[47] (hard_model clocked by clk)
Endpoint  : out:out~47.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[47] (hard_model) [clock-to-output]        0.124     2.307
out:out~47.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 82
Startpoint: hard_model~4^out~0.out[46] (hard_model clocked by clk)
Endpoint  : out:out~46.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[46] (hard_model) [clock-to-output]        0.124     2.307
out:out~46.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 83
Startpoint: hard_model~4^out~0.out[54] (hard_model clocked by clk)
Endpoint  : out:out~54.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[54] (hard_model) [clock-to-output]        0.124     2.307
out:out~54.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 84
Startpoint: hard_model~4^out~0.out[44] (hard_model clocked by clk)
Endpoint  : out:out~44.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[44] (hard_model) [clock-to-output]        0.124     2.307
out:out~44.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 85
Startpoint: hard_model~4^out~0.out[43] (hard_model clocked by clk)
Endpoint  : out:out~43.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[43] (hard_model) [clock-to-output]        0.124     2.307
out:out~43.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 86
Startpoint: hard_model~4^out~0.out[42] (hard_model clocked by clk)
Endpoint  : out:out~42.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[42] (hard_model) [clock-to-output]        0.124     2.307
out:out~42.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 87
Startpoint: hard_model~4^out~0.out[41] (hard_model clocked by clk)
Endpoint  : out:out~41.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[41] (hard_model) [clock-to-output]        0.124     2.307
out:out~41.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 88
Startpoint: hard_model~4^out~0.out[40] (hard_model clocked by clk)
Endpoint  : out:out~40.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[40] (hard_model) [clock-to-output]        0.124     2.307
out:out~40.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 89
Startpoint: hard_model~4^out~0.out[39] (hard_model clocked by clk)
Endpoint  : out:out~39.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[39] (hard_model) [clock-to-output]        0.124     2.307
out:out~39.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 90
Startpoint: hard_model~4^out~0.out[38] (hard_model clocked by clk)
Endpoint  : out:out~38.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[38] (hard_model) [clock-to-output]        0.124     2.307
out:out~38.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 91
Startpoint: hard_model~4^out~0.out[37] (hard_model clocked by clk)
Endpoint  : out:out~37.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[37] (hard_model) [clock-to-output]        0.124     2.307
out:out~37.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 92
Startpoint: hard_model~4^out~0.out[63] (hard_model clocked by clk)
Endpoint  : out:out~63.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[63] (hard_model) [clock-to-output]        0.124     2.307
out:out~63.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 93
Startpoint: hard_model~4^out~0.out[71] (hard_model clocked by clk)
Endpoint  : out:out~71.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[71] (hard_model) [clock-to-output]        0.124     2.307
out:out~71.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 94
Startpoint: hard_model~4^out~0.out[70] (hard_model clocked by clk)
Endpoint  : out:out~70.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[70] (hard_model) [clock-to-output]        0.124     2.307
out:out~70.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 95
Startpoint: hard_model~4^out~0.out[69] (hard_model clocked by clk)
Endpoint  : out:out~69.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[69] (hard_model) [clock-to-output]        0.124     2.307
out:out~69.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 96
Startpoint: hard_model~4^out~0.out[68] (hard_model clocked by clk)
Endpoint  : out:out~68.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[68] (hard_model) [clock-to-output]        0.124     2.307
out:out~68.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 97
Startpoint: hard_model~4^out~0.out[67] (hard_model clocked by clk)
Endpoint  : out:out~67.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[67] (hard_model) [clock-to-output]        0.124     2.307
out:out~67.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 98
Startpoint: hard_model~4^out~0.out[66] (hard_model clocked by clk)
Endpoint  : out:out~66.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[66] (hard_model) [clock-to-output]        0.124     2.307
out:out~66.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 99
Startpoint: hard_model~4^out~0.out[65] (hard_model clocked by clk)
Endpoint  : out:out~65.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[65] (hard_model) [clock-to-output]        0.124     2.307
out:out~65.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 100
Startpoint: hard_model~4^out~0.out[64] (hard_model clocked by clk)
Endpoint  : out:out~64.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                           2.183     2.183
hard_model~4^out~0.out[64] (hard_model) [clock-to-output]        0.124     2.307
out:out~64.outpad[0] (.output)                                   2.183     4.490
data arrival time                                                          4.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#End of timing report
