[connectivity]
sp=rom_accel_1.op_hcompute_hw_input_global_wrapper_stencil_read_pipe0:DDR[0]
sp=rom_accel_1.op_hcompute_hw_output_stencil_write_pipe0:DDR[1]
