library ieee;

use ieee.std_logic_1164.all;

entity control is
    port (CLK : in std_logic; -- CLOCK
          Q : in std_logic_vector(7 downto 3); -- COUNTER VALUE
          RESET : in std_logic; -- RESET
          SI : in std_logic; -- SERIAL DATA INPUT
          CLR : out std_logic; -- CLEAR COUNTERS/REGSITERS ETC
          DRDY : out std_logic; -- DATA READY FLAG
          ENSR : out std_logic -- ENABLE SHIFT
          );
end control;

architecture control_arch of control is

type state_type is(s0,s1,s2,s3,s4,s5); --Definition of custom type to hold states.  You may add or remove states here.

signal next_state,current_state :state_type  ; -- Signal declaration of state vectors

begin

control : process(current_state,si,q) --process for combinatorial logic

--Declaration of Variables
variable v_state :state_type;
variable v_clr,v_drdy,v_ensr : std_logic;

begin
--YOU SHOULD INITIALISE YOUR VARIABLES HERE
v_state:=current_state;
v_clr:='0';
v_drdy:='0';
v_ensr:='0';
--CLR <= '0';
--DRDY <= '0';
--ENSR <= '0';
case v_state is
    
    when s0 =>
        --ENTER CODE FOR STATE S0
        if SI = '0' then 
          v_state:=s1;
          v_clr := '1';
        end if;
    when s1 =>
        --ENTER CODE FOR STATE S1 
        if clk = '1' then v_state:=s2;
        end if;       
    when s2 =>
        --ENTER CODE FOR STATE S2
        if Q(7) = '1' and Q(4) = '1' then v_state:=s3;
        else v_state:=s5;
        end if;
    when s3 =>
        --ENTER CODE FOR STATE S3failed
        if SI = '1' then v_state:=s4;
        end if;         
    when s4 =>
        --ENTER CODE FOR STATE S4
        if clk = '1' then 
            v_drdy :='1'; 
        end if;         
    when s5 =>
        --ENTER CODE FOR STATE S5
        if Q(4) 'event then 
	        v_ensr :='1';
	        v_state:=s1;
	      end if;
    when others => --ENTER DEFAULT CODE FOR OTHER EVENTUALITIES    
        v_state:=s0;
    end case;

--ASSIGN VARIABLES TO SIGNALS
next_state<=v_state;
CLR <= v_clr;
ENSR <= v_ensr;
DRDY <= v_drdy;      
end process;

registers :process(clk,reset) --process for registers

begin
    --ENTER CODE TO COPY NEW STATE TO REGISTER ON RISING CLOCK EDGE
    --AND RESET STATE TO s0 ON ASYNC RESET
    if rising_edge(clk) then 
      if RESET = '1' then current_state <= s0;
      end if;
      current_state <= next_state;
    end if;
end process;

end control_arch;