# Voting_machine
The proposed digital EVM was designed on Xilinx ISE using VHDL and can also be implemented on FPGA board for real time purpose. 
The proposed method consists of 3 stages, in the first stage we decide the total no. of voters
Then using the state machine there are 5 states (initial, check, party1, party2,party3) we are keeping track. 
Then using the counter we are counting
