// Seed: 1198900183
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9
);
  always @(posedge 0 ==? 1) begin
    id_1 <= (1);
  end
  wire id_11 = id_11;
  wire id_12;
  id_13 :
  assert property (@(posedge 1) 1)
  else $display((id_5 ==? id_3), 1);
  assign id_6 = 1;
  module_0();
endmodule
