<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Basic Functions/Simulation; Debug and Verification,Library,Library/Interface Protocols/Serial,Project,Library/Interface Protocols,Library/Basic Functions/Bridges and Adaptors" />
 <window width="1920" height="1080" x="0" y="0" />
 <clocktable>
  <columns>
   <clockname preferredWidth="355" />
   <clocksource preferredWidth="355" />
   <frequency preferredWidth="335" />
  </columns>
 </clocktable>
 <generation
   synthesis="NONE"
   block_symbol_file="0"
   testbench_system="SIMPLE"
   testbench_simulation="VHDL" />
</preferences>
