{
  $schema: 'https://drom.io/duh.json',
  abstractionDefinition: {
    vendor: 'amba.com',
    library: 'AMBA4',
    name: 'APB4_rtl',
    version: 'r0p0_0',
    busType: {
      vendor: 'amba.com',
      library: 'AMBA4',
      name: 'APB4',
      version: 'r0p0_0',
    },
    ports: {
      PCLK: {
        description: 'Clock - The rising edge of PCLK times all transfers on the APB',
        wire: {
          isClock: true,
          onInitiator: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'in',
          },
          onTarget: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'in',
          },
          requiresDriver: true,
        },
      },
      PRESETn: {
        description: 'Reset - The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.',
        wire: {
          isReset: true,
          onInitiator: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'in',
          },
          onTarget: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'in',
          },
          requiresDriver: true,
        },
      },
      PADDR: {
        description: 'Address - This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.',
        wire: {
          isAddress: true,
          onInitiator: {
            presence: 'required',
            direction: 'out',
          },
          onTarget: {
            presence: 'required',
            direction: 'in',
          },
        },
        vendorExtensions: [],
      },
      PSELx: {
        description: 'Select - The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required.There is a PSELx signal for each slave.',
        wire: {
          onInitiator: {
            presence: 'required',
            width: 1,
            direction: 'out',
          },
          onTarget: {
            presence: 'required',
            width: 1,
            direction: 'in',
          },
        },
      },
      PENABLE: {
        description: 'Enable - This signal indicates the second and subsequent cycles of an APB transfer.',
        wire: {
          onInitiator: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'out',
          },
          onTarget: {
            // presence: 'required', // deviation
            width: 1,
            direction: 'in',
          },
        },
      },
      PWRITE: {
        description: 'Direction - This signal indicates an APB write access when HIGH and an APB read access when LOW.',
        wire: {
          onInitiator: {
            presence: 'required',
            width: 1,
            direction: 'out',
          },
          onTarget: {
            presence: 'required',
            width: 1,
            direction: 'in',
          },
        },
      },
      PRDATA: {
        description: 'Read Data - The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.',
        wire: {
          isData: true,
          onInitiator: {
            presence: 'required',
            // width: '8 * RD' = [8, 16, 32]
            direction: 'in',
          },
          onTarget: {
            presence: 'required',
            // width: '8 * RD' = [8, 16, 32]
            direction: 'out',
          },
        },
      },
      PWDATA: {
        description: 'Write data - This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.',
        wire: {
          isData: true,
          onInitiator: {
            presence: 'required',
            // width: '8 * WD' = [8, 16, 32]
            direction: 'out',
          },
          onTarget: {
            presence: 'required',
            // width: '8 * WD' = [8, 16, 32]
            direction: 'in',
          },
        },
      },
      PPROT: {
        description: 'Protection type - This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.',
        wire: {
          isData: true,
          onInitiator: {
            width: 3,
            direction: 'out',
          },
          onTarget: {
            // presence: 'required', // deviation
            width: 3,
            direction: 'in',
          },
        },
      },
      PSTRB: {
        description: 'Write strobes - This signal indicates which byte lanes to update during a write transfer. There is one write strobe for each eight bits of the write data bus.\nTherefore, PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Write strobes must not be active during a read transfer.',
        wire: {
          isData: true,
          onInitiator: {
            // width: 'WD' = [1, 2, 4] // deviation was 4
            direction: 'out',
          },
          onTarget: {
            presence: 'required',
            // width: 'WD' = [1, 2, 4] // deviation was 4
            direction: 'in',
          },
          defaultValue: -1, // 15 all-ones
        },
      },
      PREADY: {
        description: 'Ready - The slave uses this signal to extend an APB transfer',
        wire: {
          onInitiator: {
            presence: 'required',
            width: 1,
            direction: 'in',
          },
          onTarget: {
            width: 1,
            direction: 'out',
          },
          defaultValue: 1,
        },
      },
      PSLVERR: {
        description: 'This signal indicates a transfer failure. APB peripherals are not required to support the PSLVERR pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.',
        wire: {
          onInitiator: {
            presence: 'required',
            width: 1,
            direction: 'in',
          },
          onTarget: {
            width: 1,
            direction: 'out',
          },
          defaultValue: 0,
        },
      },
      PCLKEN: {
        description: 'This is an optional enable signal for PCLK domain',
        wire: {
          onInitiator: {
            width: 1,
            direction: 'in',
          },
          onTarget: {
            width: 1,
            direction: 'in',
          },
          defaultValue: 1,
        },
      },
    },
    description: 'The current file describes the RTL view of an APB interface',
    vendorExtensions: [],
  },
}
