m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dJ:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1646624352
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
InICbKAY6_WNJ0RQe4YAB12
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1646573285
8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/altera_avalon_sc_fifo.v
FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/altera_avalon_sc_fifo.v
L0 21
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1646624352.000000
!s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/altera_avalon_sc_fifo.v|
!i113 1
Z6 tCvgOpt 0
Eauk_dspip_avalon_streaming_controller_hpfir
R3
Z7 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z10 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd
Z11 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd
l0
L41
VmzLKcb3?XGg7F;Pc`g^U30
!s100 ORMaER9G]`b[YkFGoXo<C3
Z12 OV;C;10.5b;63
32
R1
!i10b 1
R5
Z13 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd|
Z14 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd|
!i113 1
Z15 tExplicit 1 CvgOpt 0
Astruct
R7
R8
R9
DEx4 work 43 auk_dspip_avalon_streaming_controller_hpfir 0 22 mzLKcb3?XGg7F;Pc`g^U30
l72
L64
V5[9N9aCPWceEVmzW7?haR3
!s100 MWO51>Fz`WN=CIY16D1gH2
R12
32
R1
!i10b 1
R5
R13
R14
!i113 1
R15
Eauk_dspip_avalon_streaming_sink_hpfir
R3
Z16 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z17 DPx4 work 24 auk_dspip_math_pkg_hpfir 0 22 SMh<mnKIT3f?e`UL8YAf30
Z18 DPx4 work 23 auk_dspip_lib_pkg_hpfir 0 22 ]n@P0Cg`Kmfb@EQ`hbJ3C2
Z19 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R8
R9
R0
Z20 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd
Z21 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd
l0
L56
Vc3aP]jD`FWLDmMbL02M?71
!s100 0WO5KznO2MM4IEKTLL4ea1
R12
32
R1
!i10b 1
R5
Z22 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd|
Z23 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd|
!i113 1
R15
Artl
R16
R17
R18
R19
R8
R9
DEx4 work 37 auk_dspip_avalon_streaming_sink_hpfir 0 22 c3aP]jD`FWLDmMbL02M?71
l164
L106
V>JXTP:[nnkgAK4J09X0Y10
!s100 aKlIFR2DezO>78LXQeZZW1
R12
32
R1
!i10b 1
R5
R22
R23
!i113 1
R15
Eauk_dspip_avalon_streaming_source_hpfir
R3
R17
R16
R19
R8
R9
R0
Z24 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_source_hpfir.vhd
Z25 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_source_hpfir.vhd
l0
L70
Vh0^KLKk9RPWE9FkPV688a0
!s100 z_E>RhDjTK@iSkAe6<CzM1
R12
32
R1
!i10b 1
R5
Z26 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_source_hpfir.vhd|
Z27 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_avalon_streaming_source_hpfir.vhd|
!i113 1
R15
Artl
R17
R16
R19
R8
R9
DEx4 work 39 auk_dspip_avalon_streaming_source_hpfir 0 22 h0^KLKk9RPWE9FkPV688a0
l190
L109
Vam1ie5h2KMKXT`jCDKfMG0
!s100 9_^:d_>A;JGb2ekO`XAiL1
R12
32
R1
!i10b 1
R5
R26
R27
!i113 1
R15
Pauk_dspip_lib_pkg_hpfir
R17
R19
R8
R9
R3
R0
8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_lib_pkg_hpfir.vhd
FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_lib_pkg_hpfir.vhd
l0
L22
V]n@P0Cg`Kmfb@EQ`hbJ3C2
!s100 f?>LI6^Y:?0:4C>aOS6?X2
R12
32
R1
!i10b 1
R5
!s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_lib_pkg_hpfir.vhd|
!s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_lib_pkg_hpfir.vhd|
!i113 1
R15
Pauk_dspip_math_pkg_hpfir
R19
R8
R9
R3
R0
Z28 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_math_pkg_hpfir.vhd
Z29 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_math_pkg_hpfir.vhd
l0
L54
VSMh<mnKIT3f?e`UL8YAf30
!s100 @O6TWU38[<`Y=f_oja2am1
R12
32
b1
R1
!i10b 1
Z30 !s108 1646624351.000000
Z31 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_math_pkg_hpfir.vhd|
Z32 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_math_pkg_hpfir.vhd|
!i113 1
R15
Bbody
R17
R19
R8
R9
l0
L131
V`OCm?;Q96zD:4j0=aCH`Y0
!s100 EDZNSThdcYV1lkL7HbnIz0
R12
32
R1
!i10b 1
R30
R31
R32
!i113 1
R15
Eauk_dspip_roundsat_hpfir
R3
R19
R8
R9
R0
Z33 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_roundsat_hpfir.vhd
Z34 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_roundsat_hpfir.vhd
l0
L39
VL8Q=Q6XfD:5e:WVJZ6k@E3
!s100 S`Ha]KjQXV0CDDgljgCX;0
R12
32
R1
!i10b 1
R5
Z35 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_roundsat_hpfir.vhd|
Z36 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/auk_dspip_roundsat_hpfir.vhd|
!i113 1
R15
Abeh
R19
R8
R9
DEx4 work 24 auk_dspip_roundsat_hpfir 0 22 L8Q=Q6XfD:5e:WVJZ6k@E3
l66
L57
Va<FU3bo7Iz2RgbS_<XQf52
!s100 SAz6VWg0=:KiPPFk<lih43
R12
32
R1
!i10b 1
R5
R35
R36
!i113 1
R15
Edspba_delay
R3
Z37 DPx4 work 21 dspba_library_package 0 22 KTlXWShT2<@=FUf9L`nD@1
R8
R9
R0
Z38 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library.vhd
Z39 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library.vhd
l0
L18
Vh_99QD]IcO`z?>TBh9:D_2
!s100 >TY9@l4a>2O5Wd_6jF4:g0
R12
32
Z40 !s110 1646624351
!i10b 1
R30
Z41 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library.vhd|
Z42 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library.vhd|
!i113 1
R15
Adelay
R37
R8
R9
DEx4 work 11 dspba_delay 0 22 h_99QD]IcO`z?>TBh9:D_2
l37
L34
VJ?aanBflNgc[^b7nS;oh72
!s100 DAfPXKZhR<Ac>Wg8zYj1H3
R12
32
R40
!i10b 1
R30
R41
R42
!i113 1
R15
Pdspba_library_package
R8
R9
R3
R0
8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library_package.vhd
FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library_package.vhd
l0
L17
VKTlXWShT2<@=FUf9L`nD@1
!s100 @e;XE0e^oAdIdzY=Rc];H3
R12
32
R40
!i10b 1
R30
!s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library_package.vhd|
!s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/dspba_library_package.vhd|
!i113 1
R15
Edspba_pipe
R3
R19
R8
R9
R0
R38
R39
l0
L343
VI4KODRF]=ojndU_8;Qa<A0
!s100 ko3XcgZgdPgSD;SDR?Wmi2
R12
32
R40
!i10b 1
R30
R41
R42
!i113 1
R15
Artl
R19
R8
R9
DEx4 work 10 dspba_pipe 0 22 I4KODRF]=ojndU_8;Qa<A0
l362
L356
V04Zm]fe?nYFNSJ9@9:?0J0
!s100 =]hA3YBJaaU9dNBMla?I?2
R12
32
R40
!i10b 1
R30
R41
R42
!i113 1
R15
Edspba_sync_reg
R3
R37
R19
R8
R9
R0
R38
R39
l0
L93
V^:zbgnPCjHS7<>M40RfPY2
!s100 G`[2Ci2RQWoL`zK>2h>oj2
R12
32
R40
!i10b 1
R30
R41
R42
!i113 1
R15
Async_reg
R37
R19
R8
R9
DEx4 work 14 dspba_sync_reg 0 22 ^:zbgnPCjHS7<>M40RfPY2
l136
L117
V4klTB7YQGR@?1BoPQPHB^1
!s100 D5ba3Bk5_`1nL6?j<JkK81
R12
32
R40
!i10b 1
R30
R41
R42
!i113 1
R15
Efirip
R3
R17
R19
R18
R8
R9
R0
Z43 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip.vhd
Z44 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip.vhd
l0
L19
VCI0R>VbZ014?1_>=QS8OY1
!s100 0ZYADkAMDbam6QFd@2YPF3
R12
32
Z45 !s110 1646624353
!i10b 1
R5
Z46 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip.vhd|
Z47 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip.vhd|
!i113 1
R15
Asyn
R17
R19
R18
R8
R9
Z48 DEx4 work 5 firip 0 22 CI0R>VbZ014?1_>=QS8OY1
l56
L33
VfjE0f45OIlA_ONnoN6M7c3
!s100 SmJOVl6^ciPA;B?5?;EPQ0
R12
32
R45
!i10b 1
R5
R46
R47
!i113 1
R15
Efirip_ast
R3
R17
R18
R19
R8
R9
R0
Z49 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_ast.vhd
Z50 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_ast.vhd
l0
L9
V34@IdAnBD7P7=eK:^2WcF1
!s100 6k92SJk9BUlJUfnb[focg3
R12
32
R1
!i10b 1
R5
Z51 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_ast.vhd|
Z52 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_ast.vhd|
!i113 1
R15
Astruct
R17
R18
R19
R8
R9
DEx4 work 9 firip_ast 0 22 34@IdAnBD7P7=eK:^2WcF1
l88
L55
Vm7?UE2VLVoD@>be4jWMXB3
!s100 CXnQIcBg18D?[]=fBRl]53
R12
32
R1
!i10b 1
R5
R51
R52
!i113 1
R15
Efirip_rtl_core
R3
Z53 DPx3 lpm 14 lpm_components 0 22 BZZBj]8LhndN7CkCjD@L`2
R16
R37
Z54 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R19
R8
R9
R0
Z55 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_rtl_core.vhd
Z56 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_rtl_core.vhd
l0
L34
VJSgaX6g]QV1k0g>oGj=l73
!s100 2PP@hTkTFZZ[@z4FEADiQ0
R12
32
R1
!i10b 1
R5
Z57 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_rtl_core.vhd|
Z58 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_rtl_core.vhd|
!i113 1
R15
Anormal
R53
R16
R37
R54
R19
R8
R9
DEx4 work 14 firip_rtl_core 0 22 JSgaX6g]QV1k0g>oGj=l73
l663
L47
VV9i5`RFEdVT[`GNBLYIU>0
!s100 8W_>S[E1<:LXIVP=NBWnP1
R12
32
R1
!i10b 1
R5
R57
R58
!i113 1
R15
Efirip_tb
R3
R19
R8
R9
R0
Z59 8J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_tb.vhd
Z60 FJ:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_tb.vhd
l0
L20
VCio2gUXSEb`=O9g:JIo<b3
!s100 Fb7IGWzkZ=2OPBR5A?Sm:1
R12
32
R45
!i10b 1
Z61 !s108 1646624353.000000
Z62 !s90 -reportprogress|300|J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_tb.vhd|
Z63 !s107 J:/GIT/FPGA_MODULATOR/Fir_test/ip/filter/firip_sim/firip_tb.vhd|
!i113 1
R15
Artl
R17
R18
R48
R19
R8
R9
DEx4 work 8 firip_tb 0 22 Cio2gUXSEb`=O9g:JIo<b3
l140
L54
Vj``R]J`AoSeY_X_L<PIVV0
!s100 AF;eb?>cflaVL9G=kWEOm3
R12
32
R45
!i10b 1
R61
R62
R63
!i113 1
R15
vFirIPCore
R45
!i10b 1
!s100 ^@b<ITBHYW`E58e4PHRjz0
IN_jImoj[ne@acka`A=>]d0
R2
R0
w1643296162
8J:/GIT/FPGA_MODULATOR/Fir_test/source/FirIPCore.v
FJ:/GIT/FPGA_MODULATOR/Fir_test/source/FirIPCore.v
L0 2
R4
r1
!s85 0
31
R61
!s107 J:/GIT/FPGA_MODULATOR/Fir_test/source/FirIPCore.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+J:/GIT/FPGA_MODULATOR/Fir_test/source|J:/GIT/FPGA_MODULATOR/Fir_test/source/FirIPCore.v|
!i113 1
Z64 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+J:/GIT/FPGA_MODULATOR/Fir_test/source
R6
n@fir@i@p@core
vFirIPCore_vlg_tst
R45
!i10b 1
!s100 U=hCB23]aWfLEezWM9GjD3
IAI61Ul_hMO=3kNh9OP1Al1
R2
R0
w1643473382
8J:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim/FirIPCore.vt
FJ:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim/FirIPCore.vt
L0 2
R4
r1
!s85 0
31
R61
!s107 J:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim/FirIPCore.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+J:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim|J:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim/FirIPCore.vt|
!i113 1
R64
!s92 -vlog01compat -work work +incdir+J:/GIT/FPGA_MODULATOR/Fir_test/simulation/modelsim
R6
n@fir@i@p@core_vlg_tst
