#include "../inc/0_0_Trans_4_USART.h"

void Func_0_0_Trans_4_USART_0_Enable_0_Basic()
{
    uint8_t Func_0_0_Trans_4_USART_0_Enable_0_Basic_0_Temp[4];
    Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef Func_0_0_Trans_4_USART_0_Enable_0_Basic_1 = 
    {
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_0_U32_BaudRate = 115200,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_1_DataEnum_DataWidth = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_3_LL_USART_DATAWIDTH_0_LL_USART_DATAWIDTH_8B,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_2_DataEnum_StopBits = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_4_LL_USART_STOPBITS_1_LL_USART_STOPBITS_1,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_3_DataEnum_Parity = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_5_LL_USART_PARITY_0_LL_USART_PARITY_NONE,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_4_DataEnum_TransferDirection = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_6_LL_USART_DIRECTION_3_LL_USART_DIRECTION_TX_RX,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_5_DataEnum_HardwareFlowControl = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_7_LL_USART_HWCONTROL_0_LL_USART_HWCONTROL_NONE,
        .Object_OptionStruct_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_InitTypeDef_6_DataEnum_OverSampling = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_8_LL_USART_OVERSAMPLING_0_LL_USART_OVERSAMPLING_16
    };
    Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef Func_0_0_Trans_4_USART_0_Enable_0_Basic_2 =
    {
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_0_DataEnum_Pin = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_3_LL_GPIO_PIN_9_LL_GPIO_PIN_9 | Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_3_LL_GPIO_PIN_10_LL_GPIO_PIN_10,
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_1_DataEnum_Mode = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_4_LL_GPIO_MODE_2_LL_GPIO_MODE_ALTERNATE,
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_2_DataEnum_Speed = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_5_LL_GPIO_SPEED_FREQ_3_LL_GPIO_SPEED_FREQ_VERY_HIGH,
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_3_DataEnum_OutputType = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_6_LL_GPIO_OUTPUT_0_LL_GPIO_OUTPUT_PUSHPULL,
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_4_DataEnum_Pull = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_7_LL_GPIO_PULL_0_LL_GPIO_PULL_NO,
        .Object_Struct_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_2_LL_GPIO_InitTypeDef_5_DataEnum_Alternate = Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_8_LL_GPIO_AF_7_LL_GPIO_AF_7
    };
    Func_0_0_0_SubTrans_0_STM32F401CC_1_CLK_1_LL_APB2_GRP1_EnableClock_0_Extern(Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_1_CLK_12_LL_APB2_GRP1_PERIPH_0_LL_APB2_GRP1_PERIPH_USART1);
    Func_0_0_0_SubTrans_0_STM32F401CC_1_CLK_2_LL_AHB1_GRP1_EnableClock_0_Extern(Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_1_CLK_11_LL_AHB1_GRP1_PERIPH_0_LL_AHB1_GRP1_PERIPH_GPIOA);
    Func_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_0_LL_GPIO_Init_0_Extern((uint32_t*)Func_0_0_Trans_4_USART_0_Enable_0_Basic_0_Temp, Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_2_GPIO_9_0_GPIOA, &Func_0_0_Trans_4_USART_0_Enable_0_Basic_2);
    Func_0_0_0_SubTrans_0_STM32F401CC_3_USART_0_LL_USART_Init_0_Extern((uint32_t*)Func_0_0_Trans_4_USART_0_Enable_0_Basic_0_Temp, Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_9_0_USART1, &Func_0_0_Trans_4_USART_0_Enable_0_Basic_1);
    Func_0_0_0_SubTrans_0_STM32F401CC_3_USART_1_LL_USART_ConfigAsyncMode_0_Extern(Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_9_0_USART1);
    Func_0_0_0_SubTrans_0_STM32F401CC_3_USART_2_LL_USART_Enable_0_Extern(Object_DataEnum_0_0_0_SubTrans_0_STM32F401CC_3_USART_9_0_USART1);
    return;
}