# SRl (shift right logic)

## data path

[x] add shamt to alu


## ALU

[x] add shamt from datapath

[x] implement shift in alu 
>alu function became 4 bits

