{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566155049718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566155049730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 14:04:09 2019 " "Processing started: Sun Aug 18 14:04:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566155049730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155049730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIANO2 -c PIANO2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIANO2 -c PIANO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155049730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566155050648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566155050649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador3-sol " "Found design unit 1: comparador3-sol" {  } { { "comparador3.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070166 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador3 " "Found entity 1: comparador3" {  } { { "comparador3.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia1-Behavioral " "Found design unit 1: referencia1-Behavioral" {  } { { "referencia1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070170 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia1 " "Found entity 1: referencia1" {  } { { "referencia1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-Behavioral " "Found design unit 1: Cont-Behavioral" {  } { { "Cont.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/Cont.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/Cont.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anillo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anillo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anillo-Behavioral " "Found design unit 1: anillo-Behavioral" {  } { { "anillo.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/anillo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070176 ""} { "Info" "ISGN_ENTITY_NAME" "1 anillo " "Found entity 1: anillo" {  } { { "anillo.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/anillo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-Behavioral " "Found design unit 1: Memoria-Behavioral" {  } { { "Memoria.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/Memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/Memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_de_3_a_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_de_3_a_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_de_3_a_8-comportamiento " "Found design unit 1: decoder_de_3_a_8-comportamiento" {  } { { "decoder_de_3_a_8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/decoder_de_3_a_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070185 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_de_3_a_8 " "Found entity 1: decoder_de_3_a_8" {  } { { "decoder_de_3_a_8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/decoder_de_3_a_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk200hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk200hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk200Hz-Behavioral " "Found design unit 1: clk200Hz-Behavioral" {  } { { "clk200hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk200hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070189 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk200Hz " "Found entity 1: clk200Hz" {  } { { "clk200hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk200hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_dec_bcd_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_dec_bcd_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_Dec_BCD_M-sol " "Found design unit 1: encoder_Dec_BCD_M-sol" {  } { { "encoder_Dec_BCD_M.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_Dec_BCD_M.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070192 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_Dec_BCD_M " "Found entity 1: encoder_Dec_BCD_M" {  } { { "encoder_Dec_BCD_M.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_Dec_BCD_M.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcda7-solve " "Found design unit 1: bcda7-solve" {  } { { "bcda7.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/bcda7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070195 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcda7 " "Found entity 1: bcda7" {  } { { "bcda7.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/bcda7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk988hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk988hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk988Hz-Behavioral " "Found design unit 1: clk988Hz-Behavioral" {  } { { "clk988Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk988Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070199 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk988Hz " "Found entity 1: clk988Hz" {  } { { "clk988Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk988Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk880hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk880hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk880Hz-Behavioral " "Found design unit 1: clk880Hz-Behavioral" {  } { { "clk880Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk880Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070202 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk880Hz " "Found entity 1: clk880Hz" {  } { { "clk880Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk880Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk784hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk784hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk784Hz-Behavioral " "Found design unit 1: clk784Hz-Behavioral" {  } { { "clk784Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk784Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070206 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk784Hz " "Found entity 1: clk784Hz" {  } { { "clk784Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk784Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk698hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk698hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk698Hz-Behavioral " "Found design unit 1: clk698Hz-Behavioral" {  } { { "clk698Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk698Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070210 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk698Hz " "Found entity 1: clk698Hz" {  } { { "clk698Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk698Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk659hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk659hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk659Hz-Behavioral " "Found design unit 1: clk659Hz-Behavioral" {  } { { "clk659Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk659Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070215 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk659Hz " "Found entity 1: clk659Hz" {  } { { "clk659Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk659Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk587hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk587hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk587Hz-Behavioral " "Found design unit 1: clk587Hz-Behavioral" {  } { { "clk587Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk587Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070220 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk587Hz " "Found entity 1: clk587Hz" {  } { { "clk587Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk587Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk523hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk523hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk523Hz-Behavioral " "Found design unit 1: clk523Hz-Behavioral" {  } { { "clk523Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk523Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070225 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk523Hz " "Found entity 1: clk523Hz" {  } { { "clk523Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk523Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_piano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss_piano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS_PIANO-sol " "Found design unit 1: MSS_PIANO-sol" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070228 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS_PIANO " "Found entity 1: MSS_PIANO" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento_vhdl-sol " "Found design unit 1: registro_sostenimiento_vhdl-sol" {  } { { "registro_sostenimiento_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070232 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento_vhdl " "Found entity 1: registro_sostenimiento_vhdl" {  } { { "registro_sostenimiento_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rammelo-SYN " "Found design unit 1: rammelo-SYN" {  } { { "RAMMELO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/RAMMELO.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070237 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMELO " "Found entity 1: RAMMELO" {  } { { "RAMMELO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/RAMMELO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_dec_bcd_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_dec_bcd_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_Dec_BCD_2-sol " "Found design unit 1: encoder_Dec_BCD_2-sol" {  } { { "encoder_Dec_BCD_2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_Dec_BCD_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070241 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_Dec_BCD_2 " "Found entity 1: encoder_Dec_BCD_2" {  } { { "encoder_Dec_BCD_2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_Dec_BCD_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_60seg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_60seg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_60seg-sol " "Found design unit 1: contador_60seg-sol" {  } { { "contador_60seg_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/contador_60seg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070245 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_60seg " "Found entity 1: contador_60seg" {  } { { "contador_60seg_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/contador_60seg_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_vhdl-sol " "Found design unit 1: comparador_vhdl-sol" {  } { { "comparador_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador_vhdl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070249 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_vhdl " "Found entity 1: comparador_vhdl" {  } { { "comparador_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8a1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8a1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8a1-BEH123 " "Found design unit 1: mux_8a1-BEH123" {  } { { "mux_8a1_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux_8a1_vhdl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070253 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8a1 " "Found entity 1: mux_8a1" {  } { { "mux_8a1_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux_8a1_vhdl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070256 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIANO2 " "Found entity 1: PIANO2" {  } { { "PIANO2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/PIANO2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento_1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento_1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento_1_vhdl-sol " "Found design unit 1: registro_sostenimiento_1_vhdl-sol" {  } { { "registro_sostenimiento_1_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento_1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070269 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento_1_vhdl " "Found entity 1: registro_sostenimiento_1_vhdl" {  } { { "registro_sostenimiento_1_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento_1_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_2-sol " "Found design unit 1: mux4_2-sol" {  } { { "mux4_2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux4_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "mux4_2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux4_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_wf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano_wf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIANO_WF " "Found entity 1: PIANO_WF" {  } { { "PIANO_WF.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/PIANO_WF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-sol " "Found design unit 1: mux2_1-sol" {  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_proto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano_proto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIANO_PROTO " "Found entity 1: PIANO_PROTO" {  } { { "PIANO_PROTO.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/PIANO_PROTO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_ordenado_final2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piano_ordenado_final2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 piano_ordenado_final2 " "Found entity 1: piano_ordenado_final2" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/ADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdososhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdososhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdososHz-Behavioral " "Found design unit 1: clkdososHz-Behavioral" {  } { { "clkdososhz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clkdososhz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070296 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdososHz " "Found entity 1: clkdososHz" {  } { { "clkdososhz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clkdososhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdomhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdomhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdomHz-Behavioral " "Found design unit 1: clkdomHz-Behavioral" {  } { { "clkdomhz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clkdomhz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070301 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdomHz " "Found entity 1: clkdomHz" {  } { { "clkdomhz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clkdomhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento2_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento2_vhdl-sol " "Found design unit 1: registro_sostenimiento2_vhdl-sol" {  } { { "registro_sostenimiento2_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento2_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070305 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento2_vhdl " "Found entity 1: registro_sostenimiento2_vhdl" {  } { { "registro_sostenimiento2_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento2_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_1-sol " "Found design unit 1: mux21_1-sol" {  } { { "mux21_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux21_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_1 " "Found entity 1: mux21_1" {  } { { "mux21_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux21_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk622hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk622hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk622Hz-Behavioral " "Found design unit 1: clk622Hz-Behavioral" {  } { { "clk622Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk622Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070312 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk622Hz " "Found entity 1: clk622Hz" {  } { { "clk622Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk622Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk675hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk675hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk675Hz-Behavioral " "Found design unit 1: clk675Hz-Behavioral" {  } { { "clk675Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk675Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070315 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk675Hz " "Found entity 1: clk675Hz" {  } { { "clk675Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk675Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk739hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk739hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk739Hz-Behavioral " "Found design unit 1: clk739Hz-Behavioral" {  } { { "clk739Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk739Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070319 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk739Hz " "Found entity 1: clk739Hz" {  } { { "clk739Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk739Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk830hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk830hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk830Hz-Behavioral " "Found design unit 1: clk830Hz-Behavioral" {  } { { "clk830Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk830Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070322 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk830Hz " "Found entity 1: clk830Hz" {  } { { "clk830Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk830Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk932hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk932hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk932Hz-Behavioral " "Found design unit 1: clk932Hz-Behavioral" {  } { { "clk932Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk932Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070326 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk932Hz " "Found entity 1: clk932Hz" {  } { { "clk932Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk932Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk710hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk710hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk710Hz-Behavioral " "Found design unit 1: clk710Hz-Behavioral" {  } { { "clk710Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk710Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070329 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk710Hz " "Found entity 1: clk710Hz" {  } { { "clk710Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk710Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador11_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador11_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador11_vhdl-sol " "Found design unit 1: comparador11_vhdl-sol" {  } { { "comparador11_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador11_vhdl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070332 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador11_vhdl " "Found entity 1: comparador11_vhdl" {  } { { "comparador11_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/comparador11_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk400hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk400hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk400Hz-Behavioral " "Found design unit 1: clk400Hz-Behavioral" {  } { { "clk400Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk400Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070337 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk400Hz " "Found entity 1: clk400Hz" {  } { { "clk400Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk400Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk100hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk100hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk100Hz-Behavioral " "Found design unit 1: clk100Hz-Behavioral" {  } { { "clk100Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk100Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070341 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk100Hz " "Found entity 1: clk100Hz" {  } { { "clk100Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk100Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk1Hz-Behavioral " "Found design unit 1: clk1Hz-Behavioral" {  } { { "clk1Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk1Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070345 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk1Hz " "Found entity 1: clk1Hz" {  } { { "clk1Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk1Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk05hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk05hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk05Hz-Behavioral " "Found design unit 1: clk05Hz-Behavioral" {  } { { "clk05Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk05Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070348 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk05Hz " "Found entity 1: clk05Hz" {  } { { "clk05Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk05Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constante-SYN " "Found design unit 1: constante-SYN" {  } { { "constante.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/constante.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070351 ""} { "Info" "ISGN_ENTITY_NAME" "1 constante " "Found entity 1: constante" {  } { { "constante.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/constante.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia2-Behavioral " "Found design unit 1: referencia2-Behavioral" {  } { { "referencia2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070360 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia2 " "Found entity 1: referencia2" {  } { { "referencia2.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia3-Behavioral " "Found design unit 1: referencia3-Behavioral" {  } { { "referencia3.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070365 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia3 " "Found entity 1: referencia3" {  } { { "referencia3.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia4-Behavioral " "Found design unit 1: referencia4-Behavioral" {  } { { "referencia4.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070369 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia4 " "Found entity 1: referencia4" {  } { { "referencia4.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia5-Behavioral " "Found design unit 1: referencia5-Behavioral" {  } { { "referencia5.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070373 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia5 " "Found entity 1: referencia5" {  } { { "referencia5.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia6-Behavioral " "Found design unit 1: referencia6-Behavioral" {  } { { "referencia6.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070376 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia6 " "Found entity 1: referencia6" {  } { { "referencia6.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia7-Behavioral " "Found design unit 1: referencia7-Behavioral" {  } { { "referencia7.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070379 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia7 " "Found entity 1: referencia7" {  } { { "referencia7.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referencia8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referencia8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referencia8-Behavioral " "Found design unit 1: referencia8-Behavioral" {  } { { "referencia8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070383 ""} { "Info" "ISGN_ENTITY_NAME" "1 referencia8 " "Found entity 1: referencia8" {  } { { "referencia8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/referencia8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_serial_control-rtl " "Found design unit 1: adc_serial_control-rtl" {  } { { "adc_serial_control.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/adc_serial_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070387 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_serial_control " "Found entity 1: adc_serial_control" {  } { { "adc_serial_control.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/adc_serial_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento11_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento11_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento11_vhdl-sol " "Found design unit 1: registro_sostenimiento11_vhdl-sol" {  } { { "registro_sostenimiento11_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento11_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070390 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento11_vhdl " "Found entity 1: registro_sostenimiento11_vhdl" {  } { { "registro_sostenimiento11_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento11_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_De-sol " "Found design unit 1: encoder_De-sol" {  } { { "encoder_De.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_De.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070395 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_De " "Found entity 1: encoder_De" {  } { { "encoder_De.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_De.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-sol " "Found design unit 1: mux8-sol" {  } { { "mux8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento25_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento25_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento25_vhdl-sol " "Found design unit 1: registro_sostenimiento25_vhdl-sol" {  } { { "registro_sostenimiento25_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento25_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070405 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento25_vhdl " "Found entity 1: registro_sostenimiento25_vhdl" {  } { { "registro_sostenimiento25_vhdl.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/registro_sostenimiento25_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk2Hz-Behavioral " "Found design unit 1: clk2Hz-Behavioral" {  } { { "clk2Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk2Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070409 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk2Hz " "Found entity 1: clk2Hz" {  } { { "clk2Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk2Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk3hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk3hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk3Hz-Behavioral " "Found design unit 1: clk3Hz-Behavioral" {  } { { "clk3Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk3Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070412 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk3Hz " "Found entity 1: clk3Hz" {  } { { "clk3Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk3Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk4hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk4hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk4Hz-Behavioral " "Found design unit 1: clk4Hz-Behavioral" {  } { { "clk4Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk4Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070415 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk4Hz " "Found entity 1: clk4Hz" {  } { { "clk4Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk4Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk5hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk5hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk5Hz-Behavioral " "Found design unit 1: clk5Hz-Behavioral" {  } { { "clk5Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk5Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070418 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk5Hz " "Found entity 1: clk5Hz" {  } { { "clk5Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk5Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk7hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk7hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk7Hz-Behavioral " "Found design unit 1: clk7Hz-Behavioral" {  } { { "clk7Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk7Hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070422 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk7Hz " "Found entity 1: clk7Hz" {  } { { "clk7Hz.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/clk7Hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155070422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155070422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano_ordenado_final2 " "Elaborating entity \"piano_ordenado_final2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566155070613 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registro_sostenimiento_1_vhdl inst293 " "Block or symbol \"registro_sostenimiento_1_vhdl\" of instance \"inst293\" overlaps another block or symbol" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1368 2248 2384 1480 "inst293" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1566155070856 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registro_sostenimiento_1_vhdl inst297 " "Block or symbol \"registro_sostenimiento_1_vhdl\" of instance \"inst297\" overlaps another block or symbol" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1696 2256 2392 1808 "inst297" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1566155070856 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "fr\[7..2\] " "Not all bits in bus \"fr\[7..2\]\" are used" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1696 3016 3112 1713 "fr\[6\]" "" } { 1784 3008 3128 1801 "fr\[7\]" "" } { 1304 3040 3576 1321 "fr\[2\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1566155070856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "fr " "Converted elements in bus name \"fr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "fr\[6\] fr6 " "Converted element name(s) from \"fr\[6\]\" to \"fr6\"" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1696 3016 3112 1713 "fr\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155070857 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "fr\[7\] fr7 " "Converted element name(s) from \"fr\[7\]\" to \"fr7\"" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1784 3008 3128 1801 "fr\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155070857 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "fr\[2\] fr2 " "Converted element name(s) from \"fr\[2\]\" to \"fr2\"" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1304 3040 3576 1321 "fr\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155070857 ""}  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1696 3016 3112 1713 "fr\[6\]" "" } { 1784 3008 3128 1801 "fr\[7\]" "" } { 1304 3040 3576 1321 "fr\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1566155070857 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR8 inst288 " "Primitive \"OR8\" of instance \"inst288\" not used" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1984 2272 2336 2128 "inst288" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1566155070871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2 mux4_2:inst18 " "Elaborating entity \"mux4_2\" for hierarchy \"mux4_2:inst18\"" {  } { { "piano_ordenado_final2.bdf" "inst18" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3352 4984 5120 3496 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155070904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8a1 mux_8a1:inst17 " "Elaborating entity \"mux_8a1\" for hierarchy \"mux_8a1:inst17\"" {  } { { "piano_ordenado_final2.bdf" "inst17" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3176 4960 5128 3256 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155070956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk523Hz clk523Hz:inst128 " "Elaborating entity \"clk523Hz\" for hierarchy \"clk523Hz:inst128\"" {  } { { "piano_ordenado_final2.bdf" "inst128" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2824 2016 2168 2904 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155070975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst320 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst320\"" {  } { { "piano_ordenado_final2.bdf" "inst320" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1472 784 1024 1648 "inst320" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst78 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst78\"" {  } { { "piano_ordenado_final2.bdf" "inst78" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2840 1440 1560 2952 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst300 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst300\"" {  } { { "piano_ordenado_final2.bdf" "inst300" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4064 1224 1472 4144 "inst300" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_de_3_a_8 decoder_de_3_a_8:inst330 " "Elaborating entity \"decoder_de_3_a_8\" for hierarchy \"decoder_de_3_a_8:inst330\"" {  } { { "piano_ordenado_final2.bdf" "inst330" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4216 7328 7464 4328 "inst330" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMELO RAMMELO:inst85 " "Elaborating entity \"RAMMELO\" for hierarchy \"RAMMELO:inst85\"" {  } { { "piano_ordenado_final2.bdf" "inst85" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3824 6112 6328 3952 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMMELO:inst85\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\"" {  } { { "RAMMELO.vhd" "altsyncram_component" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/RAMMELO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMMELO:inst85\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMMELO:inst85\|altsyncram:altsyncram_component\"" {  } { { "RAMMELO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/RAMMELO.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMMELO:inst85\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMMELO:inst85\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071259 ""}  } { { "RAMMELO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/RAMMELO.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566155071259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2q3 " "Found entity 1: altsyncram_d2q3" {  } { { "db/altsyncram_d2q3.tdf" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_d2q3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155071339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155071339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2q3 RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated " "Elaborating entity \"altsyncram_d2q3\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igo2 " "Found entity 1: altsyncram_igo2" {  } { { "db/altsyncram_igo2.tdf" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_igo2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155071435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155071435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igo2 RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1 " "Elaborating entity \"altsyncram_igo2\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\"" {  } { { "db/altsyncram_d2q3.tdf" "altsyncram1" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_d2q3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d2q3.tdf" "mgl_prim2" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_d2q3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d2q3.tdf" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_d2q3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155071773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000 " "Parameter \"CVALUE\" = \"000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 3 " "Parameter \"WIDTH_WORD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566155071774 ""}  } { { "db/altsyncram_d2q3.tdf" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/altsyncram_d2q3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566155071774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento_1_vhdl registro_sostenimiento_1_vhdl:inst35 " "Elaborating entity \"registro_sostenimiento_1_vhdl\" for hierarchy \"registro_sostenimiento_1_vhdl:inst35\"" {  } { { "piano_ordenado_final2.bdf" "inst35" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3920 3576 3712 4032 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_PIANO MSS_PIANO:inst48 " "Elaborating entity \"MSS_PIANO\" for hierarchy \"MSS_PIANO:inst48\"" {  } { { "piano_ordenado_final2.bdf" "inst48" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2744 3744 4000 3240 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_vhdl comparador_vhdl:inst391 " "Elaborating entity \"comparador_vhdl\" for hierarchy \"comparador_vhdl:inst391\"" {  } { { "piano_ordenado_final2.bdf" "inst391" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 5592 5752 1320 "inst391" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_60seg contador_60seg:inst27 " "Elaborating entity \"contador_60seg\" for hierarchy \"contador_60seg:inst27\"" {  } { { "piano_ordenado_final2.bdf" "inst27" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4264 5408 5584 4376 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst249 " "Elaborating entity \"mux8\" for hierarchy \"mux8:inst249\"" {  } { { "piano_ordenado_final2.bdf" "inst249" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1256 3576 3712 1464 "inst249" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk7Hz clk7Hz:inst329 " "Elaborating entity \"clk7Hz\" for hierarchy \"clk7Hz:inst329\"" {  } { { "piano_ordenado_final2.bdf" "inst329" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1128 2880 3032 1208 "inst329" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk5Hz clk5Hz:inst328 " "Elaborating entity \"clk5Hz\" for hierarchy \"clk5Hz:inst328\"" {  } { { "piano_ordenado_final2.bdf" "inst328" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1216 2872 3024 1296 "inst328" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk4Hz clk4Hz:inst319 " "Elaborating entity \"clk4Hz\" for hierarchy \"clk4Hz:inst319\"" {  } { { "piano_ordenado_final2.bdf" "inst319" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1304 2880 3032 1384 "inst319" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk3Hz clk3Hz:inst317 " "Elaborating entity \"clk3Hz\" for hierarchy \"clk3Hz:inst317\"" {  } { { "piano_ordenado_final2.bdf" "inst317" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1472 2840 2992 1552 "inst317" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk2Hz clk2Hz:inst318 " "Elaborating entity \"clk2Hz\" for hierarchy \"clk2Hz:inst318\"" {  } { { "piano_ordenado_final2.bdf" "inst318" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1576 2888 3040 1656 "inst318" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Hz clk1Hz:inst316 " "Elaborating entity \"clk1Hz\" for hierarchy \"clk1Hz:inst316\"" {  } { { "piano_ordenado_final2.bdf" "inst316" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1680 2864 3016 1760 "inst316" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk05Hz clk05Hz:inst192 " "Elaborating entity \"clk05Hz\" for hierarchy \"clk05Hz:inst192\"" {  } { { "piano_ordenado_final2.bdf" "inst192" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1768 2856 3008 1848 "inst192" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_De encoder_De:inst248 " "Elaborating entity \"encoder_De\" for hierarchy \"encoder_De:inst248\"" {  } { { "piano_ordenado_final2.bdf" "inst248" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1552 3232 3408 1632 "inst248" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador3 comparador3:inst275 " "Elaborating entity \"comparador3\" for hierarchy \"comparador3:inst275\"" {  } { { "piano_ordenado_final2.bdf" "inst275" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1112 1824 1984 1192 "inst275" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia1 referencia1:inst283 " "Elaborating entity \"referencia1\" for hierarchy \"referencia1:inst283\"" {  } { { "piano_ordenado_final2.bdf" "inst283" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 880 1544 1696 960 "inst283" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_serial_control adc_serial_control:inst59 " "Elaborating entity \"adc_serial_control\" for hierarchy \"adc_serial_control:inst59\"" {  } { { "piano_ordenado_final2.bdf" "inst59" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1160 1152 1384 1304 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155072999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia2 referencia2:inst278 " "Elaborating entity \"referencia2\" for hierarchy \"referencia2:inst278\"" {  } { { "piano_ordenado_final2.bdf" "inst278" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 968 2064 2216 1048 "inst278" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia3 referencia3:inst280 " "Elaborating entity \"referencia3\" for hierarchy \"referencia3:inst280\"" {  } { { "piano_ordenado_final2.bdf" "inst280" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 864 1848 2000 944 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia4 referencia4:inst281 " "Elaborating entity \"referencia4\" for hierarchy \"referencia4:inst281\"" {  } { { "piano_ordenado_final2.bdf" "inst281" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 864 2248 2400 944 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia5 referencia5:inst199 " "Elaborating entity \"referencia5\" for hierarchy \"referencia5:inst199\"" {  } { { "piano_ordenado_final2.bdf" "inst199" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 704 1832 1984 784 "inst199" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia6 referencia6:inst206 " "Elaborating entity \"referencia6\" for hierarchy \"referencia6:inst206\"" {  } { { "piano_ordenado_final2.bdf" "inst206" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 704 2320 2472 784 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia7 referencia7:inst207 " "Elaborating entity \"referencia7\" for hierarchy \"referencia7:inst207\"" {  } { { "piano_ordenado_final2.bdf" "inst207" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 536 1952 2104 616 "inst207" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencia8 referencia8:inst214 " "Elaborating entity \"referencia8\" for hierarchy \"referencia8:inst214\"" {  } { { "piano_ordenado_final2.bdf" "inst214" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 512 2312 2464 592 "inst214" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento_vhdl registro_sostenimiento_vhdl:inst105 " "Elaborating entity \"registro_sostenimiento_vhdl\" for hierarchy \"registro_sostenimiento_vhdl:inst105\"" {  } { { "piano_ordenado_final2.bdf" "inst105" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 176 4080 4240 288 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_Dec_BCD_2 encoder_Dec_BCD_2:inst12 " "Elaborating entity \"encoder_Dec_BCD_2\" for hierarchy \"encoder_Dec_BCD_2:inst12\"" {  } { { "piano_ordenado_final2.bdf" "inst12" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3016 4944 5120 3096 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdomHz clkdomHz:inst151 " "Elaborating entity \"clkdomHz\" for hierarchy \"clkdomHz:inst151\"" {  } { { "piano_ordenado_final2.bdf" "inst151" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2912 1992 2144 2992 "inst151" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdososHz clkdososHz:inst129 " "Elaborating entity \"clkdososHz\" for hierarchy \"clkdososHz:inst129\"" {  } { { "piano_ordenado_final2.bdf" "inst129" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2992 1984 2136 3072 "inst129" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento2_vhdl registro_sostenimiento2_vhdl:inst135 " "Elaborating entity \"registro_sostenimiento2_vhdl\" for hierarchy \"registro_sostenimiento2_vhdl:inst135\"" {  } { { "piano_ordenado_final2.bdf" "inst135" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3088 2008 2168 3200 "inst135" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk587Hz clk587Hz:inst217 " "Elaborating entity \"clk587Hz\" for hierarchy \"clk587Hz:inst217\"" {  } { { "piano_ordenado_final2.bdf" "inst217" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3320 2032 2184 3400 "inst217" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk622Hz clk622Hz:inst164 " "Elaborating entity \"clk622Hz\" for hierarchy \"clk622Hz:inst164\"" {  } { { "piano_ordenado_final2.bdf" "inst164" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3488 2000 2152 3568 "inst164" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk659Hz clk659Hz:inst167 " "Elaborating entity \"clk659Hz\" for hierarchy \"clk659Hz:inst167\"" {  } { { "piano_ordenado_final2.bdf" "inst167" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3816 2056 2208 3896 "inst167" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk675Hz clk675Hz:inst170 " "Elaborating entity \"clk675Hz\" for hierarchy \"clk675Hz:inst170\"" {  } { { "piano_ordenado_final2.bdf" "inst170" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3984 2024 2176 4064 "inst170" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk698Hz clk698Hz:inst171 " "Elaborating entity \"clk698Hz\" for hierarchy \"clk698Hz:inst171\"" {  } { { "piano_ordenado_final2.bdf" "inst171" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4248 2056 2208 4328 "inst171" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk710Hz clk710Hz:inst174 " "Elaborating entity \"clk710Hz\" for hierarchy \"clk710Hz:inst174\"" {  } { { "piano_ordenado_final2.bdf" "inst174" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4336 2032 2184 4416 "inst174" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk739Hz clk739Hz:inst173 " "Elaborating entity \"clk739Hz\" for hierarchy \"clk739Hz:inst173\"" {  } { { "piano_ordenado_final2.bdf" "inst173" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4416 2024 2176 4496 "inst173" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk784Hz clk784Hz:inst175 " "Elaborating entity \"clk784Hz\" for hierarchy \"clk784Hz:inst175\"" {  } { { "piano_ordenado_final2.bdf" "inst175" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4688 2016 2168 4768 "inst175" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk830Hz clk830Hz:inst177 " "Elaborating entity \"clk830Hz\" for hierarchy \"clk830Hz:inst177\"" {  } { { "piano_ordenado_final2.bdf" "inst177" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4856 1984 2136 4936 "inst177" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk880Hz clk880Hz:inst179 " "Elaborating entity \"clk880Hz\" for hierarchy \"clk880Hz:inst179\"" {  } { { "piano_ordenado_final2.bdf" "inst179" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5168 1944 2096 5248 "inst179" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk932Hz clk932Hz:inst180 " "Elaborating entity \"clk932Hz\" for hierarchy \"clk932Hz:inst180\"" {  } { { "piano_ordenado_final2.bdf" "inst180" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5336 1912 2064 5416 "inst180" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk988Hz clk988Hz:inst181 " "Elaborating entity \"clk988Hz\" for hierarchy \"clk988Hz:inst181\"" {  } { { "piano_ordenado_final2.bdf" "inst181" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5648 1944 2096 5728 "inst181" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anillo anillo:inst124 " "Elaborating entity \"anillo\" for hierarchy \"anillo:inst124\"" {  } { { "piano_ordenado_final2.bdf" "inst124" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5712 3984 4184 5792 "inst124" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont Cont:inst125 " "Elaborating entity \"Cont\" for hierarchy \"Cont:inst125\"" {  } { { "piano_ordenado_final2.bdf" "inst125" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5712 3824 3968 5792 "inst125" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Cont.vhd(17) " "VHDL Process Statement warning at Cont.vhd(17): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/Cont.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566155073918 "|piano_ordenado_final2|Cont:inst125"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst126 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst126\"" {  } { { "piano_ordenado_final2.bdf" "inst126" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5696 4208 4424 5776 "inst126" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1 mux21_1:inst143 " "Elaborating entity \"mux21_1\" for hierarchy \"mux21_1:inst143\"" {  } { { "piano_ordenado_final2.bdf" "inst143" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5520 3960 4120 5632 "inst143" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcda7 bcda7:inst246 " "Elaborating entity \"bcda7\" for hierarchy \"bcda7:inst246\"" {  } { { "piano_ordenado_final2.bdf" "inst246" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3384 3952 4136 3464 "inst246" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155073985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_Dec_BCD_M encoder_Dec_BCD_M:inst245 " "Elaborating entity \"encoder_Dec_BCD_M\" for hierarchy \"encoder_Dec_BCD_M:inst245\"" {  } { { "piano_ordenado_final2.bdf" "inst245" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3384 3752 3928 3464 "inst245" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155074017 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1566155074496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.18.14:04:43 Progress: Loading sld116a2ee0/alt_sld_fab_wrapper_hw.tcl " "2019.08.18.14:04:43 Progress: Loading sld116a2ee0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155083279 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155091049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155091500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155097973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155098531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155099105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155099732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155099752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155099754 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1566155100503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld116a2ee0/alt_sld_fab.v" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155100915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155100915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155101165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155101168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155101291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101488 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155101488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/db/ip/sld116a2ee0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566155101634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155101634 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2_1:inst16\|Q " "Found clock multiplexer mux2_1:inst16\|Q" {  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566155104110 "|piano_ordenado_final2|mux2_1:inst16|Q"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8:inst249\|Mux0 " "Found clock multiplexer mux8:inst249\|Mux0" {  } { { "mux8.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux8.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566155104110 "|piano_ordenado_final2|mux8:inst249|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "encoder_De:inst248\|Mux2 " "Found clock multiplexer encoder_De:inst248\|Mux2" {  } { { "encoder_De.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_De.vhd" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566155104110 "|piano_ordenado_final2|encoder_De:inst248|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "encoder_De:inst248\|Mux1 " "Found clock multiplexer encoder_De:inst248\|Mux1" {  } { { "encoder_De.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_De.vhd" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566155104110 "|piano_ordenado_final2|encoder_De:inst248|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "encoder_De:inst248\|Mux0 " "Found clock multiplexer encoder_De:inst248\|Mux0" {  } { { "encoder_De.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/encoder_De.vhd" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566155104110 "|piano_ordenado_final2|encoder_De:inst248|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1566155104110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_serial_control.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/adc_serial_control.vhd" 16 -1 0 } } { "adc_serial_control.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/adc_serial_control.vhd" 17 -1 0 } } { "adc_serial_control.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/adc_serial_control.vhd" 18 -1 0 } } { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1566155105954 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1566155105954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_data\[11\] VCC " "Pin \"o_adc_data\[11\]\" is stuck at VCC" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1016 1688 1864 1032 "o_adc_data\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566155106855 "|piano_ordenado_final2|o_adc_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_data\[10\] VCC " "Pin \"o_adc_data\[10\]\" is stuck at VCC" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1016 1688 1864 1032 "o_adc_data\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566155106855 "|piano_ordenado_final2|o_adc_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_data\[9\] VCC " "Pin \"o_adc_data\[9\]\" is stuck at VCC" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1016 1688 1864 1032 "o_adc_data\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566155106855 "|piano_ordenado_final2|o_adc_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_data\[8\] VCC " "Pin \"o_adc_data\[8\]\" is stuck at VCC" {  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1016 1688 1864 1032 "o_adc_data\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566155106855 "|piano_ordenado_final2|o_adc_data[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566155106855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155107084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566155111072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566155111072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1887 " "Implemented 1887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566155111591 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566155111591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1787 " "Implemented 1787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566155111591 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1566155111591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566155111591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155111670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:05:11 2019 " "Processing ended: Sun Aug 18 14:05:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155111670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155111670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155111670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566155111670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1566155114313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566155114322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 14:05:13 2019 " "Processing started: Sun Aug 18 14:05:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566155114322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566155114322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566155114323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566155114804 ""}
{ "Info" "0" "" "Project  = PIANO2" {  } {  } 0 0 "Project  = PIANO2" 0 0 "Fitter" 0 0 1566155114806 ""}
{ "Info" "0" "" "Revision = PIANO2" {  } {  } 0 0 "Revision = PIANO2" 0 0 "Fitter" 0 0 1566155114806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1566155115061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566155115062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PIANO2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"PIANO2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566155115140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566155115247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566155115247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566155115569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155115833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155115833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155115833 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566155115833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155115846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155115846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155115846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155115846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155115846 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566155115846 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566155115851 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566155115990 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 77 " "No exact pin location assignment(s) for 7 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1566155116626 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155117273 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155117273 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1566155117273 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1566155117273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIANO2.sdc " "Synopsys Design Constraints File file not found: 'PIANO2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1566155117292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117305 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst5\|temp CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register registro_sostenimiento_1_vhdl:inst5\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117305 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117305 "|piano_ordenado_final2|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117305 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117305 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst298\|temp CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Register registro_sostenimiento_1_vhdl:inst298\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk05Hz:inst192\|temporal CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk05Hz:inst192\|temporal is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont:inst125\|count\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register Cont:inst125\|count\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155117306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155117306 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155117328 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155117328 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1566155117328 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1566155117328 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155117328 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155117328 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155117328 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1566155117328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117613 ""}  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1488 576 752 1504 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1MHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_100Hz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst16\|Q  " "Automatically promoted node mux2_1:inst16\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_10KHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_10KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100hz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100hz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117614 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_10Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_10Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_10Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117615 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_1Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_1Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117615 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Mhz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117615 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1KHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117615 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117615 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSS_PIANO:inst48\|y.Tf  " "Automatically promoted node MSS_PIANO:inst48\|y.Tf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|WideOr8 " "Destination node MSS_PIANO:inst48\|WideOr8" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|Selector2~1 " "Destination node MSS_PIANO:inst48\|Selector2~1" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|Selector3~0 " "Destination node MSS_PIANO:inst48\|Selector3~0" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117616 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|rt_60 " "Destination node MSS_PIANO:inst48\|rt_60" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155117616 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155117616 ""}  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst2\|Q~1  " "Automatically promoted node mux2_1:inst2\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117616 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst20\|Q~1  " "Automatically promoted node mux2_1:inst20\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117616 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst74\|Q~1  " "Automatically promoted node mux2_1:inst74\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117616 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst78\|Q~1  " "Automatically promoted node mux2_1:inst78\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117616 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst47\|Q~1  " "Automatically promoted node mux2_1:inst47\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117617 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst75\|Q~1  " "Automatically promoted node mux2_1:inst75\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155117617 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155117617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566155118234 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566155118238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566155118239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566155118252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566155118262 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1566155118284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1566155118284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566155118292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566155118445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1566155118452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566155118452 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1566155118473 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1566155118473 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1566155118473 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1566155118473 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1566155118473 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 5 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 14 4 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 10 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155118474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1566155118474 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1566155118474 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155118743 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1566155118806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566155120735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155121671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566155121717 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566155123046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155123046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566155123891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1566155126269 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566155126269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1566155126553 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1566155126553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566155126553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155126556 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1566155126878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566155126921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566155127524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566155127526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566155128366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155129363 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1566155129957 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL R8 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1488 576 752 1504 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "no 2.5 V A4 " "Pin no uses I/O standard 2.5 V at A4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { no } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "no" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4008 904 1080 4024 "no" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fa 3.3-V LVTTL B4 " "Pin fa uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { fa } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fa" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4352 920 1096 4368 "fa" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "re 3.3-V LVTTL D8 " "Pin re uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { re } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "re" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4176 912 1088 4192 "re" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "la 3.3-V LVTTL F8 " "Pin la uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { la } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "la" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4528 896 1072 4544 "la" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "do 3.3-V LVTTL E9 " "Pin do uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { do } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "do" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4088 928 1104 4104 "do" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mi 3.3-V LVTTL A2 " "Pin mi uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { mi } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mi" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4264 912 1088 4280 "mi" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sol 3.3-V LVTTL A8 " "Pin sol uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sol } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sol" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4448 896 1072 4464 "sol" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "si 3.3-V LVTTL E7 " "Pin si uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { si } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4624 912 1088 4640 "si" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[1\] 2.5 V T8 " "Pin i_adc_ch\[1\] uses I/O standard 2.5 V at T8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[1\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[2\] 2.5 V B9 " "Pin i_adc_ch\[2\] uses I/O standard 2.5 V at B9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[2\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[0\] 2.5 V M1 " "Pin i_adc_ch\[0\] uses I/O standard 2.5 V at M1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[0\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA0 3.3-V LVTTL T12 " "Pin CA0 uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA0 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA0" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5384 2848 3024 5400 "CA0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA1 3.3-V LVTTL R12 " "Pin CA1 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5632 2856 3032 5648 "CA1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA2 3.3-V LVTTL T13 " "Pin CA2 uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5728 2800 2976 5744 "CA2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA3 3.3-V LVTTL T14 " "Pin CA3 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA3" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5848 2808 2984 5864 "CA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA4 3.3-V LVTTL T15 " "Pin CA4 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA4 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA4" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5960 2824 3000 5976 "CA4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA5 3.3-V LVTTL R9 " "Pin CA5 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA5 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA5" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6064 2824 3000 6080 "CA5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA6 3.3-V LVTTL T9 " "Pin CA6 uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA6 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA6" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6160 2824 3000 6176 "CA6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA7 3.3-V LVTTL T11 " "Pin CA7 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA7 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA7" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5504 2800 2976 5520 "CA7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_MELODIA 3.3-V LVTTL E10 " "Pin B_MELODIA uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_MELODIA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_MELODIA" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5856 320 496 5872 "B_MELODIA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_PRACTICA 3.3-V LVTTL E11 " "Pin B_PRACTICA uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_PRACTICA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_PRACTICA" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5632 320 496 5648 "B_PRACTICA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B2 3.3-V LVTTL C3 " "Pin B2 uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2784 568 744 2800 "B2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT1 2.5 V A7 " "Pin SWT1 uses I/O standard 2.5 V at A7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3656 -344 -168 3672 "SWT1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT3 2.5 V E6 " "Pin SWT3 uses I/O standard 2.5 V at E6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT3" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3792 -360 -184 3808 "SWT3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT2 2.5 V C6 " "Pin SWT2 uses I/O standard 2.5 V at C6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3720 -336 -160 3736 "SWT2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1 3.3-V LVTTL D3 " "Pin B1 uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2720 544 720 2736 "B1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_conv_ena 2.5 V M15 " "Pin i_conv_ena uses I/O standard 2.5 V at M15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_conv_ena } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_conv_ena" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1216 752 928 1232 "i_conv_ena" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REGRESAR 3.3-V LVTTL D9 " "Pin B_REGRESAR uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REGRESAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REGRESAR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5736 312 488 5752 "B_REGRESAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL B11 " "Pin RESET uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5408 296 472 5424 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GUARDAR 3.3-V LVTTL A3 " "Pin GUARDAR uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GUARDAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GUARDAR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5968 288 464 5984 "GUARDAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "START 3.3-V LVTTL C11 " "Pin START uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { START } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5528 288 464 5544 "START" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REPRODUCIR 3.3-V LVTTL C9 " "Pin B_REPRODUCIR uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REPRODUCIR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REPRODUCIR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6072 296 472 6088 "B_REPRODUCIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_DOUT 3.3-V LVTTL A9 " "Pin ADC_DOUT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ADC_DOUT } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1256 832 1008 1272 "ADC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155129989 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1566155129989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/output_files/PIANO2.fit.smsg " "Generated suppressed messages file C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/output_files/PIANO2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566155130285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5348 " "Peak virtual memory: 5348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155131614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:05:31 2019 " "Processing ended: Sun Aug 18 14:05:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155131614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155131614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155131614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566155131614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1566155133759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566155133769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 14:05:33 2019 " "Processing started: Sun Aug 18 14:05:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566155133769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1566155133769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1566155133769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1566155134505 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1566155136428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1566155136502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155136959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:05:36 2019 " "Processing ended: Sun Aug 18 14:05:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155136959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155136959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155136959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1566155136959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1566155137800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1566155139402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566155139413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 14:05:38 2019 " "Processing started: Sun Aug 18 14:05:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566155139413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155139413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PIANO2 -c PIANO2 " "Command: quartus_sta PIANO2 -c PIANO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155139413 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1566155139816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155140274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155140274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155140398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155140398 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155140993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155140993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1566155140993 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155140993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIANO2.sdc " "Synopsys Design Constraints File file not found: 'PIANO2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141010 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141023 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141023 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141023 "|piano_ordenado_final2|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141024 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141024 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141024 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141024 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst296\|temp CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Register registro_sostenimiento_1_vhdl:inst296\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141024 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141025 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk7Hz:inst329\|temporal CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk7Hz:inst329\|temporal is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141025 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont:inst125\|count\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register Cont:inst125\|count\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155141025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141025 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155141036 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155141036 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1566155141037 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1566155141057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.043 " "Worst-case setup slack is 43.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.043               0.000 altera_reserved_tck  " "   43.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 altera_reserved_tck  " "    0.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.175 " "Worst-case recovery slack is 96.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.175               0.000 altera_reserved_tck  " "   96.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.051 " "Worst-case removal slack is 1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 altera_reserved_tck  " "    1.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.487 " "Worst-case minimum pulse width slack is 49.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.487               0.000 altera_reserved_tck  " "   49.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155141221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141221 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.032 ns " "Worst Case Available Settling Time: 344.032 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155141440 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1566155141454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155141495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142407 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142634 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142635 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142635 "|piano_ordenado_final2|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142635 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst296\|temp CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Register registro_sostenimiento_1_vhdl:inst296\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk7Hz:inst329\|temporal CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk7Hz:inst329\|temporal is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142636 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont:inst125\|count\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register Cont:inst125\|count\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155142637 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142637 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155142640 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155142640 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.887 " "Worst-case setup slack is 43.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.887               0.000 altera_reserved_tck  " "   43.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.613 " "Worst-case recovery slack is 96.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.613               0.000 altera_reserved_tck  " "   96.613               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 altera_reserved_tck  " "    0.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.434 " "Worst-case minimum pulse width slack is 49.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.434               0.000 altera_reserved_tck  " "   49.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155142780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142780 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.764 ns " "Worst Case Available Settling Time: 344.764 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155142947 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155142947 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1566155142979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143188 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register ANTIREBOTE:inst301\|PB_SIN_REBOTE is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst296\|temp CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Register registro_sostenimiento_1_vhdl:inst296\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk7Hz:inst329\|temporal CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk7Hz:inst329\|temporal is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont:inst125\|count\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register Cont:inst125\|count\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155143189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143189 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155143193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155143193 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.262 " "Worst-case setup slack is 46.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.262               0.000 altera_reserved_tck  " "   46.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.721 " "Worst-case recovery slack is 97.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.721               0.000 altera_reserved_tck  " "   97.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 altera_reserved_tck  " "    0.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.295 " "Worst-case minimum pulse width slack is 49.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295               0.000 altera_reserved_tck  " "   49.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1566155143388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143388 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.026 ns " "Worst Case Available Settling Time: 347.026 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1566155143639 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155143639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155144547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155144551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 44 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155144814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:05:44 2019 " "Processing ended: Sun Aug 18 14:05:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155144814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155144814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155144814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155144814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1566155146962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566155146972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 14:05:46 2019 " "Processing started: Sun Aug 18 14:05:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566155146972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566155146972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PIANO2 -c PIANO2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566155146972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1566155148092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_6_1200mv_85c_slow.vho C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_6_1200mv_85c_slow.vho in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155149503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_6_1200mv_0c_slow.vho C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_6_1200mv_0c_slow.vho in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155149851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_min_1200mv_0c_fast.vho C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_min_1200mv_0c_fast.vho in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155150203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2.vho C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2.vho in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155150557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_6_1200mv_85c_vhd_slow.sdo C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155151504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_6_1200mv_0c_vhd_slow.sdo C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155152437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_min_1200mv_0c_vhd_fast.sdo C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155153364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIANO2_vhd.sdo C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/ simulation " "Generated file PIANO2_vhd.sdo in folder \"C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566155154359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155155920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:05:55 2019 " "Processing ended: Sun Aug 18 14:05:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155155920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155155920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155155920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1566155155920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1566155156794 ""}
