// Seed: 3086361124
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 (id_8);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : -1] id_9;
  assign id_5[-1'b0] = 1'h0;
endprogram
