                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
#set_svf $top_module.svf
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU
lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO
lappend search_path $PROJECT_PATH/RTL/CLK_DIV
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/REG_FILE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CNTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL
lappend search_path $PROJECT_PATH/RTL/RX_DIV_R_CALC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC
lappend search_path $PROJECT_PATH/RTL/UART/RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX
lappend search_path $PROJECT_PATH/RTL/UART/TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX /home/IC/Projects/System//RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/SYS_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/CLK_DIV /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/REG_FILE /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CNTRL /home/IC/Projects/System//RTL/RX_DIV_R_CALC /home/IC/Projects/System//RTL/UART/RX /home/IC/Projects/System//RTL/UART/TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/SYS_TOP
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format BIT_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_MEM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM.v
Presto compilation completed successfully.
1
analyze -format $file_format READ_EMPTY.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v
Presto compilation completed successfully.
1
analyze -format $file_format WRITE_FULL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v
Presto compilation completed successfully.
1
analyze -format $file_format ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/ASYNC_FIFO.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format RX_DIV_R_CALC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RX_DIV_R_CALC/RX_DIV_R_CALC.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Gating/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format Reg_File.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/REG_FILE/Reg_File.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format par_chk.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/par_chk.v
Presto compilation completed successfully.
1
analyze -format $file_format stp_chk.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/stp_chk.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_DATAPATH.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX_DATAPATH.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_fsm.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format UART_TX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_DATA_PATH.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_DATA_PATH.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_fsm.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v
Presto compilation completed successfully.
1
analyze -format $file_format serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format parity_calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/TX/parity_calc.v
Presto compilation completed successfully.
1
#UART_TOP
analyze -format $file_format UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_TOP/SYS_TOP.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 12 in file
		'/home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sychronizer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'SYS_TOP' with
	the parameters "RX_data_wd=8,prescale_wd=6,RX_bit_count_wd=3,TX_data_width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "DIV_RATIO_WIDTH=6". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 16 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 27 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH6 line 41 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   clk_en_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "DIV_RATIO_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 16 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 27 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_DIV_RATIO_WIDTH4 line 41 in file
		'/home/IC/Projects/System//RTL/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   clk_en_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_DIV_R_CALC' instantiated from design 'SYS_TOP' with
	the parameters "DIV_RATIO_WIDTH=4,prescale_wd=6". (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/Projects/System//RTL/RX_DIV_R_CALC/RX_DIV_R_CALC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 17 in file
		'/home/IC/Projects/System//RTL/Clock_Gating/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 20 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pulse_gen_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 35 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| en_sychronizer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 9 in file
		'/home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pulse_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "op_size=8,rslt_size=16,fun_size=4". (HDL-193)

Statistics for case statements in always block at line 41 in file
	'/home/IC/Projects/System//RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_op_size8_rslt_size16_fun_size4 line 25 in file
		'/home/IC/Projects/System//RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP' with
	the parameters "ADDR_WD=4,DATA_WD=8". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/REG_FILE/Reg_File.v:20: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/REG_FILE/Reg_File.v:22: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Reg_File_ADDR_WD4_DATA_WD8 line 16 in file
		'/home/IC/Projects/System//RTL/REG_FILE/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      REGs_reg       | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|      REGs_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| Reg_File_ADDR_WD4_DATA_WD8/33 |   16   |    8    |      4       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_CNTRL' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WD=8,REG_ADDR_WD=4,ALU_FUN_WD=4,ALU_OUT_WD=16". (HDL-193)

Statistics for case statements in always block at line 70 in file
	'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           215            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16 line 21 in file
		'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  INTERNAL_TEMP_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16 line 58 in file
		'/home/IC/Projects/System//RTL/SYS_CNTRL/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX' instantiated from design 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8' with
	the parameters "RX_data_wd=8,prescale_wd=6,RX_bit_count_wd=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_TOP' instantiated from design 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8' with
	the parameters "TX_data_width=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3 line 18 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FIFO_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'READ_EMPTY' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine READ_EMPTY_ADDR_WIDTH3 line 16 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/READ_EMPTY.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     R_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'WRITE_FULL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3". (HDL-193)

Statistics for case statements in always block at line 28 in file
	'/home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine WRITE_FULL_ADDR_WIDTH3 line 17 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/WRITE_FULL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     W_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=32'h00000004". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v:21: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v:26: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v:35: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine BIT_SYNC_2_00000004 line 16 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sychronizer_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_DATAPATH' instantiated from design 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,prescale_wd=6,bit_count_wd=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_fsm' instantiated from design 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,prescale_wd=6,bit_count_wd=3". (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 109 in file
	'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6 line 31 in file
		'/home/IC/Projects/System//RTL/UART/RX/UART_RX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_DATA_PATH' instantiated from design 'UART_TX_TOP_TX_data_width8' with
	the parameters "width=8". (HDL-193)

Statistics for case statements in always block at line 45 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_DATA_PATH.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_fsm'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 91 in file
	'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_fsm line 30 in file
		'/home/IC/Projects/System//RTL/UART/TX/UART_TX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "prescale_wd=6,bit_count_wd=3". (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 18 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 32 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| edge_count_done_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_prescale_wd6_bit_count_wd3 line 42 in file
		'/home/IC/Projects/System//RTL/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_smapling' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "prescale_wd=6". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/UART/RX/data_sampling.v:46: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 39 in file
	'/home/IC/Projects/System//RTL/UART/RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_smapling_prescale_wd6 line 20 in file
		'/home/IC/Projects/System//RTL/UART/RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8,bit_count_wd=3". (HDL-193)

Inferred memory devices in process
	in routine deserializer_data_wd8_bit_count_wd3 line 12 in file
		'/home/IC/Projects/System//RTL/UART/RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'par_chk' instantiated from design 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6' with
	the parameters "data_wd=8". (HDL-193)

Inferred memory devices in process
	in routine par_chk_data_wd8 line 17 in file
		'/home/IC/Projects/System//RTL/UART/RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stp_chk'. (HDL-193)

Inferred memory devices in process
	in routine stp_chk line 10 in file
		'/home/IC/Projects/System//RTL/UART/RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_TX_DATA_PATH_width8' with
	the parameters "width=8". (HDL-193)
Warning:  /home/IC/Projects/System//RTL/UART/TX/serializer.v:52: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine serializer_width8 line 23 in file
		'/home/IC/Projects/System//RTL/UART/TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_reg_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer_width8 line 34 in file
		'/home/IC/Projects/System//RTL/UART/TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| serializer_width8/48 |   8    |    1    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'UART_TX_DATA_PATH_width8' with
	the parameters "width=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_width8 line 14 in file
		'/home/IC/Projects/System//RTL/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Projects/System/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design > reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
#source -echo ./cons.tcl
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16'
  Processing 'Reg_File_ADDR_WD4_DATA_WD8'
  Processing 'ALU_op_size8_rslt_size16_fun_size4'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_2_00000004_0'
  Processing 'WRITE_FULL_ADDR_WIDTH3'
  Processing 'READ_EMPTY_ADDR_WIDTH3'
  Processing 'FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'CLK_GATE'
  Processing 'RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6'
  Processing 'UART_TX_fsm'
  Processing 'parity_calc_width8'
  Processing 'serializer_width8'
  Processing 'UART_TX_DATA_PATH_width8'
  Processing 'UART_TX_TOP_TX_data_width8'
  Processing 'UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6'
  Processing 'stp_chk'
  Processing 'par_chk_data_wd8'
  Processing 'deserializer_data_wd8_bit_count_wd3'
  Processing 'data_smapling_prescale_wd6'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3'
  Processing 'UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6'
  Processing 'UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6'
  Processing 'UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'SYS_TOP' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_addsub_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_cmp6_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0'
  Processing 'ALU_op_size8_rslt_size16_fun_size4_DW01_add_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_cmp6_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_dec_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH4_DW01_cmp6_1'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_inc_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_cmp6_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_dec_0'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_cmp6_1'
  Processing 'ClkDiv_DIV_RATIO_WIDTH6_DW01_dec_1'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_0'
  Processing 'data_smapling_prescale_wd6_DW01_inc_0'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_1'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_2'
  Processing 'data_smapling_prescale_wd6_DW01_dec_0'
  Processing 'data_smapling_prescale_wd6_DW01_cmp6_3'
  Processing 'data_smapling_prescale_wd6_DW01_inc_1'
  Processing 'data_smapling_prescale_wd6_DW01_dec_1'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_cmp6_0'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_sub_0'
  Processing 'edge_bit_counter_prescale_wd6_bit_count_wd3_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'parity_calc_width8'
  Mapping 'parity_calc_width8'
  Structuring 'serializer_width8'
  Mapping 'serializer_width8'
  Structuring 'stp_chk'
  Mapping 'stp_chk'
  Structuring 'par_chk_data_wd8'
  Mapping 'par_chk_data_wd8'
  Structuring 'deserializer_data_wd8_bit_count_wd3'
  Mapping 'deserializer_data_wd8_bit_count_wd3'
  Structuring 'data_smapling_prescale_wd6'
  Mapping 'data_smapling_prescale_wd6'
  Structuring 'edge_bit_counter_prescale_wd6_bit_count_wd3'
  Mapping 'edge_bit_counter_prescale_wd6_bit_count_wd3'
  Structuring 'UART_TX_fsm'
  Mapping 'UART_TX_fsm'
  Structuring 'UART_TX_DATA_PATH_width8'
  Mapping 'UART_TX_DATA_PATH_width8'
  Structuring 'UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6'
  Mapping 'UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6'
  Structuring 'WRITE_FULL_ADDR_WIDTH3'
  Mapping 'WRITE_FULL_ADDR_WIDTH3'
  Structuring 'READ_EMPTY_ADDR_WIDTH3'
  Mapping 'READ_EMPTY_ADDR_WIDTH3'
  Structuring 'FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3'
  Mapping 'FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3'
  Structuring 'SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16'
  Mapping 'SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16'
  Structuring 'Reg_File_ADDR_WD4_DATA_WD8'
  Mapping 'Reg_File_ADDR_WD4_DATA_WD8'
  Structuring 'ALU_op_size8_rslt_size16_fun_size4'
  Mapping 'ALU_op_size8_rslt_size16_fun_size4'
  Structuring 'PULSE_GEN'
  Mapping 'PULSE_GEN'
  Structuring 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Mapping 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Structuring 'CLK_GATE'
  Mapping 'CLK_GATE'
  Structuring 'RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6'
  Mapping 'RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6'
  Structuring 'ClkDiv_DIV_RATIO_WIDTH4'
  Mapping 'ClkDiv_DIV_RATIO_WIDTH4'
  Structuring 'ClkDiv_DIV_RATIO_WIDTH6'
  Mapping 'ClkDiv_DIV_RATIO_WIDTH6'
  Structuring 'SYS_TOP'
  Mapping 'SYS_TOP'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   30098.8      0.00       0.0      20.6                          
    0:00:16   30098.8      0.00       0.0      20.6                          
    0:00:16   30098.8      0.00       0.0      20.6                          
    0:00:16   30098.8      0.00       0.0      20.6                          
    0:00:16   30098.8      0.00       0.0      20.6                          
    0:00:18   21503.0      0.00       0.0      10.2                          
    0:00:18   21503.0      0.00       0.0      10.2                          
    0:00:18   21503.0      0.00       0.0      10.2                          
    0:00:18   21474.8      0.00       0.0      10.2                          
    0:00:18   21474.8      0.00       0.0      10.2                          
    0:00:18   21480.7      0.00       0.0       3.3                          
    0:00:18   21487.7      0.00       0.0       0.9                          
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21494.8      0.00       0.0       0.0                          
    0:00:18   21397.1      0.00       0.0       0.0                          
    0:00:19   21337.1      0.00       0.0       0.0                          
    0:00:19   21333.6      0.00       0.0       0.0                          
    0:00:19   21330.0      0.00       0.0       0.0                          
    0:00:19   21326.5      0.00       0.0       0.0                          
    0:00:19   21326.5      0.00       0.0       0.0                          
    0:00:19   21326.5      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
    0:00:19   21318.3      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
#set_svf -off
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
#set flops_per_chain 100
#set num_flops [sizeof_collection [all_registers -edge_triggered]]
#set num_chains [expr $num_flops / $flops_per_chain + 1 ]
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> start gui
Warning: Options  gui are not supported by gui_start
         Unsupported options were ignored.
dc_shell> Current design is 'SYS_TOP'.
Current design is 'SYS_TOP'.
dc_shell> Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/generic.sdb'
dc_shell> exit

Memory usage for main task 310 Mbytes.
Memory usage for this session 310 Mbytes.
CPU usage for this session 108 seconds ( 0.03 hours ).

Thank you...
