Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 15:14:01 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     7           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (19)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.058        0.000                      0                  105        0.244        0.000                      0                  105        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.058        0.000                      0                  105        0.244        0.000                      0                  105        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.193ns (24.678%)  route 3.641ns (75.322%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.256    10.023    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124    10.147 r  comp/counter_out[6]_i_1/O
                         net (fo=1, routed)           0.000    10.147    comp/counter_out_0[6]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[6]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    15.204    comp/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.223ns (25.142%)  route 3.641ns (74.858%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.256    10.023    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.154    10.177 r  comp/counter_out[8]_i_1/O
                         net (fo=1, routed)           0.000    10.177    comp/counter_out_0[8]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[8]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.193ns (25.594%)  route 3.468ns (74.406%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.083     9.850    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.974 r  comp/counter_out[10]_i_1/O
                         net (fo=1, routed)           0.000     9.974    comp/counter_out_0[10]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[10]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.029    15.202    comp/counter_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.219ns (26.006%)  route 3.468ns (73.994%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          1.083     9.850    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.150    10.000 r  comp/counter_out[12]_i_1/O
                         net (fo=1, routed)           0.000    10.000    comp/counter_out_0[12]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[12]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.193ns (26.910%)  route 3.240ns (73.090%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.855     9.622    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.746 r  comp/counter_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.746    comp/counter_out_0[11]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[11]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    15.204    comp/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.219ns (27.282%)  route 3.249ns (72.718%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.864     9.631    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.150     9.781 r  comp/result_i_1/O
                         net (fo=1, routed)           0.000     9.781    comp/result_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/result_reg
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.193ns (27.026%)  route 3.221ns (72.974%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.836     9.603    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     9.727 r  comp/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     9.727    comp/counter_out_0[1]
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  comp/counter_out_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.031    15.204    comp/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.193ns (26.555%)  route 3.300ns (73.445%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.914     9.681    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     9.805 r  comp/counter_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.805    comp/counter_out_0[18]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.031    15.308    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.188ns (26.827%)  route 3.240ns (73.173%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.855     9.622    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.119     9.741 r  comp/counter_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.741    comp/counter_out_0[9]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[9]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.248    comp/counter_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.221ns (27.009%)  route 3.300ns (72.991%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.710     5.312    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  comp/counter_out_reg[20]/Q
                         net (fo=2, routed)           1.432     7.164    comp/counter_out[20]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.324     7.488 r  comp/counter_out[20]_i_3/O
                         net (fo=1, routed)           0.953     8.441    comp/counter_out[20]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.767 r  comp/counter_out[20]_i_2/O
                         net (fo=21, routed)          0.914     9.681    comp/counter_out[20]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.152     9.833 r  comp/counter_out[20]_i_1/O
                         net (fo=1, routed)           0.000     9.833    comp/counter_out_0[20]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[20]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.075    15.352    comp/counter_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  5.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  comp/counter_start_reg/Q
                         net (fo=22, routed)          0.168     1.834    comp/counter_start
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.042     1.876 r  comp/result_i_1/O
                         net (fo=1, routed)           0.000     1.876    comp/result_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.878     2.043    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107     1.631    comp/result_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDPE (Prop_fdpe_C_Q)         0.164     1.682 f  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.858    tx_clock_counter_reg_n_0_[0]
    SLICE_X2Y101         LUT1 (Prop_lut1_I0_O)        0.043     1.901 r  tx_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    tx_clock_counter[0]
    SLICE_X2Y101         FDPE                                         r  tx_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDPE                                         r  tx_clock_counter_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDPE (Hold_fdpe_C_D)         0.133     1.651    tx_clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.839    trig_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    trig_counter[0]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.608    trig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  trig_reg/Q
                         net (fo=7, routed)           0.180     1.838    trig_pin_OBUF
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.045     1.883 r  trig_i_1/O
                         net (fo=1, routed)           0.000     1.883    trig_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y104         FDCE (Hold_fdce_C_D)         0.091     1.607    trig_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trig_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trig_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.790    trig_counter_reg_n_0_[11]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  trig_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    trig_counter_reg[12]_i_1_n_5
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    trig_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trig_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.791    trig_counter_reg_n_0_[7]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  trig_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    trig_counter_reg[8]_i_1_n_5
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  trig_counter_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     1.622    trig_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.881%)  route 0.211ns (53.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.211     1.875    comp/buffers_reg_n_0_[0]
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.045     1.920 r  comp/counter_start_i_1/O
                         net (fo=1, routed)           0.000     1.920    comp/counter_start_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  comp/counter_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.878     2.043    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/counter_start_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091     1.631    comp/counter_start_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/buffers_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.526%)  route 0.245ns (63.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.245     1.909    comp/buffers_reg_n_0_[0]
    SLICE_X1Y98          FDRE                                         r  comp/buffers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.878     2.043    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/buffers_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.066     1.606    comp/buffers_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.288ns (67.431%)  route 0.139ns (32.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[0]/Q
                         net (fo=3, routed)           0.139     1.798    trig_counter_reg_n_0_[0]
    SLICE_X4Y101         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.945 r  trig_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    trig_counter_reg[4]_i_1_n_7
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.638    trig_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 trig_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  trig_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.790    trig_counter_reg_n_0_[11]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.934 r  trig_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    trig_counter_reg[12]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     1.621    trig_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    button_buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    button_buff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    clk_baudrate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    trig_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    trig_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    trig_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    trig_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    trig_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    trig_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    clk_baudrate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    trig_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    trig_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    button_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    clk_baudrate_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    trig_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    trig_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    trig_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.705ns  (logic 4.572ns (42.710%)  route 6.133ns (57.290%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.594     0.594 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=5, routed)           0.912     1.506    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.299     1.805 r  tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.545     2.350    tx_OBUF_inst_i_2_n_0
    SLICE_X1Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.474 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.676     7.150    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.705 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.705    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_pin1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 4.681ns (65.132%)  route 2.506ns (34.868%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.594     0.594 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=5, routed)           0.831     1.425    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X1Y105         LUT2 (Prop_lut2_I0_O)        0.329     1.754 r  s_pin1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.675     3.429    s_pin1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.758     7.187 r  s_pin1_OBUF_inst/O
                         net (fo=0)                   0.000     7.187    s_pin1
    D18                                                               r  s_pin1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_pin2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 4.438ns (63.417%)  route 2.560ns (36.583%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.594     0.594 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=10, routed)          0.848     1.442    data_select_counter__0
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.296     1.738 r  s_pin2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     3.450    s_pin2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     6.998 r  s_pin2_OBUF_inst/O
                         net (fo=0)                   0.000     6.998    s_pin2
    E18                                                               r  s_pin2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_sig_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.079ns (67.862%)  route 1.932ns (32.138%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         LDCE                         0.000     0.000 r  tx_done_sig_reg/G
    SLICE_X1Y105         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tx_done_sig_reg/Q
                         net (fo=7, routed)           1.932     2.491    tx_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.011 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     6.011    tx_done
    H17                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.619ns  (logic 1.480ns (40.883%)  route 2.139ns (59.117%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.139     3.619    reset_IBUF
    SLICE_X2Y104         FDCE                                         f  bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.619ns  (logic 1.480ns (40.883%)  route 2.139ns (59.117%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.139     3.619    reset_IBUF
    SLICE_X2Y104         FDCE                                         f  bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 1.480ns (42.082%)  route 2.036ns (57.918%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.036     3.516    reset_IBUF
    SLICE_X0Y104         FDPE                                         f  FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 1.480ns (42.082%)  route 2.036ns (57.918%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.036     3.516    reset_IBUF
    SLICE_X0Y104         FDCE                                         f  FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 1.480ns (42.082%)  route 2.036ns (57.918%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.036     3.516    reset_IBUF
    SLICE_X0Y104         FDCE                                         f  FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 1.480ns (42.082%)  route 2.036ns (57.918%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.036     3.516    reset_IBUF
    SLICE_X0Y104         FDCE                                         f  FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_select_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.256ns (68.066%)  route 0.120ns (31.934%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  data_select_counter_reg[0]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.211     0.211 f  data_select_counter_reg[0]/Q
                         net (fo=7, routed)           0.120     0.331    data_select_counter[0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.045     0.376 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X0Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.256ns (67.885%)  route 0.121ns (32.115%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  data_select_counter_reg[0]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.211     0.211 r  data_select_counter_reg[0]/Q
                         net (fo=7, routed)           0.121     0.332    data_select_counter[0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.377 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.240ns (58.789%)  route 0.168ns (41.211%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.168     0.363    bit_index[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.045     0.408 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    bit_index[1]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.182ns (43.736%)  route 0.234ns (56.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.182     0.182 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=5, routed)           0.234     0.416    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X0Y104         FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.261ns (59.830%)  route 0.175ns (40.170%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.175     0.393    bit_index[0]
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.043     0.436 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.436    bit_index[2]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.263ns (60.013%)  route 0.175ns (39.987%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.218     0.218 f  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.175     0.393    bit_index[0]
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.045     0.438 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.438    bit_index[0]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_sig_reg/G
                            (positive level-sensitive latch)
  Destination:            data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.201ns (36.067%)  route 0.356ns (63.933%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         LDCE                         0.000     0.000 r  tx_done_sig_reg/G
    SLICE_X1Y105         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  tx_done_sig_reg/Q
                         net (fo=7, routed)           0.185     0.343    tx_done_OBUF
    SLICE_X1Y105         LUT3 (Prop_lut3_I2_O)        0.043     0.386 r  data_select_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.172     0.557    data_select_counter_reg[1]_i_1_n_0
    SLICE_X1Y104         LDCE                                         r  data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            selected_frame_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.211ns (36.980%)  route 0.360ns (63.020%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  data_select_counter_reg[1]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.211     0.211 r  data_select_counter_reg[1]/Q
                         net (fo=8, routed)           0.360     0.571    data_select_counter[1]
    SLICE_X0Y105         LDCE                                         r  selected_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.195ns (33.611%)  route 0.385ns (66.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.385     0.580    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X0Y104         FDCE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.263ns (44.481%)  route 0.328ns (55.519%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.158     0.376    bit_index[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I4_O)        0.045     0.421 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.170     0.591    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X0Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.032ns  (logic 4.129ns (68.455%)  route 1.903ns (31.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  comp/result_reg/Q
                         net (fo=3, routed)           1.903     7.651    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.710    11.361 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.361    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.021ns (67.705%)  route 1.918ns (32.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  trig_reg/Q
                         net (fo=7, routed)           1.918     7.684    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.249 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000    11.249    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.436ns  (logic 0.580ns (40.376%)  route 0.856ns (59.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  trig_reg/Q
                         net (fo=7, routed)           0.856     6.623    trig_pin_OBUF
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.747    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.580ns (40.452%)  route 0.854ns (59.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  trig_reg/Q
                         net (fo=7, routed)           0.854     6.620    trig_pin_OBUF
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.124     6.744 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.744    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X0Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.186ns (36.343%)  route 0.326ns (63.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  trig_reg/Q
                         net (fo=7, routed)           0.326     1.983    trig_pin_OBUF
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.045     2.028 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X0Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.083%)  route 0.329ns (63.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  trig_reg/Q
                         net (fo=7, routed)           0.329     1.987    trig_pin_OBUF
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.045     2.032 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.032    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.407ns (75.600%)  route 0.454ns (24.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  trig_reg/Q
                         net (fo=7, routed)           0.454     2.111    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.377 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.377    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.418ns (76.000%)  route 0.448ns (24.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  comp/result_reg/Q
                         net (fo=3, routed)           0.448     2.100    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.290     3.390 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.390    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.604ns (38.908%)  route 2.518ns (61.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.641     4.121    trig_counter[14]_i_2_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.604ns (38.908%)  route 2.518ns (61.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.641     4.121    trig_counter[14]_i_2_n_0
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  trig_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  trig_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.632ns (39.884%)  route 2.459ns (60.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.877     3.356    reset_IBUF
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.508 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.583     4.091    trig_counter[14]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  trig_counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.244ns (31.902%)  route 0.522ns (68.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.766    comp/D[0]
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.877     2.042    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.959%)  route 0.552ns (69.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.552     0.799    reset_IBUF
    SLICE_X2Y100         FDCE                                         f  tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.959%)  route 0.552ns (69.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.552     0.799    reset_IBUF
    SLICE_X2Y100         FDCE                                         f  tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.959%)  route 0.552ns (69.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.552     0.799    reset_IBUF
    SLICE_X2Y100         FDCE                                         f  tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.959%)  route 0.552ns (69.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.552     0.799    reset_IBUF
    SLICE_X2Y100         FDCE                                         f  tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.175%)  route 0.663ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.663     0.910    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  tx_clock_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  tx_clock_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.175%)  route 0.663ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.663     0.910    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  tx_clock_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  tx_clock_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.175%)  route 0.663ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.663     0.910    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  tx_clock_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  tx_clock_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.175%)  route 0.663ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.663     0.910    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  tx_clock_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  tx_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.175%)  route 0.663ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.663     0.910    reset_IBUF
    SLICE_X2Y102         FDCE                                         f  tx_clock_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  tx_clock_counter_reg[8]/C





