$date
	Tue Sep 05 15:53:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_And8Way $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$var reg 1 ) h $end
$scope module mymodule $end
$var wire 1 * and0 $end
$var wire 1 + and1 $end
$var wire 1 , and12 $end
$var wire 1 - and2 $end
$var wire 1 . and3 $end
$var wire 1 / and34 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 % in3 $end
$var wire 1 & in4 $end
$var wire 1 ' in5 $end
$var wire 1 ( in6 $end
$var wire 1 ) in7 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1-
1'
1&
#2
1/
1.
1)
1(
1$
#3
0/
0.
1+
0)
0(
1%
#4
0-
0+
0'
0&
0%
0$
1#
#5
1(
#6
1.
1)
1%
#7
0.
0(
1'
#8
1+
1$
#9
0'
1&
#10
0+
1'
0&
0%
0$
0#
1"
#11
0'
1&
#12
0&
1%
#13
1-
0)
1'
1&
#14
0-
1)
0'
0&
0%
1$
#15
0)
1'
#16
1)
#17
0)
0'
1&
#18
1(
#19
1-
0(
1'
#20
0-
1+
0'
0&
1%
#21
1'
#22
0+
1*
1)
0'
0$
1#
#23
1.
1(
1&
0%
1$
#24
1,
0.
1+
0(
1'
0&
1%
#25
1.
1(
0'
1&
#27
0.
1-
0(
1'
#28
0)
1(
#29
1!
1/
1.
1)
#30
