{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605515632115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605515632126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 11:33:51 2020 " "Processing started: Mon Nov 16 11:33:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605515632126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515632126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515632126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605515632982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605515632982 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(29) " "Verilog HDL Module Instantiation warning at z5.v(29): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605515651270 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(38) " "Verilog HDL Module Instantiation warning at z5.v(38): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605515651271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v" { { "Info" "ISGN_ENTITY_NAME" "1 z5 " "Found entity 1: z5" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v" { { "Info" "ISGN_ENTITY_NAME" "1 z3 " "Found entity 1: z3" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651277 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_generator " "Found entity 2: noise_generator" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v" { { "Info" "ISGN_ENTITY_NAME" "1 z2 " "Found entity 1: z2" {  } { { "../SPDS_Lab_5_dop_materials/z2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "../SPDS_Lab_5_dop_materials/z1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651303 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../SPDS_Lab_5_dop_materials/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../SPDS_Lab_5_dop_materials/sm_clk_divider.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mem " "Found entity 1: my_mem" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515651370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515651370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605515651532 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651534 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651534 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SOC_golden_top.v(237) " "Output port \"VGA_B\" at DE1_SOC_golden_top.v(237) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651534 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SOC_golden_top.v(240) " "Output port \"VGA_G\" at DE1_SOC_golden_top.v(240) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651534 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SOC_golden_top.v(242) " "Output port \"VGA_R\" at DE1_SOC_golden_top.v(242) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651535 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at DE1_SOC_golden_top.v(238) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651536 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SOC_golden_top.v(239) " "Output port \"VGA_CLK\" at DE1_SOC_golden_top.v(239) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651536 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SOC_golden_top.v(241) " "Output port \"VGA_HS\" at DE1_SOC_golden_top.v(241) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651536 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at DE1_SOC_golden_top.v(243) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651536 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SOC_golden_top.v(246) " "Output port \"VGA_VS\" at DE1_SOC_golden_top.v(246) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605515651536 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part1 part1:part1 " "Elaborating entity \"part1\" for hierarchy \"part1:part1\"" {  } { { "DE1_SOC_golden_top.v" "part1" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515651538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z5 part1:part1\|z5:z5 " "Elaborating entity \"z5\" for hierarchy \"part1:part1\|z5:z5\"" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "z5" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515651565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 z5.v(57) " "Verilog HDL assignment warning at z5.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605515651567 "|DE1_SOC_golden_top|part1:part1|z5:z5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 z5.v(77) " "Verilog HDL assignment warning at z5.v(77): truncated value with size 32 to match size of target (16)" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605515651568 "|DE1_SOC_golden_top|part1:part1|z5:z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mem part1:part1\|z5:z5\|my_mem:left_ram " "Elaborating entity \"my_mem\" for hierarchy \"part1:part1\|z5:z5\|my_mem:left_ram\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "left_ram" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515651617 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 my_mem.v(11) " "Verilog HDL Declaration warning at my_mem.v(11): vector has more than 2**16 bits" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1605515651617 "|DE1_SOC_golden_top|part1:part1|z5:z5|my_mem:left_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65537 24 my_mem.v(16) " "Verilog HDL assignment warning at my_mem.v(16): truncated value with size 65537 to match size of target (24)" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605515652545 "|DE1_SOC_golden_top|part1:part1|z5:z5|my_mem:left_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator part1:part1\|clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"part1:part1\|clock_generator:my_clock_gen\"" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "my_clock_gen" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515698823 ""}  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605515698823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altpll_1uu1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515698909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515698909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config part1:part1\|audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"part1:part1\|audio_and_video_config:cfg\"" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "cfg" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator part1:part1\|audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"part1:part1\|audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "Auto_Initialize" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "I2C_Controller" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec part1:part1\|audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"part1:part1\|audio_codec:codec\"" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "codec" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge part1:part1\|audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "Bit_Clock_Edges" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "Audio_In_Deserializer" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515698952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515699274 ""}  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605515699274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515699791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515699791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515699793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer part1:part1\|audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "Audio_Out_Serializer" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515700109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display sm_hex_display:digit_5 " "Elaborating entity \"sm_hex_display\" for hierarchy \"sm_hex_display:digit_5\"" {  } { { "DE1_SOC_golden_top.v" "digit_5" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515700708 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1605515706574 "|DE1_SOC_golden_top|part1:part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 517 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 547 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 577 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 607 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 637 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 667 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 697 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 727 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 517 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 547 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 577 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 607 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 637 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 667 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 697 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"part1:part1\|audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_p3i1.tdf" 727 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 238 0 0 } } { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 94 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515710790 "|DE1_SOC_golden_top|part1:part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1605515710790 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1605515710790 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "part1:part1\|z5:z5\|my_mem:right_ram\|mem_rtl_0 " "Inferred RAM node \"part1:part1\|z5:z5\|my_mem:right_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605515712003 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "part1:part1\|z5:z5\|my_mem:left_ram\|mem_rtl_0 " "Inferred RAM node \"part1:part1\|z5:z5\|my_mem:left_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605515712004 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"part1:part1\|audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" 305 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605515712004 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605515712004 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "part1:part1\|z5:z5\|my_mem:right_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"part1:part1\|z5:z5\|my_mem:right_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 24 " "Parameter NUMWORDS_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 24 " "Parameter NUMWORDS_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "part1:part1\|z5:z5\|my_mem:left_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"part1:part1\|z5:z5\|my_mem:left_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 24 " "Parameter NUMWORDS_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 24 " "Parameter NUMWORDS_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605515712446 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605515712446 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605515712446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part1:part1\|z5:z5\|my_mem:right_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"part1:part1\|z5:z5\|my_mem:right_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515712660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part1:part1\|z5:z5\|my_mem:right_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"part1:part1\|z5:z5\|my_mem:right_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 24 " "Parameter \"NUMWORDS_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 24 " "Parameter \"NUMWORDS_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605515712660 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605515712660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cji1 " "Found entity 1: altsyncram_cji1" {  } { { "db/altsyncram_cji1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_cji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605515712750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515712750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605515713066 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605515713160 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605515713160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605515713702 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605515713702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605515713879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605515714558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605515715183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605515715183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605515715530 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605515715530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605515715537 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605515715537 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605515715537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "641 " "Implemented 641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605515715537 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605515715537 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1605515715537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605515715537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605515715648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 11:35:15 2020 " "Processing ended: Mon Nov 16 11:35:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605515715648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605515715648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605515715648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605515715648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605515717346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605515717356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 11:35:16 2020 " "Processing started: Mon Nov 16 11:35:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605515717356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605515717356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605515717356 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1605515717534 ""}
{ "Info" "0" "" "Project  = lab_05" {  } {  } 0 0 "Project  = lab_05" 0 0 "Fitter" 0 0 1605515717535 ""}
{ "Info" "0" "" "Revision = lab_05" {  } {  } 0 0 "Revision = lab_05" 0 0 "Fitter" 0 0 1605515717535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605515717816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605515717816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_05 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab_05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605515717844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605515717922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605515717923 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1605515718126 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605515718818 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605515718856 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605515719154 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605515719202 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1605515739800 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1605515740246 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1605515740246 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 1 global CLKCTRL_G11 " "part1:part1\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605515740694 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605515740694 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 625 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 625 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605515740694 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605515740694 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515740695 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_05.sdc " "Synopsys Design Constraints File file not found: 'lab_05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605515743407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605515743408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605515743418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515743430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515743430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515743430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1605515743430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605515743444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605515743444 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605515743447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605515743513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605515743515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605515743522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605515743527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605515743527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605515743531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605515743737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605515743739 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605515743739 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515744134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605515757360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1605515759032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515774043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605515789737 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605515793153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515793153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605515797555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605515809549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605515809549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605515813741 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605515813741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515813745 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.81 " "Total time spent on timing analysis during the Fitter is 3.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605515818479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605515818553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605515820914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605515820915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605515823210 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605515832440 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605515833202 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "95 " "Following 95 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/repos/hse_spds_labs/lab_05/proj/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605515833271 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605515833271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/repos/hse_spds_labs/lab_05/proj/output_files/lab_05.fit.smsg " "Generated suppressed messages file D:/repos/hse_spds_labs/lab_05/proj/output_files/lab_05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605515833502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6305 " "Peak virtual memory: 6305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605515834935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 11:37:14 2020 " "Processing ended: Mon Nov 16 11:37:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605515834935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605515834935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605515834935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605515834935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605515836527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605515836536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 11:37:16 2020 " "Processing started: Mon Nov 16 11:37:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605515836536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605515836536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605515836536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605515838018 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605515848097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605515848818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 11:37:28 2020 " "Processing ended: Mon Nov 16 11:37:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605515848818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605515848818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605515848818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605515848818 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605515849562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605515850469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605515850479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 11:37:30 2020 " "Processing started: Mon Nov 16 11:37:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605515850479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515850479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_05 -c lab_05 " "Command: quartus_sta lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515850480 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515850665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515852049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515852049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515852128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515852128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_05.sdc " "Synopsys Design Constraints File file not found: 'lab_05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.036 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.036 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605515853192 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605515853192 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605515853192 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605515853194 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853194 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515853203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515853203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515853203 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853208 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515853209 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515853233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605515853328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.968 " "Worst-case setup slack is -2.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968           -1021.087 CLOCK_50  " "   -2.968           -1021.087 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -896.375 CLOCK_50  " "   -2.174            -896.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.188               0.000 CLOCK2_50  " "   18.188               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515853384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515853416 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853416 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515853434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515853500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515857621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515857621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515857621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605515857643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.969 " "Worst-case setup slack is -2.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969            -999.255 CLOCK_50  " "   -2.969            -999.255 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 CLOCK_50  " "    0.275               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -870.886 CLOCK_50  " "   -2.174            -870.886 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.191               0.000 CLOCK2_50  " "   18.191               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515857703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857703 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515857727 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515857727 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515857737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515858029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861586 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515861808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515861808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515861808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605515861814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.329 " "Worst-case setup slack is -1.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329            -367.885 CLOCK_50  " "   -1.329            -367.885 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -810.347 CLOCK_50  " "   -2.174            -810.347 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.854               0.000 CLOCK2_50  " "   17.854               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515861873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861873 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.040 ns " "Worst Case Available Settling Time: 0.040 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515861896 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515861896 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605515861907 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515862247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515862247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605515862247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862248 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605515862253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.215 " "Worst-case setup slack is -1.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215            -304.930 CLOCK_50  " "   -1.215            -304.930 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CLOCK_50  " "    0.165               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -856.322 CLOCK_50  " "   -2.174            -856.322 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.322               0.000 part1\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.804               0.000 CLOCK2_50  " "   17.804               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605515862308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862308 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.155 ns " "Worst Case Available Settling Time: 0.155 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605515862333 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515862333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515868258 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515868260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605515868554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 11:37:48 2020 " "Processing ended: Mon Nov 16 11:37:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605515868554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605515868554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605515868554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515868554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 267 s " "Quartus Prime Full Compilation was successful. 0 errors, 267 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605515869493 ""}
