{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543414357494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543414357504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 15:12:35 2018 " "Processing started: Wed Nov 28 15:12:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543414357504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414357504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_GENERATOR -c PWM_GENERATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_GENERATOR -c PWM_GENERATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414357504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543414358064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543414358064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_GENERATOR " "Found entity 1: PWM_GENERATOR" {  } { { "PWM_GENERATOR.bdf" "" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414374824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414374824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_1-load_1_architecture " "Found design unit 1: load_1-load_1_architecture" {  } { { "load_1.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/load_1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375434 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_1 " "Found entity 1: load_1" {  } { { "load_1.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/load_1.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_architecture " "Found design unit 1: counter-counter_architecture" {  } { { "counter.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/counter.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375434 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_PWM-compare_PWM_architecture " "Found design unit 1: compare_PWM-compare_PWM_architecture" {  } { { "compare_PWM.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/compare_PWM.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375444 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_PWM " "Found entity 1: compare_PWM" {  } { { "compare_PWM.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/compare_PWM.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_period.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_period.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_period-compare_period_architecture " "Found design unit 1: compare_period-compare_period_architecture" {  } { { "compare_period.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/compare_period.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375444 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_period " "Found entity 1: compare_period" {  } { { "compare_period.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/compare_period.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Controller-PWM_Controller_architecture " "Found design unit 1: PWM_Controller-PWM_Controller_architecture" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375454 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Controller " "Found entity 1: PWM_Controller" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543414375454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_GENERATOR " "Elaborating entity \"PWM_GENERATOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543414375494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Controller PWM_Controller:inst12 " "Elaborating entity \"PWM_Controller\" for hierarchy \"PWM_Controller:inst12\"" {  } { { "PWM_GENERATOR.bdf" "inst12" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { { 104 752 928 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state PWM_Controller.vhd(64) " "VHDL Process Statement warning at PWM_Controller.vhd(64): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 "|PWM_GENERATOR|PWM_Controller:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] PWM_Controller.vhd(64) " "Inferred latch for \"next_state\[0\]\" at PWM_Controller.vhd(64)" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 "|PWM_GENERATOR|PWM_Controller:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] PWM_Controller.vhd(64) " "Inferred latch for \"next_state\[1\]\" at PWM_Controller.vhd(64)" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 "|PWM_GENERATOR|PWM_Controller:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] PWM_Controller.vhd(64) " "Inferred latch for \"next_state\[2\]\" at PWM_Controller.vhd(64)" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 "|PWM_GENERATOR|PWM_Controller:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_period compare_period:inst10 " "Elaborating entity \"compare_period\" for hierarchy \"compare_period:inst10\"" {  } { { "PWM_GENERATOR.bdf" "inst10" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { { 248 488 664 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414375504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"counter:inst1\"" {  } { { "PWM_GENERATOR.bdf" "inst1" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { { 360 536 680 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414375514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear counter.vhd(56) " "VHDL Process Statement warning at counter.vhd(56): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/counter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543414375514 "|PWM_GENERATOR|counter:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear counter.vhd(58) " "VHDL Process Statement warning at counter.vhd(58): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/counter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543414375514 "|PWM_GENERATOR|counter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_1 load_1:inst6 " "Elaborating entity \"load_1\" for hierarchy \"load_1:inst6\"" {  } { { "PWM_GENERATOR.bdf" "inst6" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { { 40 472 624 152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414375554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_PWM compare_PWM:inst8 " "Elaborating entity \"compare_PWM\" for hierarchy \"compare_PWM:inst8\"" {  } { { "PWM_GENERATOR.bdf" "inst8" { Schematic "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_GENERATOR.bdf" { { 248 232 416 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414375554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PWM_Controller:inst12\|next_state\[1\] " "Latch PWM_Controller:inst12\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PWM_Controller:inst12\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal PWM_Controller:inst12\|current_state\[2\]" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543414376284 ""}  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543414376284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PWM_Controller:inst12\|next_state\[0\] " "Latch PWM_Controller:inst12\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PWM_Controller:inst12\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal PWM_Controller:inst12\|current_state\[0\]" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543414376284 ""}  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543414376284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PWM_Controller:inst12\|next_state\[2\] " "Latch PWM_Controller:inst12\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PWM_Controller:inst12\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal PWM_Controller:inst12\|current_state\[2\]" {  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543414376284 ""}  } { { "PWM_Controller.vhd" "" { Text "C:/Users/Bram Kuijk/Documents/DSD/WK1_PWM/PWM_Controller.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543414376284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543414376484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543414377074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543414377074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543414377274 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543414377274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543414377274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543414377274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543414377284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 15:12:57 2018 " "Processing ended: Wed Nov 28 15:12:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543414377284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543414377284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543414377284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543414377284 ""}
