- EFUSE_RD_MAC_SPI_SYS_5_REG[25:23]
- EFUSE_RD_MAC_SPI_SYS_3_REG[20:18]

.. table:: Chip Revision Identification by eFuse Bits
  :align: center

  +--------------+--------------------------------+-----------------------------------------+
  |              |                                | Chip Revision                           |
  +--------------+--------------------------------+------+------+------+------+------+------+
  |              | eFuse Bit                      | v0.0 | v0.1 | v0.2 | v0.3 | v0.4 | v1.1 |
  +--------------+--------------------------------+------+------+------+------+------+------+
  | Major Number | EFUSE_RD_MAC_SPI_SYS_5_REG[25] | 0    | 0    | 0    | 0    | 0    | 0    |
  |              +--------------------------------+------+------+------+------+------+------+
  |              | EFUSE_RD_MAC_SPI_SYS_5_REG[24] | 0    | 0    | 0    | 0    | 0    | 1    |
  +--------------+--------------------------------+------+------+------+------+------+------+
  | Minor Number | EFUSE_RD_MAC_SPI_SYS_5_REG[23] | 0    | 0    | 0    | 0    | 0    | 0    |
  |              +--------------------------------+------+------+------+------+------+------+
  |              | EFUSE_RD_MAC_SPI_SYS_3_REG[20] | 0    | 0    | 0    | 0    | 1    | 0    |
  |              +--------------------------------+------+------+------+------+------+------+
  |              | EFUSE_RD_MAC_SPI_SYS_3_REG[19] | 0    | 0    | 1    | 1    | 0    | 0    |
  |              +--------------------------------+------+------+------+------+------+------+
  |              | EFUSE_RD_MAC_SPI_SYS_3_REG[18] | 0    | 1    | 0    | 1    | 0    | 1    |
  +--------------+--------------------------------+------+------+------+------+------+------+
