
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000185                       # Number of seconds simulated
sim_ticks                                   184724500                       # Number of ticks simulated
final_tick                                  184724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134702                       # Simulator instruction rate (inst/s)
host_op_rate                                   136602                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10811477                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676888                       # Number of bytes of host memory used
host_seconds                                    17.09                       # Real time elapsed on the host
sim_insts                                     2301463                       # Number of instructions simulated
sim_ops                                       2333970                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          89920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        16192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         215845759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         486778960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16976633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          17323095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          18708942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          14204938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          19055404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          13512014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          19055404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          11779704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          19401866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          15590785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          19748328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          14897861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          19401866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          11779704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             934061264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    215845759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16976633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     18708942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     19055404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     19055404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     19401866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     19748328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     19401866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348194203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        87654859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87654859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        87654859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        215845759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        486778960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16976633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         17323095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         18708942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         14204938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         19055404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         13512014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         19055404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         11779704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         19401866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         15590785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         19748328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         14897861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         19401866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         11779704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021716123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        253                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      253                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 166848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  172608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               32                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     184722000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.492505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.899761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.303422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          163     34.90%     34.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           86     18.42%     53.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      9.42%     62.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      6.64%     69.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      4.50%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.78%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.71%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.50%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           94     20.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.836497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.497175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              6     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     21.43%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      7.14%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.726273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     38964250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                87845500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14946.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33696.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       903.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    934.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62617.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2744280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1497375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15022800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 907200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             11696880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            104564790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15882750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              152316075                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            849.296811                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     27074000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     147678000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   635040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   346500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4391400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 466560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             11696880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             79950195                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             37474500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              134961075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            752.527339                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     63388000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     111601000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  36113                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            33556                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1785                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               29137                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  28315                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.178845                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    864                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 389                       # Number of system calls
system.cpu0.numCycles                          369450                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             16523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        394002                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      36113                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             29179                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       309745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3685                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          426                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   110846                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  372                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            328900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.271125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.296800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  135966     41.34%     41.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   75884     23.07%     64.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    8961      2.72%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  108089     32.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              328900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097748                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.066456                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17881                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               125234                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   179317                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 4950                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1518                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1005                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  343                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                403352                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 6452                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1518                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   24839                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  10923                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9507                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   177182                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               104931                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                397803                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2276                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                  304                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                102523                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             498522                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1974333                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          643337                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               482622                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   15900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               131                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           129                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    10723                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               79814                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              31420                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              334                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             180                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    395337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                281                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   391535                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              782                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        31203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            54                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       328900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.190438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.305219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             158914     48.32%     48.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              40196     12.22%     60.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              42157     12.82%     73.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              83510     25.39%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               4120      1.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         328900                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   6604     11.44%     11.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   748      1.30%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 37929     65.68%     78.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12467     21.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               223981     57.21%     57.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               57635     14.72%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               79067     20.19%     92.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              30849      7.88%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                391535                       # Type of FU issued
system.cpu0.iq.rate                          1.059778                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      57748                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147491                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1170423                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           407924                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       387714                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                449234                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              56                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3410                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1104                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1518                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    706                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 4373                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             395634                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                79814                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               31420                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4365                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           503                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1020                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1523                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               388748                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                77868                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2787                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           16                       # number of nop insts executed
system.cpu0.iew.exec_refs                      108504                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   31828                       # Number of branches executed
system.cpu0.iew.exec_stores                     30636                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.052234                       # Inst execution rate
system.cpu0.iew.wb_sent                        387895                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       387742                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   254059                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   376868                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.049511                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.674133                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           9478                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1461                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       326866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.172655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.046039                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       189347     57.93%     57.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        56073     17.15%     75.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        29927      9.16%     84.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        22825      6.98%     91.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2570      0.79%     92.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3063      0.94%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         5391      1.65%     94.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          402      0.12%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        17268      5.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       326866                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              363559                       # Number of instructions committed
system.cpu0.commit.committedOps                383301                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        106720                       # Number of memory references committed
system.cpu0.commit.loads                        76404                       # Number of loads committed
system.cpu0.commit.membars                        128                       # Number of memory barriers committed
system.cpu0.commit.branches                     31222                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   352687                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 350                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          219048     57.15%     57.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          57530     15.01%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          76404     19.93%     92.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         30316      7.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           383301                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                17268                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      701830                       # The number of ROB reads
system.cpu0.rob.rob_writes                     787596                       # The number of ROB writes
system.cpu0.timesIdled                            465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     363559                       # Number of Instructions Simulated
system.cpu0.committedOps                       383301                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.016204                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.016204                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.984055                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.984055                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  616608                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 313551                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1397326                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  173691                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 109754                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   118                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              362                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          714.229084                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              96891                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1163                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            83.311264                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   714.229084                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.697489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.697489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.782227                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           217281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          217281                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        77233                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          77233                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        21252                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         21252                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        98485                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           98485                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        98487                       # number of overall hits
system.cpu0.dcache.overall_hits::total          98487                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          427                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          427                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8911                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         9338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         9338                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9338                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     25279010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     25279010                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    472920983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    472920983                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       169500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       169500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    498199993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    498199993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    498199993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    498199993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        77660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        77660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        30163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        30163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       107823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       107823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       107825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       107825                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005498                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.295428                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295428                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.086605                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086605                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.086603                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086603                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59201.428571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59201.428571                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53071.594995                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53071.594995                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        33900                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        33900                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53351.894731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53351.894731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53351.894731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53351.894731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        92677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1083                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.574331                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          239                       # number of writebacks
system.cpu0.dcache.writebacks::total              239                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          188                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         7737                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         7737                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         7925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         7925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7925                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1174                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1174                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1413                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     14100248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     14100248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     60558253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     60558253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     74658501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     74658501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     74658501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     74658501                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038922                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038922                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.013105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.013105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58996.853556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58996.853556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51582.839012                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51582.839012                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        30500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52836.872611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52836.872611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52836.872611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52836.872611                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              243                       # number of replacements
system.cpu0.icache.tags.tagsinuse          311.098409                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             110060                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              623                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.661316                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   311.098409                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.607614                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.607614                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           222305                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          222305                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       110060                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110060                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       110060                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110060                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       110060                       # number of overall hits
system.cpu0.icache.overall_hits::total         110060                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          781                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          781                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           781                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          781                       # number of overall misses
system.cpu0.icache.overall_misses::total          781                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44672240                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44672240                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44672240                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44672240                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44672240                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44672240                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       110841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       110841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110841                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       110841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110841                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57198.770807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57198.770807                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57198.770807                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57198.770807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57198.770807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57198.770807                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12576                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.101911                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    38.333333                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          157                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          624                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          624                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          624                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     36209993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36209993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     36209993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36209993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     36209993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36209993                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005630                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005630                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005630                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005630                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 58028.834936                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58028.834936                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 58028.834936                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58028.834936                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 58028.834936                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58028.834936                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  22862                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            22465                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              528                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               20446                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  20355                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.554925                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    151                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          155788                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        294110                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      22862                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             20506                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       148471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1103                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    79007                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   37                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            151224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.958128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.115393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   12637      8.36%      8.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   59456     39.32%     47.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     733      0.48%     48.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   78398     51.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              151224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.146751                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.887886                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3471                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                13622                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   131848                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1759                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   524                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 158                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                290643                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2182                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   524                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    6041                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  10311                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1346                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   130713                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2289                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                288504                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  657                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1609                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                    24                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands             388755                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1421819                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          473019                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               383738                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    5014                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            26                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     4400                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               75543                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1672                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              163                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             102                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    287786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   286938                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              364                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       151224                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.897437                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.205822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              29378     19.43%     19.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              28445     18.81%     38.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              23621     15.62%     53.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              67869     44.88%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1911      1.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         151224                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   4066      9.54%      9.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1042      2.44%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 36458     85.52%     97.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1063      2.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               157684     54.95%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               52503     18.30%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               75169     26.20%     99.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1582      0.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                286938                       # Type of FU issued
system.cpu1.iq.rate                          1.841849                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      42629                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148565                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            768092                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           291672                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       285150                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                329567                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1753                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          166                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   524                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    298                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   18                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             287847                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                75543                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1672                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           376                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 503                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               285675                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                74365                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1262                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       75928                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   21888                       # Number of branches executed
system.cpu1.iew.exec_stores                      1563                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.833742                       # Inst execution rate
system.cpu1.iew.wb_sent                        285172                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       285150                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   206377                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   270670                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.830372                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.762467                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2501                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             55                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              501                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       150659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.885191                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.488633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        53733     35.67%     35.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        42511     28.22%     63.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        17267     11.46%     75.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        15046      9.99%     85.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          855      0.57%     85.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3328      2.21%     88.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          712      0.47%     88.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          150      0.10%     88.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        17057     11.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       150659                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              283023                       # Number of instructions committed
system.cpu1.commit.committedOps                284021                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         75296                       # Number of memory references committed
system.cpu1.commit.loads                        73790                       # Number of loads committed
system.cpu1.commit.membars                         29                       # Number of memory barriers committed
system.cpu1.commit.branches                     21831                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   262303                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  71                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          156222     55.00%     55.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          52503     18.49%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          73790     25.98%     99.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1506      0.53%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           284021                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                17057                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      419864                       # The number of ROB reads
system.cpu1.rob.rob_writes                     573623                       # The number of ROB writes
system.cpu1.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      213661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     283023                       # Number of Instructions Simulated
system.cpu1.committedOps                       284021                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.550443                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.550443                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.816719                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.816719                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  468805                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 256007                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1078620                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  128964                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  77235                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements               30                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          144.683649                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              74720                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              455                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.219780                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   144.683649                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.141293                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.141293                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.415039                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           152145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          152145                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        73328                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          73328                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1387                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1387                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        74715                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           74715                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        74716                       # number of overall hits
system.cpu1.dcache.overall_hits::total          74716                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1003                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1114                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     20025922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     20025922                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      3059250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3059250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        72000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     23085172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     23085172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     23085172                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     23085172                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        74331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        74331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1497                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1497                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        75828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        75828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        75830                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        75830                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013494                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.073480                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.073480                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014691                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19966.023928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19966.023928                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 27811.363636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27811.363636                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20741.394429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20741.394429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20722.775583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20722.775583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu1.dcache.writebacks::total               10                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          594                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          651                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          651                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          409                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          463                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      6372781                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6372781                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1011250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1011250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        54000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        54000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      7384031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      7384031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      7434781                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7434781                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.005502                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005502                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.006093                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006093                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.006106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15581.371638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15581.371638                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19080.188679                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19080.188679                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        50750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15982.751082                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15982.751082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16057.842333                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16057.842333                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           18.161194                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              78941                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1611.040816                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    18.161194                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.035471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.035471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           158061                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          158061                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        78941                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          78941                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        78941                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           78941                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        78941                       # number of overall hits
system.cpu1.icache.overall_hits::total          78941                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5557250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5557250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5557250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5557250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5557250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5557250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        79006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        79006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        79006                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        79006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        79006                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        79006                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000823                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000823                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000823                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000823                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000823                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000823                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 85496.153846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85496.153846                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 85496.153846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85496.153846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 85496.153846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85496.153846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2007                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   167.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4413000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4413000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4413000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4413000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000620                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000620                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000620                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000620                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 90061.224490                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90061.224490                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 90061.224490                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90061.224490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 90061.224490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90061.224490                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  29087                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            28327                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              530                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               22354                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  22265                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.601861                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    347                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          155205                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1966                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        290895                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      29087                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             22612                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       148021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1181                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          223                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    78052                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   46                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            150998                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.950582                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.110572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   12290      8.14%      8.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   60163     39.84%     47.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1264      0.84%     48.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   77281     51.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              150998                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.187410                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.874263                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3863                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                13356                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   131450                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1767                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   562                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 321                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                287730                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2155                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   562                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    6462                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   9282                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2189                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   130281                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 2222                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                285403                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  649                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1563                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands             401064                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1403574                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          456733                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               395471                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    5589                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            60                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4447                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               70005                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2271                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              413                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             279                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    284610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                128                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   283727                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              341                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        11699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       150998                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.879012                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.170331                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              27731     18.37%     18.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              28879     19.13%     37.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              29892     19.80%     57.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              62920     41.67%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1576      1.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         150998                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   8762     20.44%     20.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   882      2.06%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 31680     73.90%     96.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1545      3.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               166852     58.81%     58.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               45003     15.86%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               69723     24.57%     99.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               2149      0.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                283727                       # Type of FU issued
system.cpu2.iq.rate                          1.828079                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      42869                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.151092                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            761660                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           288912                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       281891                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                326596                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1679                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   562                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     69                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             284740                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                70005                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2271                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                60                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           362                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 505                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               282466                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                68986                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1259                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                       71095                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   27665                       # Number of branches executed
system.cpu2.iew.exec_stores                      2109                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.819954                       # Inst execution rate
system.cpu2.iew.wb_sent                        281961                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       281891                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   203204                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   277122                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.816249                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.733265                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           2869                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              502                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       150367                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.865888                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.409902                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        49600     32.99%     32.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        49081     32.64%     65.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        15248     10.14%     75.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        13060      8.69%     84.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          865      0.58%     85.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         6445      4.29%     89.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1059      0.70%     90.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          300      0.20%     90.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        14709      9.78%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       150367                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              278551                       # Number of instructions committed
system.cpu2.commit.committedOps                280568                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         70337                       # Number of memory references committed
system.cpu2.commit.loads                        68326                       # Number of loads committed
system.cpu2.commit.membars                         66                       # Number of memory barriers committed
system.cpu2.commit.branches                     27584                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   253282                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 182                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          165228     58.89%     58.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          45003     16.04%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          68326     24.35%     99.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          2011      0.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           280568                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                14709                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      418367                       # The number of ROB reads
system.cpu2.rob.rob_writes                     567519                       # The number of ROB writes
system.cpu2.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      214244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     278551                       # Number of Instructions Simulated
system.cpu2.committedOps                       280568                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.557187                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.557187                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.794730                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.794730                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  452143                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 234925                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1052835                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  162084                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  72675                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          144.928068                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              69938                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           169.752427                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   144.928068                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.141531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.141531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           142283                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          142283                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        68033                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          68033                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1909                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1909                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        69942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           69942                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        69943                       # number of overall hits
system.cpu2.dcache.overall_hits::total          69943                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          882                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          977                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           977                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          978                       # number of overall misses
system.cpu2.dcache.overall_misses::total          978                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     17981646                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     17981646                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3056994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3056994                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        49000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     21038640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     21038640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     21038640                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     21038640                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        68915                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        68915                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         2004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         2004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        70919                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        70919                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        70921                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        70921                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012798                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012798                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.047405                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047405                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013776                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013776                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 20387.353741                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20387.353741                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 32178.884211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32178.884211                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12250                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21533.920164                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21533.920164                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 21511.901840                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21511.901840                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          265                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          504                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          504                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          554                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          554                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           45                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          424                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5836793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5836793                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       960253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       960253                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        56250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        56250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      6797046                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6797046                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      6853296                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      6853296                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.005485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.022455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.005965                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005965                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.005978                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005978                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15441.251323                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15441.251323                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 21338.955556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21338.955556                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        56250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        56250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 16068.666667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16068.666667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 16163.433962                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16163.433962                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           18.547624                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              77980                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1444.074074                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    18.547624                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.036226                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.036226                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           156156                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          156156                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        77980                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          77980                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        77980                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           77980                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        77980                       # number of overall hits
system.cpu2.icache.overall_hits::total          77980                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           71                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           71                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           71                       # number of overall misses
system.cpu2.icache.overall_misses::total           71                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5711499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5711499                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5711499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5711499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5711499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5711499                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        78051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        78051                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        78051                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        78051                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        78051                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        78051                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000910                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000910                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000910                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 80443.647887                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 80443.647887                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 80443.647887                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 80443.647887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 80443.647887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 80443.647887                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1839                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   141.461538                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4488999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4488999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4488999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4488999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4488999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4488999                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000692                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000692                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000692                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000692                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 83129.611111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83129.611111                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 83129.611111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83129.611111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 83129.611111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83129.611111                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  28952                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            28174                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              532                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               22284                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  22198                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.614073                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    359                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          154536                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1959                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        290357                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      28952                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             22557                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       146826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1185                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    77956                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   44                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            149686                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.964399                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.102155                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   11215      7.49%      7.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   60029     40.10%     47.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1312      0.88%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   77130     51.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              149686                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.187348                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.878896                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3883                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                12376                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   131074                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1789                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   564                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 326                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                287144                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2127                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   564                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    6478                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   8286                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2218                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   129917                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 2223                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                284812                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  654                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1534                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands             399873                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1400679                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          455889                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               394238                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    5631                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4448                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               69943                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2273                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              421                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             277                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    284000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                132                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   283118                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              360                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       149686                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.891413                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.165014                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              26739     17.86%     17.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              28786     19.23%     37.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              29738     19.87%     56.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              62836     41.98%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               1587      1.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         149686                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   8713     20.36%     20.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   872      2.04%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 31674     74.01%     96.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1540      3.60%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               166301     58.74%     58.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               45003     15.90%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               69659     24.60%     99.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               2155      0.76%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                283118                       # Type of FU issued
system.cpu3.iq.rate                          1.832052                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      42799                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.151170                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            759079                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           288312                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       281281                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                325917                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1683                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          243                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   564                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     79                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             284134                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                69943                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2273                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                62                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           363                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 508                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               281856                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                68928                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1260                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                       71045                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   27499                       # Number of branches executed
system.cpu3.iew.exec_stores                      2117                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.823886                       # Inst execution rate
system.cpu3.iew.wb_sent                        281352                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       281281                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   202740                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   276366                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.820165                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.733592                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2887                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              504                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       149043                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.878344                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.414569                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        48602     32.61%     32.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        48830     32.76%     65.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        15255     10.24%     75.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        13045      8.75%     84.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          871      0.58%     84.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         6359      4.27%     89.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1078      0.72%     89.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          292      0.20%     90.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        14711      9.87%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       149043                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              277908                       # Number of instructions committed
system.cpu3.commit.committedOps                279954                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         70290                       # Number of memory references committed
system.cpu3.commit.loads                        68260                       # Number of loads committed
system.cpu3.commit.membars                         67                       # Number of memory barriers committed
system.cpu3.commit.branches                     27420                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   252837                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 185                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          164661     58.82%     58.82% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          45003     16.08%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          68260     24.38%     99.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          2030      0.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           279954                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                14711                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      416432                       # The number of ROB reads
system.cpu3.rob.rob_writes                     566339                       # The number of ROB writes
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      214913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     277908                       # Number of Instructions Simulated
system.cpu3.committedOps                       279954                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.556069                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.556069                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.798338                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.798338                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  451262                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 234745                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1050840                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  161081                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  72637                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          145.528303                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              69905                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              415                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           168.445783                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   145.528303                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.142117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.142117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.405273                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           142202                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          142202                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        67977                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          67977                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1925                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1925                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        69902                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           69902                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        69902                       # number of overall hits
system.cpu3.dcache.overall_hits::total          69902                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          877                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          877                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           97                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          974                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           974                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          976                       # number of overall misses
system.cpu3.dcache.overall_misses::total          976                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     16312401                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     16312401                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2825250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2825250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        62000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        62000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     19137651                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     19137651                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     19137651                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     19137651                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        68854                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        68854                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         2022                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         2022                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        70876                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        70876                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        70878                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        70878                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.012737                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012737                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.047972                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047972                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.013742                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013742                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013770                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013770                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 18600.229190                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18600.229190                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 29126.288660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29126.288660                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12400                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12400                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 19648.512320                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19648.512320                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 19608.248975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19608.248975                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          167                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          167                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          498                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          549                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          379                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           46                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          425                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          426                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5790044                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5790044                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       978500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       978500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        79250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        79250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      6768544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      6768544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      6847794                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      6847794                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.005504                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005504                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.022750                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022750                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.005996                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005996                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006010                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006010                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15277.160950                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15277.160950                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 21271.739130                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21271.739130                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        79250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        79250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 15925.985882                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15925.985882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 16074.633803                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16074.633803                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.496167                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              77883                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1416.054545                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.496167                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.036125                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.036125                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           155965                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          155965                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        77883                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          77883                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        77883                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           77883                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        77883                       # number of overall hits
system.cpu3.icache.overall_hits::total          77883                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5642749                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5642749                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5642749                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5642749                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5642749                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5642749                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        77955                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        77955                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        77955                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        77955                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        77955                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        77955                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000924                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000924                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000924                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000924                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000924                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000924                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 78371.513889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78371.513889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 78371.513889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78371.513889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 78371.513889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78371.513889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1736                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   133.538462                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4657749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4657749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4657749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4657749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4657749                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4657749                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000706                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000706                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000706                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000706                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 84686.345455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 84686.345455                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 84686.345455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 84686.345455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 84686.345455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 84686.345455                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  28357                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            27604                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              530                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               21985                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  21895                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.590630                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    341                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          154094                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        288000                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      28357                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             22236                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                       145744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1177                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                    77319                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            148581                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.962418                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.103940                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   11325      7.62%      7.62% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   59458     40.02%     47.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                    1274      0.86%     48.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   76524     51.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              148581                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.184024                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.868989                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    3769                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                12519                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   129954                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 1779                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   560                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 316                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                284730                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2145                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   560                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    6350                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   8343                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          2265                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   128798                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 2265                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                282409                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  654                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                 1526                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                    48                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands             395589                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              1389014                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          452651                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               390028                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    5560                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     4432                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               69601                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               2229                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              404                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             269                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    281589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                132                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   280708                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              346                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           4128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        11608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       148581                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.889259                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.168442                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0              26828     18.06%     18.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1              28510     19.19%     37.24% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              29100     19.59%     56.83% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3              62574     42.11%     98.94% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               1569      1.06%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         148581                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   8370     19.75%     19.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   875      2.06%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     21.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                 31639     74.65%     96.46% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                 1501      3.54%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               164287     58.53%     58.53% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               45003     16.03%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.56% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               69314     24.69%     99.25% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               2104      0.75%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                280708                       # Type of FU issued
system.cpu4.iq.rate                          1.821667                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                      42385                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.150993                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            752725                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           285852                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       278890                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                323093                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   560                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     71                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             281723                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                69601                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                2229                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                62                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           360                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 505                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               279452                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                68579                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             1253                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            2                       # number of nop insts executed
system.cpu4.iew.exec_refs                       70644                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   26935                       # Number of branches executed
system.cpu4.iew.exec_stores                      2065                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.813516                       # Inst execution rate
system.cpu4.iew.wb_sent                        278958                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       278890                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   201041                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   273462                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.809869                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.735170                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           2833                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              502                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       147951                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.876250                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.418140                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        48631     32.87%     32.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        48018     32.46%     65.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        15235     10.30%     75.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        13054      8.82%     84.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          861      0.58%     85.03% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         6112      4.13%     89.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         1046      0.71%     89.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          289      0.20%     90.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        14705      9.94%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       147951                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              275634                       # Number of instructions committed
system.cpu4.commit.committedOps                277593                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         69911                       # Number of memory references committed
system.cpu4.commit.loads                        67932                       # Number of loads committed
system.cpu4.commit.membars                         64                       # Number of memory barriers committed
system.cpu4.commit.branches                     26860                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   251021                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 176                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          162679     58.60%     58.60% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          45003     16.21%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          67932     24.47%     99.29% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1979      0.71%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           277593                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                14705                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      412970                       # The number of ROB reads
system.cpu4.rob.rob_writes                     561494                       # The number of ROB writes
system.cpu4.timesIdled                             51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           5513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      215355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     275634                       # Number of Instructions Simulated
system.cpu4.committedOps                       277593                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.559053                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.559053                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.788739                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.788739                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  448053                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 233731                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  1042620                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  157824                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  72231                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          144.560008                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69496                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           168.679612                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   144.560008                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.141172                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.141172                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           141407                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          141407                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        67629                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          67629                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         1871                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          1871                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data        69500                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           69500                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        69501                       # number of overall hits
system.cpu4.dcache.overall_hits::total          69501                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          878                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          878                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           97                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          975                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           975                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          976                       # number of overall misses
system.cpu4.dcache.overall_misses::total          976                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     15284625                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     15284625                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2802749                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2802749                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       107000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       107000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     18087374                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     18087374                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     18087374                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     18087374                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        68507                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        68507                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1968                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1968                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        70475                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        70475                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        70477                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        70477                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.012816                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012816                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.049289                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.049289                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.013835                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.013835                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.013848                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.013848                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 17408.456720                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 17408.456720                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 28894.319588                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 28894.319588                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        13375                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        13375                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 12333.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 18551.152821                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 18551.152821                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 18532.145492                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 18532.145492                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          500                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           52                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          552                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          378                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           45                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          423                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          424                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      5428552                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      5428552                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       938251                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       938251                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        83000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        83000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      6366803                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      6366803                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      6417553                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      6417553                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.005518                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005518                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.022866                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.022866                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.006002                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006002                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.006016                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006016                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 14361.248677                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14361.248677                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 20850.022222                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 20850.022222                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data        50750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data        10375                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10375                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 15051.543735                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 15051.543735                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 15135.738208                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15135.738208                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           18.165258                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              77249                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1404.527273                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    18.165258                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.035479                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.035479                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           154691                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          154691                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        77249                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          77249                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        77249                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           77249                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        77249                       # number of overall hits
system.cpu4.icache.overall_hits::total          77249                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           69                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           69                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           69                       # number of overall misses
system.cpu4.icache.overall_misses::total           69                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      5911248                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5911248                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      5911248                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5911248                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      5911248                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5911248                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        77318                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        77318                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        77318                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        77318                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        77318                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        77318                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000892                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000892                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000892                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000892                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000892                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000892                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 85670.260870                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 85670.260870                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 85670.260870                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 85670.260870                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 85670.260870                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 85670.260870                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         2109                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   162.230769                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           55                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      5002748                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5002748                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      5002748                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5002748                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      5002748                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5002748                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000711                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000711                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000711                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000711                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000711                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 90959.054545                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 90959.054545                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 90959.054545                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 90959.054545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 90959.054545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 90959.054545                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  28477                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            27703                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              529                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               22029                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  21940                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.595987                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    357                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          153554                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        288374                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      28477                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             22297                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                       145856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1175                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          334                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                    77439                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   42                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            148817                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.962249                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.104130                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   11361      7.63%      7.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   59543     40.01%     47.65% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                    1266      0.85%     48.50% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   76647     51.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              148817                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.185453                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.877997                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    3757                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                12586                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   130110                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1805                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   559                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 321                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                285161                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2125                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   559                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    6362                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   8306                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          2371                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   128977                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 2242                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                282828                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  650                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                 1570                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands             396326                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              1391021                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          453196                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               390744                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    5578                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                61                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     4494                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               69677                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2247                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              402                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             258                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    282042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                129                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   281135                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              322                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           4175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        11804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples       148817                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.889132                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.167895                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0              26817     18.02%     18.02% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1              28618     19.23%     37.25% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              29215     19.63%     56.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3              62581     42.05%     98.93% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               1586      1.07%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         148817                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   8383     19.75%     19.75% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   872      2.05%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     21.81% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                 31689     74.66%     96.47% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                 1498      3.53%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               164616     58.55%     58.55% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               45003     16.01%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.56% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               69385     24.68%     99.24% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               2131      0.76%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                281135                       # Type of FU issued
system.cpu5.iq.rate                          1.830854                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                      42442                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.150967                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            753849                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           286348                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       279300                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                323577                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1692                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          257                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   559                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     75                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             282174                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                69677                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2247                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                61                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           361                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 503                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               279879                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                68646                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             1254                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                       70739                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   27030                       # Number of branches executed
system.cpu5.iew.exec_stores                      2093                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.822675                       # Inst execution rate
system.cpu5.iew.wb_sent                        279375                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       279300                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   201304                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   273857                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.818904                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.735070                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           2878                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls            125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              501                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       148183                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.876032                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.417622                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        48675     32.85%     32.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        48173     32.51%     65.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        15234     10.28%     75.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        13018      8.79%     84.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          859      0.58%     85.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         6184      4.17%     89.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         1044      0.70%     89.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          287      0.19%     90.07% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        14709      9.93%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       148183                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              276017                       # Number of instructions committed
system.cpu5.commit.committedOps                277996                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         69975                       # Number of memory references committed
system.cpu5.commit.loads                        67985                       # Number of loads committed
system.cpu5.commit.membars                         64                       # Number of memory barriers committed
system.cpu5.commit.branches                     26954                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   251334                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 178                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          163018     58.64%     58.64% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          45003     16.19%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          67985     24.46%     99.28% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1990      0.72%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           277996                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                14709                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      413633                       # The number of ROB reads
system.cpu5.rob.rob_writes                     562399                       # The number of ROB writes
system.cpu5.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      215895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     276017                       # Number of Instructions Simulated
system.cpu5.committedOps                       277996                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.556321                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.556321                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.797524                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.797524                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  448619                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 233929                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  1044066                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  158317                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  72327                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                5                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          144.236087                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              69583                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              416                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           167.266827                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   144.236087                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.140856                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.140856                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.401367                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           141553                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          141553                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        67696                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          67696                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         1884                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          1884                       # number of WriteReq hits
system.cpu5.dcache.demand_hits::cpu5.data        69580                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           69580                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        69580                       # number of overall hits
system.cpu5.dcache.overall_hits::total          69580                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          872                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          872                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           97                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            2                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          969                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           969                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          971                       # number of overall misses
system.cpu5.dcache.overall_misses::total          971                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     15416633                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     15416633                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      3661998                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3661998                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        82000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        82000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     19078631                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     19078631                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     19078631                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     19078631                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        68568                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        68568                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        70549                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        70549                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        70551                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        70551                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.012717                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.012717                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.048965                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048965                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data            1                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.013735                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.013735                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.013763                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.013763                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 17679.625000                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 17679.625000                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 37752.556701                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 37752.556701                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 13666.666667                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13666.666667                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 12333.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 19688.989680                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19688.989680                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 19648.435633                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19648.435633                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          253                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          253                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu5.dcache.writebacks::total                3                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          491                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          491                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           51                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          542                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          542                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          542                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          542                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          381                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           46                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          427                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          428                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      5508303                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      5508303                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data      1264001                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1264001                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        75500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        75500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      6772304                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      6772304                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      6847804                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      6847804                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.005557                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005557                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.023221                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.023221                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.006053                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006053                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.006067                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006067                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 14457.488189                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 14457.488189                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 27478.282609                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 27478.282609                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data        75500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        75500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 15860.196721                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 15860.196721                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 15999.542056                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 15999.542056                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           17.709147                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              77368                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1381.571429                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.709147                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.034588                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.034588                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           154932                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          154932                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        77368                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          77368                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        77368                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           77368                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        77368                       # number of overall hits
system.cpu5.icache.overall_hits::total          77368                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5960750                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5960750                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5960750                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5960750                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5960750                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5960750                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        77438                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        77438                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        77438                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        77438                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        77438                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        77438                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000904                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000904                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000904                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000904                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000904                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000904                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 85153.571429                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 85153.571429                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 85153.571429                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 85153.571429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 85153.571429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 85153.571429                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         2217                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   158.357143                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           56                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4950250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4950250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4950250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4950250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4950250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4950250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000723                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000723                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000723                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000723                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000723                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000723                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 88397.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 88397.321429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 88397.321429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 88397.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 88397.321429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 88397.321429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  27917                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            27162                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              531                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               21744                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  21653                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.581494                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    342                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          152906                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        286115                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      27917                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             21995                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                       144660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1173                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          717                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                    76855                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   54                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            148079                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.955936                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.108364                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   11783      7.96%      7.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   59012     39.85%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                    1231      0.83%     48.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   76053     51.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              148079                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.182576                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.871182                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    3808                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                12869                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   129079                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1765                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   558                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 312                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                282900                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2104                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   558                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    6384                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   8178                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          2780                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   127940                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 2239                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                280603                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  639                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                 1539                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.SQFullEvents                    37                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands             392263                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              1380278                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          450214                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               386640                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    5619                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                61                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     4392                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               69363                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               2208                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              385                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             253                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    279784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                130                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   278868                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              350                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           4220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        11825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       148079                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.883238                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.172943                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0              27200     18.37%     18.37% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1              28351     19.15%     37.51% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2              28633     19.34%     56.85% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3              62329     42.09%     98.94% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               1566      1.06%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         148079                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   8076     19.20%     19.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   874      2.08%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     21.28% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                 31647     75.24%     96.52% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                 1465      3.48%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               162724     58.35%     58.35% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               45003     16.14%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.49% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               69062     24.77%     99.25% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               2079      0.75%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                278868                       # Type of FU issued
system.cpu6.iq.rate                          1.823787                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                      42062                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.150831                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            748225                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           284136                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       277040                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                320930                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1699                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          269                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   558                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     88                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             279916                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                69363                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                2208                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                61                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           358                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 506                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               277610                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                68332                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             1256                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            2                       # number of nop insts executed
system.cpu6.iew.exec_refs                       70366                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   26492                       # Number of branches executed
system.cpu6.iew.exec_stores                      2034                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.815560                       # Inst execution rate
system.cpu6.iew.wb_sent                        277113                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       277040                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   199702                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   271098                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.811832                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.736641                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           2942                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls            122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              503                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       147433                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.869961                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.419325                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        48974     33.22%     33.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        47420     32.16%     65.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2        15215     10.32%     75.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        13035      8.84%     84.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          857      0.58%     85.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         5941      4.03%     89.15% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         1025      0.70%     89.85% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          272      0.18%     90.03% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        14694      9.97%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       147433                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              273804                       # Number of instructions committed
system.cpu6.commit.committedOps                275694                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         69603                       # Number of memory references committed
system.cpu6.commit.loads                        67664                       # Number of loads committed
system.cpu6.commit.membars                         61                       # Number of memory barriers committed
system.cpu6.commit.branches                     26409                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   249561                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 169                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          161088     58.43%     58.43% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          45003     16.32%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          67664     24.54%     99.30% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1939      0.70%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           275694                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                14694                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      410699                       # The number of ROB reads
system.cpu6.rob.rob_writes                     557933                       # The number of ROB writes
system.cpu6.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      216543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     273804                       # Number of Instructions Simulated
system.cpu6.committedOps                       275694                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.558451                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.558451                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.790669                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.790669                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  445574                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 232999                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  1036347                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  155252                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  71951                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    40                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                3                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          142.658221                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              69211                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           167.987864                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   142.658221                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.139315                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.139315                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.399414                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           140833                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          140833                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        67385                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          67385                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         1830                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          1830                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data        69215                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           69215                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        69216                       # number of overall hits
system.cpu6.dcache.overall_hits::total          69216                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          875                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           97                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            9                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          972                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           972                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          973                       # number of overall misses
system.cpu6.dcache.overall_misses::total          973                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     15255110                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     15255110                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      4253000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4253000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       123000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     19508110                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     19508110                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     19508110                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     19508110                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        68260                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        68260                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1927                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1927                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        70187                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        70187                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        70189                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        70189                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.012819                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012819                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.050337                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.050337                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.013849                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.013849                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.013863                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013863                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 17434.411429                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17434.411429                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 43845.360825                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 43845.360825                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 13666.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13666.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 20070.072016                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 20070.072016                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 20049.445015                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 20049.445015                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          164                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.dcache.writebacks::total                1                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          498                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           52                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          550                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          550                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          550                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          550                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          377                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           45                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          422                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          423                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      5490303                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      5490303                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      1408000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1408000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        78250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        78250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      6898303                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      6898303                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      6976553                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      6976553                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.005523                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005523                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.023352                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.023352                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.006013                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006013                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.006027                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006027                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 14563.137931                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 14563.137931                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 31288.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 31288.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data        78250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        78250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 16346.689573                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 16346.689573                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 16493.033097                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 16493.033097                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           16.755303                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              76771                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1346.859649                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    16.755303                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.032725                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.032725                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           153765                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          153765                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        76771                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          76771                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        76771                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           76771                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        76771                       # number of overall hits
system.cpu6.icache.overall_hits::total          76771                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           83                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           83                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           83                       # number of overall misses
system.cpu6.icache.overall_misses::total           83                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5951748                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5951748                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5951748                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5951748                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5951748                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5951748                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        76854                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        76854                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        76854                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        76854                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        76854                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        76854                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.001080                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001080                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.001080                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001080                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.001080                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001080                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 71707.807229                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 71707.807229                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 71707.807229                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 71707.807229                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 71707.807229                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 71707.807229                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1561                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    97.562500                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           26                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           26                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           26                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           57                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4520248                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4520248                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4520248                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4520248                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4520248                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4520248                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000742                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000742                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000742                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000742                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000742                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000742                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 79302.596491                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 79302.596491                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 79302.596491                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 79302.596491                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 79302.596491                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 79302.596491                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  27666                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            26928                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              522                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               21623                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  21529                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.565278                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    333                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          152462                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        285076                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      27666                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             21862                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                       143888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1157                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                    76559                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            146894                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.964382                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.103562                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   11137      7.58%      7.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   58745     39.99%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                    1225      0.83%     48.41% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   75787     51.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              146894                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.181462                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.869817                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    3758                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                12219                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   128636                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1733                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   548                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 302                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                281923                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2138                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   548                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    6316                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   8174                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          2201                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   127479                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 2176                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                279639                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  649                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                 1533                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.RenamedOperands             390568                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              1375624                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          448940                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               385104                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    5463                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     4344                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               69234                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               2195                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              384                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             254                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    278846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                117                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   277933                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              342                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           4120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        11735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       146894                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.892065                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.169924                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0              26532     18.06%     18.06% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1              28152     19.16%     37.23% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2              28412     19.34%     56.57% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3              62235     42.37%     98.94% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               1563      1.06%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         146894                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   7974     19.02%     19.02% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   872      2.08%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     21.10% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                 31638     75.45%     96.55% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                 1446      3.45%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               161938     58.27%     58.27% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               45003     16.19%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.46% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               68929     24.80%     99.26% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               2063      0.74%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                277933                       # Type of FU issued
system.cpu7.iq.rate                          1.822966                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                      41930                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.150864                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            745029                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           283086                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       276118                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                319863                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1684                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          270                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   548                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     81                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             278965                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                69234                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                2195                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                55                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           357                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 495                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               276681                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                68201                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             1249                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            2                       # number of nop insts executed
system.cpu7.iew.exec_refs                       70219                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   26270                       # Number of branches executed
system.cpu7.iew.exec_stores                      2018                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.814754                       # Inst execution rate
system.cpu7.iew.wb_sent                        276197                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       276118                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   199042                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   270023                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.811061                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.737130                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2842                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls            116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              492                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       146265                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.879076                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.423808                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        48255     32.99%     32.99% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        47090     32.19%     65.19% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2        15194     10.39%     75.57% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        13034      8.91%     84.49% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          852      0.58%     85.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         5849      4.00%     89.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         1023      0.70%     89.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          272      0.19%     89.95% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        14696     10.05%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       146265                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              272967                       # Number of instructions committed
system.cpu7.commit.committedOps                274843                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         69475                       # Number of memory references committed
system.cpu7.commit.loads                        67550                       # Number of loads committed
system.cpu7.commit.membars                         61                       # Number of memory barriers committed
system.cpu7.commit.branches                     26200                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   248916                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                 167                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          160365     58.35%     58.35% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          45003     16.37%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          67550     24.58%     99.30% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1925      0.70%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           274843                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                14696                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      408578                       # The number of ROB reads
system.cpu7.rob.rob_writes                     556011                       # The number of ROB writes
system.cpu7.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           5568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      216987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     272967                       # Number of Instructions Simulated
system.cpu7.committedOps                       274843                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.558536                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.558536                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.790394                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.790394                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  444348                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 232635                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  1033185                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  153970                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  72035                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                1                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          144.338195                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              69091                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              415                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           166.484337                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   144.338195                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.140955                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.140955                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.404297                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           140549                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          140549                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        67264                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          67264                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         1822                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1822                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data        69086                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           69086                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        69087                       # number of overall hits
system.cpu7.dcache.overall_hits::total          69087                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          871                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          871                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           97                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          968                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           968                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          969                       # number of overall misses
system.cpu7.dcache.overall_misses::total          969                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     14933158                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     14933158                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2274000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2274000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        24500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        46499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        46499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     17207158                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     17207158                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     17207158                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     17207158                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        68135                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        68135                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1919                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1919                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        70054                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        70054                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        70056                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        70056                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.012783                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.012783                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.050547                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.050547                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.013818                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013818                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.013832                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013832                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 17144.842710                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 17144.842710                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 23443.298969                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 23443.298969                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12250                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 15499.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 15499.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 17775.989669                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17775.989669                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 17757.644995                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17757.644995                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          493                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          493                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           50                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          543                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          543                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          378                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           47                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          425                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          426                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      5620041                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5620041                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       736500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       736500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        65250                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        65250                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        36001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        36001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      6356541                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6356541                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      6421791                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6421791                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.005548                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005548                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.024492                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.024492                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.006067                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006067                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.006081                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006081                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 14867.833333                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 14867.833333                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 15670.212766                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 15670.212766                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        65250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        65250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12000.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12000.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 14956.567059                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 14956.567059                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 15074.626761                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 15074.626761                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           17.336282                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              76488                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1365.857143                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    17.336282                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.033860                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.033860                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           153172                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          153172                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        76488                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          76488                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        76488                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           76488                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        76488                       # number of overall hits
system.cpu7.icache.overall_hits::total          76488                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           70                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           70                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           70                       # number of overall misses
system.cpu7.icache.overall_misses::total           70                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5911249                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5911249                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5911249                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5911249                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5911249                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5911249                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        76558                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        76558                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        76558                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        76558                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        76558                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        76558                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000914                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000914                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000914                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000914                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000914                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000914                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 84446.414286                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 84446.414286                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 84446.414286                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 84446.414286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 84446.414286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 84446.414286                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1643                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   126.384615                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           56                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           56                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4867499                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4867499                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4867499                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4867499                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4867499                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4867499                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000731                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000731                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 86919.625000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 86919.625000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 86919.625000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 86919.625000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 86919.625000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 86919.625000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3976                       # Transaction distribution
system.membus.trans_dist::ReadResp               3975                       # Transaction distribution
system.membus.trans_dist::Writeback               253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1487                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1487                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         3071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  188736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2798                       # Total snoops (count)
system.membus.snoop_fanout::samples              5755                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   5755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                5755                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8434497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3320250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7494246                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy             265000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            2371719                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer9.occupancy             288500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy           2178704                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer13.occupancy            295750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy           2195206                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer17.occupancy            294750                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy           2201447                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer21.occupancy            298250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer22.occupancy           2215696                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer25.occupancy            303500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer26.occupancy           2201447                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer29.occupancy            299000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer30.occupancy           2157708                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
