// Seed: 1367487032
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3
    , id_8,
    input tri1 id_4,
    output wor id_5,
    input tri id_6
);
  wire id_9;
  wire id_10;
  assign module_1.id_0 = 0;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1
    , id_16,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    input tri id_14
);
  assign id_16 = 1 > 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_1,
      id_5,
      id_1,
      id_11
  );
  wire id_17;
  assign id_8 = 1'd0;
endmodule
