<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Electrical, Electronic &amp; Computer Eng</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/B9412CCC-A14F-462C-BFA6-2827BD732FDA"><gtr:id>B9412CCC-A14F-462C-BFA6-2827BD732FDA</gtr:id><gtr:firstName>Sarah</gtr:firstName><gtr:surname>Olsen</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/9C6D833A-A583-4719-ABC2-505CBAD4DDD8"><gtr:id>9C6D833A-A583-4719-ABC2-505CBAD4DDD8</gtr:id><gtr:firstName>Anthony</gtr:firstName><gtr:surname>O'Neill</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/734AA455-6E7B-46D4-ADEE-A388BBAE6054"><gtr:id>734AA455-6E7B-46D4-ADEE-A388BBAE6054</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Bull</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FD036682%2F1"><gtr:id>DA3C79ED-70AC-4FA1-A66A-7AC8195B6C21</gtr:id><gtr:title>Platform: Strained Si / SiGe: Materials, Technology and Design</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D036682/1</gtr:grantReference><gtr:abstractText>This Platform Grant will sustain research being carried out at Newcastle University in strained Si/SiGe materials, technology and design. EPSRC, EC and industrial funding has been continuous in this field since 1994, resulting in the publication of more than 50 papers. The world market for semiconductors is counted in $100 Billion's per year and new innovations are now necessary to deliver the raw processing power needed to maintain Moore's Law in the future. Strained Si/SiGe CMOS technology has been pursued to meet this challenge. A thick layer of SiGe deposited on a Si wafer, so that it is relaxed, forms a virtual substrate. A thin layer of Si grown subsequently on the virtual substrate becomes tensile strained, while SiGe epitaxial layers may be either compressive (if the Ge content is above that of the virtual substrate) or tensile (if the Ge content is below that of the virtual substrate). The higher carrier mobility seen in strained Si/SiGe devices can be exploited through higher speed (without re-tooling), larger fan-out or lower power. Our long-term goal is to build an international centre of excellence in the area of synergy between new materials, devices and system design. Specific topics include: material growth, critical thickness, diffusion, defects, device scaling, strain budget design, MOSFET gate stacks, device and process modelling, electrical characterisation, strain characterisation, doping characterisation, robust design and variability in technology-driven design of circuits.</gtr:abstractText><gtr:fund><gtr:end>2011-03-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>434182</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>32900</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Leverhulme Trust</gtr:description><gtr:fundingOrg>The Leverhulme Trust</gtr:fundingOrg><gtr:fundingRef>F001254AG</gtr:fundingRef><gtr:id>4C263A9B-84AD-4CA7-ACDF-5425B25C00F7</gtr:id><gtr:outcomeId>5ec2f3005ec2f314</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>114776</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>CPI Ltd</gtr:description><gtr:fundingOrg>Centre for Process Innovation (CPI)</gtr:fundingOrg><gtr:id>909E13E9-DB01-4AD2-9025-42578A4FBBEC</gtr:id><gtr:outcomeId>5eb9f4125eb9f41c</gtr:outcomeId><gtr:sector>Private</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>114776</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>CPI Ltd</gtr:description><gtr:fundingOrg>Centre for Process Innovation (CPI)</gtr:fundingOrg><gtr:id>44DE9516-1CD6-471C-91B7-AE2D9089FB5D</gtr:id><gtr:outcomeId>r-3546376809.05533650683b102</gtr:outcomeId><gtr:sector>Private</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>528499</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>EPSRC</gtr:description><gtr:fundingOrg>Engineering and Physical Sciences Research Council (EPSRC)</gtr:fundingOrg><gtr:fundingRef>EP/H023666/1</gtr:fundingRef><gtr:id>EE4C7C39-0D36-4B9A-852E-EBD880E6131A</gtr:id><gtr:outcomeId>r-6531757336.60511406aa2698</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>32900</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>Leverhulme Trust</gtr:description><gtr:fundingOrg>The Leverhulme Trust</gtr:fundingOrg><gtr:fundingRef>F001254AG</gtr:fundingRef><gtr:id>5BD47EE1-AB99-481D-8C8A-8CC3B4A15489</gtr:id><gtr:outcomeId>r-6055631876.0436325068cf168</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>528499</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>EPSRC</gtr:description><gtr:fundingOrg>Engineering and Physical Sciences Research Council (EPSRC)</gtr:fundingOrg><gtr:fundingRef>EP/H023666/1</gtr:fundingRef><gtr:id>ED1C6299-FFCB-4055-8E72-9507F5AFF896</gtr:id><gtr:outcomeId>5ed653fa5ed6540e</gtr:outcomeId><gtr:sector>Academic/University</gtr:sector></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The piezoresistance model has commonly been used to describe mobility enhancement for low levels of process induced strain in CMOS technology. However, many reports show it failing to describe the superlinear behavior observed at high levels of stress. This is because the approximation made is only valid for very low stress levels. A conversion between the change in conductivity and resistivity is developed such that a piezoresistance model can be applied correctly to calculate the strain-induced mobility changes. Hence, the overall accuracy is improved compared to the conventional formulation. Measuring strain in long-channel MOSFETs on silicon-on-insulator (SOI) and strained-SOI platforms is demonstrated using ultraviolet (UV) Raman spectroscopy. Removal of the Raman inactive strain-inducing metallization layers is avoided by etching trenches under transistors without mask alignment in order to expose the channel region. The technique is shown to be repeatable and does not alter the initial strain state in the channel.

Nanometer-scale strain resolution is demonstrated using conventional Raman spectroscopy to profile strain through thin epitaxial Si/SiGe layers used as high mobility metal oxide field effect transistor channels.

Thin strain relaxed buffer (SRB) devices are shown to offer the same performance enhancements as thick SRB devices. The reduction in performance enhancement with device scaling widely reported in the literature has also been investigated. Correcting for dynamic self-heating effects using ac measurements, the enhancements seen in long channel devices are maintained down to short channel lengths, demonstrating the scalability of SRB technology.</gtr:description><gtr:id>4366361D-7A18-409F-ADF8-FE3830806B80</gtr:id><gtr:outcomeId>r-6811257225.2855247763e216</gtr:outcomeId><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>D4C74BC3-3C8D-42B7-A809-76DBBF59BB66</gtr:id><gtr:title>Improved self-gain in deep submicrometer strained silicon-germanium pMOSFETs with HfSiOx/TiSiN gate stacks</gtr:title><gtr:parentPublicationTitle>Microelectronic Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d001001168d5b8</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>48376E41-AB67-418A-92F9-E43B50EC45CD</gtr:id><gtr:title>Performance Enhancements in Scaled Strained-SiGe pMOSFETs With $ \hbox{HfSiO}_{x}/\hbox{TiSiN}$ Gate Stacks</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d9674254</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9AEB218A-3F57-49D7-AB41-7DB7F16216E6</gtr:id><gtr:title>Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4ebbde91e5d33ac34b681770d4c0e8bf"><gtr:id>4ebbde91e5d33ac34b681770d4c0e8bf</gtr:id><gtr:otherNames>Fiegna C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d8d2375e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>654D561F-63C0-4482-BFF3-122E34E79EBA</gtr:id><gtr:title>A design methodology for maximizing the voltage gain of strained Si MOSFETs using the thickness of the silicon-germanium strain relaxed buffer as a design parameter</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-6030-4</gtr:isbn><gtr:outcomeId>doi_53d059059d658521</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EDCD5659-DFCF-413F-8AAA-0AF5143FD8E4</gtr:id><gtr:title>Strained-Silicon Heterojunction Bipolar Transistor</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e0ab2f76f5af97e83871a3e5f7cfe591"><gtr:id>e0ab2f76f5af97e83871a3e5f7cfe591</gtr:id><gtr:otherNames>Persson S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d99cff44</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B1F3AFB2-B12E-4565-84D3-87FB3814909C</gtr:id><gtr:title>Improved Analog Performance in Strained-Si MOSFETs Using the Thickness of the Silicon?Germanium Strain-Relaxed Buffer as a Design Parameter</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d98931f5</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>30458662-418A-4C47-82D4-9AB2B358875A</gtr:id><gtr:title>The impact of self-heating and SiGe strain-relaxed buffer thickness on the analog performance of strained Si nMOSFETs</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d00b00b7ec5da0</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DC05E202-403C-4263-AD1B-6F5E3C495E47</gtr:id><gtr:title>Low Frequency Noise in Strained Si Heterojunction Bipolar Transistors</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e6c8b3d8b252385b48efbe81e28ce33f"><gtr:id>e6c8b3d8b252385b48efbe81e28ce33f</gtr:id><gtr:otherNames>Fjer M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d05d05da3b614f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A99B1427-3201-4D99-BD15-29CA51E93FDF</gtr:id><gtr:title>Defect identification in strained Si/SiGe heterolayers for device applications</gtr:title><gtr:parentPublicationTitle>Journal of Physics D: Applied Physics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e2318831210768125424b383a4d597f7"><gtr:id>e2318831210768125424b383a4d597f7</gtr:id><gtr:otherNames>Escobedo-Cousin E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d03f03f9867590</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2BC8BC93-806F-4292-A73C-2A2A5E149B78</gtr:id><gtr:title>Direct Measurement of MOSFET Channel Strain by Means of Backside Etching and Raman Spectroscopy on Long-Channel Devices</gtr:title><gtr:parentPublicationTitle>IEEE Electron Device Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a91ec9369df6486e68b3a3d2dd0f55e7"><gtr:id>a91ec9369df6486e68b3a3d2dd0f55e7</gtr:id><gtr:otherNames>Agaiby R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05a05afe25d62</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6E73ED98-1B54-48D9-B756-55161ED50459</gtr:id><gtr:title>1/f noise study on strained Si0.8Ge0.2 p-channel MOSFETs with high-k/poly Si gate stack</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3d4c8b79e9a97ba505d19ba33bfcfda0"><gtr:id>3d4c8b79e9a97ba505d19ba33bfcfda0</gtr:id><gtr:otherNames>Yan L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d00b00b7cf251b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0DA2FBE4-7666-478C-BFAB-561AB3F914B7</gtr:id><gtr:title>Linearity and mobility degradation in strained Si MOSFETs with thin gate dielectrics</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9948407f556a156b45954daa1d6dfdef"><gtr:id>9948407f556a156b45954daa1d6dfdef</gtr:id><gtr:otherNames>Alatise O</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d00b00b818fea7</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D036682/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>