[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_ifpc",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok",
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_store_data",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_finish_pc_valid",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_aluOp_rd2",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrRegOp_rdy",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_excep_valid_inst",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_excep_value",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrRegOp_addr",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrCSROp_valid",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrRegOp_data",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrCSROp_data",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_excep_pc",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_aluOp_rd1",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_excep_code",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_excep_valid",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_aluOp_opt",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_debug_idex_wrCSROp_addr",
    "sources":[
      "~ChiselTop|ChiselTop>io_ram_rdata",
      "~ChiselTop|ChiselTop>io_flash_rdata",
      "~ChiselTop|ChiselTop>io_serial_rdata",
      "~ChiselTop|ChiselTop>io_ram_ok",
      "~ChiselTop|ChiselTop>io_flash_ok",
      "~ChiselTop|ChiselTop>io_serial_ok"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"ChiselTop"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]