{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692931339502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692931339502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:42:19 2023 " "Processing started: Thu Aug 24 20:42:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692931339502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692931339502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692931339502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692931339781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692931339781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdermodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladdermodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderModule-bhv " "Found design unit 1: fullAdderModule-bhv" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fullAdderModule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346336 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderModule " "Found entity 1: fullAdderModule" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fullAdderModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692931346336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder-struct " "Found design unit 1: fourBitAdder-struct" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346338 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692931346338 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" fourBitAdder_tb.vhd(23) " "VHDL syntax error at fourBitAdder_tb.vhd(23) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1692931346339 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" fourBitAdder_tb.vhd(32) " "VHDL syntax error at fourBitAdder_tb.vhd(32) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1692931346340 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement fourBitAdder_tb.vhd(43) " "VHDL syntax error at fourBitAdder_tb.vhd(43) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1692931346340 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\" fourBitAdder_tb.vhd(44) " "VHDL syntax error at fourBitAdder_tb.vhd(44) near text \"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\"" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1692931346340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fourbitadder_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692931346340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumtodisplaymodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumtodisplaymodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumToDisplayModule-structural " "Found design unit 1: sumToDisplayModule-structural" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346342 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumToDisplayModule " "Found entity 1: sumToDisplayModule" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692931346342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ndcmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ndcmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nDCModule-bhv " "Found design unit 1: nDCModule-bhv" {  } { { "nDCModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/nDCModule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346343 ""} { "Info" "ISGN_ENTITY_NAME" "1 nDCModule " "Found entity 1: nDCModule" {  } { { "nDCModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/nDCModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692931346343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692931346343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692931346402 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 20:42:26 2023 " "Processing ended: Thu Aug 24 20:42:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692931346402 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692931346402 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692931346402 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692931346402 ""}
