[2025-09-18 03:28:49] START suite=qualcomm_srv trace=srv416_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2615662 heartbeat IPC: 3.823 cumulative IPC: 3.823 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5061043 heartbeat IPC: 4.089 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5061043 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5061043 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14401701 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23751040 heartbeat IPC: 1.07 cumulative IPC: 1.07 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 33071332 heartbeat IPC: 1.073 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 42490478 heartbeat IPC: 1.062 cumulative IPC: 1.069 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 51822634 heartbeat IPC: 1.072 cumulative IPC: 1.069 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 61178750 heartbeat IPC: 1.069 cumulative IPC: 1.069 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 70569129 heartbeat IPC: 1.065 cumulative IPC: 1.069 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79941018 heartbeat IPC: 1.067 cumulative IPC: 1.068 (Simulation time: 00 hr 10 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 89422420 heartbeat IPC: 1.055 cumulative IPC: 1.067 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93878071 cumulative IPC: 1.065 (Simulation time: 00 hr 13 min 13 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93878071 cumulative IPC: 1.065 (Simulation time: 00 hr 13 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv416_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.065 instructions: 100000002 cycles: 93878071
CPU 0 Branch Prediction Accuracy: 90.87% MPKI: 16.04 Average ROB Occupancy at Mispredict: 25.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3822
BRANCH_INDIRECT: 0.4173
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0.9228
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6194


====Backend Stall Breakdown====
ROB_STALL: 87537
LQ_STALL: 0
SQ_STALL: 546107


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.08696
REPLAY_LOAD: 92.91304
NON_REPLAY_LOAD: 16.470766

== Total ==
ADDR_TRANS: 5064
REPLAY_LOAD: 6411
NON_REPLAY_LOAD: 76062

== Counts ==
ADDR_TRANS: 46
REPLAY_LOAD: 69
NON_REPLAY_LOAD: 4618

cpu0->cpu0_STLB TOTAL        ACCESS:    1861825 HIT:    1857508 MISS:       4317 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1861825 HIT:    1857508 MISS:       4317 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 243.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8557636 HIT:    7070252 MISS:    1487384 MSHR_MERGE:      65892
cpu0->cpu0_L2C LOAD         ACCESS:    6732999 HIT:    5555754 MISS:    1177245 MSHR_MERGE:      10550
cpu0->cpu0_L2C RFO          ACCESS:     557897 HIT:     386684 MISS:     171213 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     263973 HIT:     161328 MISS:     102645 MSHR_MERGE:      55342
cpu0->cpu0_L2C WRITE        ACCESS:     994975 HIT:     965956 MISS:      29019 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7792 HIT:        530 MISS:       7262 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     210088 ISSUED:     179713 USEFUL:      10336 USELESS:       9611
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14997168 HIT:    8065329 MISS:    6931839 MSHR_MERGE:    1623475
cpu0->cpu0_L1I LOAD         ACCESS:   14997168 HIT:    8065329 MISS:    6931839 MSHR_MERGE:    1623475
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30925593 HIT:   27292560 MISS:    3633033 MSHR_MERGE:    1551366
cpu0->cpu0_L1D LOAD         ACCESS:   17121699 HIT:   15316795 MISS:    1804904 MSHR_MERGE:     380269
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     468333 HIT:     305781 MISS:     162552 MSHR_MERGE:      71227
cpu0->cpu0_L1D WRITE        ACCESS:   13326792 HIT:   11669097 MISS:    1657695 MSHR_MERGE:    1099780
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8769 HIT:        887 MISS:       7882 MSHR_MERGE:         90
cpu0->cpu0_L1D PREFETCH REQUESTED:     680997 ISSUED:     468333 USEFUL:      16264 USELESS:      42831
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12435032 HIT:   10524549 MISS:    1910483 MSHR_MERGE:     960708
cpu0->cpu0_ITLB LOAD         ACCESS:   12435032 HIT:   10524549 MISS:    1910483 MSHR_MERGE:     960708
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28900250 HIT:   27679081 MISS:    1221169 MSHR_MERGE:     309118
cpu0->cpu0_DTLB LOAD         ACCESS:   28900250 HIT:   27679081 MISS:    1221169 MSHR_MERGE:     309118
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.071 cycles
cpu0->LLC TOTAL        ACCESS:    1663956 HIT:    1602865 MISS:      61091 MSHR_MERGE:       1976
cpu0->LLC LOAD         ACCESS:    1166695 HIT:    1149446 MISS:      17249 MSHR_MERGE:        220
cpu0->LLC RFO          ACCESS:     171213 HIT:     143575 MISS:      27638 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47303 HIT:      35542 MISS:      11761 MSHR_MERGE:       1756
cpu0->LLC WRITE        ACCESS:     271483 HIT:     271163 MISS:        320 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7262 HIT:       3139 MISS:       4123 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3441
  ROW_BUFFER_MISS:      55351
  AVG DBUS CONGESTED CYCLE: 3.372
Channel 0 WQ ROW_BUFFER_HIT:        928
  ROW_BUFFER_MISS:      21954
  FULL:          0
Channel 0 REFRESHES ISSUED:       7823

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       509711       414852       102359         2288
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          168          352          260
  STLB miss resolved @ L2C                0           53          117          188           76
  STLB miss resolved @ LLC                0          161          334         1611          602
  STLB miss resolved @ MEM                0            3          322         2285         2187

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163885        49800      1216743       186486          429
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           36          175           24
  STLB miss resolved @ L2C                0           84           46          107            3
  STLB miss resolved @ LLC                0           46           99          484           67
  STLB miss resolved @ MEM                0            0           57          280           67
[2025-09-18 03:42:02] END   suite=qualcomm_srv trace=srv416_ap (rc=0)
