#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff31ee49c20 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7ff31ee65240 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7ff31ee99000_0 .var "Clk", 0 0;
v0x7ff31ee99090_0 .var "Reset", 0 0;
v0x7ff31ee99160_0 .var "Start", 0 0;
v0x7ff31ee991f0_0 .var/i "counter", 31 0;
v0x7ff31ee99280_0 .var/i "flush", 31 0;
v0x7ff31ee99350_0 .var/i "i", 31 0;
v0x7ff31ee993e0_0 .var/i "outfile", 31 0;
v0x7ff31ee99490_0 .var/i "stall", 31 0;
S_0x7ff31ee71d60 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7ff31ee49c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7ff31ee96400_0 .net "ALUOp", 1 0, v0x7ff31ee8c5f0_0;  1 drivers
v0x7ff31ee96490_0 .net "ALUOp_EX", 1 0, L_0x7ff31ee99c60;  1 drivers
v0x7ff31ee96520_0 .net "ALUSrc", 0 0, v0x7ff31ee8c6b0_0;  1 drivers
v0x7ff31ee965b0_0 .net "ALUSrc_EX", 0 0, L_0x7ff31ee99d00;  1 drivers
v0x7ff31ee96640_0 .net "ALU_control_wire", 2 0, v0x7ff31ee8b1c0_0;  1 drivers
v0x7ff31ee96750_0 .net "ALU_result", 31 0, v0x7ff31ee8ae50_0;  1 drivers
v0x7ff31ee967e0_0 .net "ALU_result_MEM", 31 0, L_0x7ff31ee9a880;  1 drivers
v0x7ff31ee96870_0 .net "ALU_result_WB", 31 0, L_0x7ff31ee9ae00;  1 drivers
v0x7ff31ee96900_0 .net "Branch", 0 0, v0x7ff31ee8c750_0;  1 drivers
v0x7ff31ee96a10_0 .net "Flush", 0 0, L_0x7ff31ee9d930;  1 drivers
v0x7ff31ee96aa0_0 .net "Forward_A", 1 0, v0x7ff31ee8ee80_0;  1 drivers
v0x7ff31ee96b70_0 .net "Forward_B", 1 0, v0x7ff31ee8ef30_0;  1 drivers
v0x7ff31ee96c40_0 .net "MUX_ForwardA_out", 31 0, v0x7ff31ee932d0_0;  1 drivers
v0x7ff31ee96d10_0 .net "MUX_ForwardB_out", 31 0, v0x7ff31ee939c0_0;  1 drivers
v0x7ff31ee96de0_0 .net "MemRead", 0 0, v0x7ff31ee8c800_0;  1 drivers
v0x7ff31ee96e70_0 .net "MemRead_EX", 0 0, L_0x7ff31ee99a30;  1 drivers
v0x7ff31ee96f00_0 .net "MemRead_MEM", 0 0, L_0x7ff31ee9a5c0;  1 drivers
v0x7ff31ee97090_0 .net "MemWrite", 0 0, v0x7ff31ee8c890_0;  1 drivers
v0x7ff31ee97120_0 .net "MemWrite_EX", 0 0, L_0x7ff31ee99b10;  1 drivers
v0x7ff31ee971b0_0 .net "MemWrite_MEM", 0 0, L_0x7ff31ee9a720;  1 drivers
v0x7ff31ee97240_0 .net "MemtoReg", 0 0, v0x7ff31ee8c960_0;  1 drivers
v0x7ff31ee972d0_0 .net "MemtoReg_EX", 0 0, L_0x7ff31ee99950;  1 drivers
v0x7ff31ee97360_0 .net "MemtoReg_MEM", 0 0, L_0x7ff31ee9a520;  1 drivers
v0x7ff31ee973f0_0 .net "MemtoReg_WB", 0 0, L_0x7ff31ee9ab70;  1 drivers
v0x7ff31ee97480_0 .net "NoOp", 0 0, v0x7ff31ee8f7f0_0;  1 drivers
v0x7ff31ee97510_0 .net "PCSrc_address", 31 0, L_0x7ff31ee9df50;  1 drivers
v0x7ff31ee975e0_0 .net "PCWrite", 0 0, v0x7ff31ee8f8b0_0;  1 drivers
v0x7ff31ee976b0_0 .net "RS1eqRS2", 0 0, L_0x7ff31ee9d890;  1 drivers
v0x7ff31ee97780_0 .net "RegWrite", 0 0, v0x7ff31ee8cb50_0;  1 drivers
v0x7ff31ee97810_0 .net "RegWrite_EX", 0 0, L_0x7ff31ee99870;  1 drivers
v0x7ff31ee978a0_0 .net "RegWrite_MEM", 0 0, L_0x7ff31ee9a3d0;  1 drivers
v0x7ff31ee97930_0 .net "RegWrite_WB", 0 0, L_0x7ff31ee9acb0;  1 drivers
v0x7ff31ee97a00_0 .net "Stall", 0 0, v0x7ff31ee8fc30_0;  1 drivers
o0x10bd08038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff31ee96fd0_0 .net "Zero", 0 0, o0x10bd08038;  0 drivers
v0x7ff31ee97c90_0 .net *"_ivl_68", 6 0, L_0x7ff31ee9cc80;  1 drivers
v0x7ff31ee97d20_0 .net *"_ivl_70", 2 0, L_0x7ff31ee9cd20;  1 drivers
v0x7ff31ee97db0_0 .net *"_ivl_81", 30 0, L_0x7ff31ee9dba0;  1 drivers
L_0x10bd395f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee97e40_0 .net *"_ivl_83", 0 0, L_0x10bd395f0;  1 drivers
v0x7ff31ee97ed0_0 .net "address", 31 0, v0x7ff31ee947e0_0;  1 drivers
v0x7ff31ee97fe0_0 .net "address_ID", 31 0, v0x7ff31ee90db0_0;  1 drivers
v0x7ff31ee98070_0 .net "branch_address", 31 0, L_0x7ff31ee9daa0;  1 drivers
v0x7ff31ee98140_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  1 drivers
v0x7ff31ee982d0_0 .net "data_memory_output", 31 0, L_0x7ff31ee9d220;  1 drivers
v0x7ff31ee98360_0 .net "data_memory_output_WB", 31 0, L_0x7ff31ee9afa0;  1 drivers
v0x7ff31ee983f0_0 .net "imm_gen_wire", 31 0, v0x7ff31ee91380_0;  1 drivers
v0x7ff31ee98480_0 .net "imm_gen_wire_EX", 31 0, L_0x7ff31ee99bb0;  1 drivers
v0x7ff31ee98510_0 .net "ins", 31 0, L_0x7ff31ee9b530;  1 drivers
v0x7ff31ee985a0_0 .net "ins_EX", 31 0, L_0x7ff31ee9a130;  1 drivers
v0x7ff31ee98650_0 .net "ins_ID", 31 0, v0x7ff31ee90ba0_0;  1 drivers
v0x7ff31ee98730_0 .net "ins_MEM", 31 0, L_0x7ff31ee9aad0;  1 drivers
v0x7ff31ee987c0_0 .net "ins_WB", 31 0, L_0x7ff31ee9b040;  1 drivers
v0x7ff31ee98870_0 .net "mux_wire", 31 0, L_0x7ff31ee9c470;  1 drivers
v0x7ff31ee98950_0 .net "new_address", 31 0, L_0x7ff31ee9b250;  1 drivers
v0x7ff31ee98a20_0 .net "read_data1", 31 0, L_0x7ff31ee9b970;  1 drivers
v0x7ff31ee98af0_0 .net "read_data1_EX", 31 0, L_0x7ff31ee99e20;  1 drivers
v0x7ff31ee98b80_0 .net "read_data2", 31 0, L_0x7ff31ee9bea0;  1 drivers
v0x7ff31ee98c50_0 .net "read_data2_EX", 31 0, L_0x7ff31ee99f00;  1 drivers
v0x7ff31ee98ce0_0 .net "read_data2_MEM", 31 0, L_0x7ff31ee9aa30;  1 drivers
v0x7ff31ee98d70_0 .net "rst_i", 0 0, v0x7ff31ee99090_0;  1 drivers
v0x7ff31ee98e20_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  1 drivers
v0x7ff31ee98eb0_0 .net "write_register", 31 0, L_0x7ff31ee9cbe0;  1 drivers
LS_0x7ff31ee995d0_0_0 .concat [ 32 32 32 32], v0x7ff31ee90ba0_0, v0x7ff31ee91380_0, L_0x7ff31ee9bea0, L_0x7ff31ee9b970;
LS_0x7ff31ee995d0_0_4 .concat [ 1 2 1 1], v0x7ff31ee8c6b0_0, v0x7ff31ee8c5f0_0, v0x7ff31ee8c890_0, v0x7ff31ee8c800_0;
LS_0x7ff31ee995d0_0_8 .concat [ 1 1 0 0], v0x7ff31ee8c960_0, v0x7ff31ee8cb50_0;
L_0x7ff31ee995d0 .concat [ 128 5 2 0], LS_0x7ff31ee995d0_0_0, LS_0x7ff31ee995d0_0_4, LS_0x7ff31ee995d0_0_8;
L_0x7ff31ee99870 .part v0x7ff31ee90250_0, 134, 1;
L_0x7ff31ee99950 .part v0x7ff31ee90250_0, 133, 1;
L_0x7ff31ee99a30 .part v0x7ff31ee90250_0, 132, 1;
L_0x7ff31ee99b10 .part v0x7ff31ee90250_0, 131, 1;
L_0x7ff31ee99c60 .part v0x7ff31ee90250_0, 129, 2;
L_0x7ff31ee99d00 .part v0x7ff31ee90250_0, 128, 1;
L_0x7ff31ee99e20 .part v0x7ff31ee90250_0, 96, 32;
L_0x7ff31ee99f00 .part v0x7ff31ee90250_0, 64, 32;
L_0x7ff31ee99bb0 .part v0x7ff31ee90250_0, 32, 32;
L_0x7ff31ee9a130 .part v0x7ff31ee90250_0, 0, 32;
LS_0x7ff31ee9a230_0_0 .concat [ 32 32 32 1], L_0x7ff31ee9a130, v0x7ff31ee939c0_0, v0x7ff31ee8ae50_0, L_0x7ff31ee99b10;
LS_0x7ff31ee9a230_0_4 .concat [ 1 1 1 0], L_0x7ff31ee99a30, L_0x7ff31ee99950, L_0x7ff31ee99870;
L_0x7ff31ee9a230 .concat [ 97 3 0 0], LS_0x7ff31ee9a230_0_0, LS_0x7ff31ee9a230_0_4;
L_0x7ff31ee9a3d0 .part v0x7ff31ee8ddd0_0, 99, 1;
L_0x7ff31ee9a520 .part v0x7ff31ee8ddd0_0, 98, 1;
L_0x7ff31ee9a5c0 .part v0x7ff31ee8ddd0_0, 97, 1;
L_0x7ff31ee9a720 .part v0x7ff31ee8ddd0_0, 96, 1;
L_0x7ff31ee9a880 .part v0x7ff31ee8ddd0_0, 64, 32;
L_0x7ff31ee9aa30 .part v0x7ff31ee8ddd0_0, 32, 32;
L_0x7ff31ee9aad0 .part v0x7ff31ee8ddd0_0, 0, 32;
LS_0x7ff31ee9ac10_0_0 .concat [ 32 32 32 1], L_0x7ff31ee9aad0, L_0x7ff31ee9d220, L_0x7ff31ee9a880, L_0x7ff31ee9a520;
LS_0x7ff31ee9ac10_0_4 .concat [ 1 0 0 0], L_0x7ff31ee9a3d0;
L_0x7ff31ee9ac10 .concat [ 97 1 0 0], LS_0x7ff31ee9ac10_0_0, LS_0x7ff31ee9ac10_0_4;
L_0x7ff31ee9acb0 .part v0x7ff31ee92050_0, 97, 1;
L_0x7ff31ee9ab70 .part v0x7ff31ee92050_0, 96, 1;
L_0x7ff31ee9ae00 .part v0x7ff31ee92050_0, 64, 32;
L_0x7ff31ee9afa0 .part v0x7ff31ee92050_0, 32, 32;
L_0x7ff31ee9b040 .part v0x7ff31ee92050_0, 0, 32;
L_0x7ff31ee9b1b0 .part v0x7ff31ee90ba0_0, 0, 7;
L_0x7ff31ee9c000 .part v0x7ff31ee90ba0_0, 15, 5;
L_0x7ff31ee9c180 .part v0x7ff31ee90ba0_0, 20, 5;
L_0x7ff31ee9c220 .part L_0x7ff31ee9b040, 7, 5;
L_0x7ff31ee9c5d0 .part L_0x7ff31ee9a130, 15, 5;
L_0x7ff31ee9c670 .part L_0x7ff31ee9a130, 20, 5;
L_0x7ff31ee9c890 .part L_0x7ff31ee9aad0, 7, 5;
L_0x7ff31ee9c300 .part L_0x7ff31ee9b040, 7, 5;
L_0x7ff31ee9cc80 .part L_0x7ff31ee9a130, 25, 7;
L_0x7ff31ee9cd20 .part L_0x7ff31ee9a130, 12, 3;
L_0x7ff31ee9c930 .concat [ 3 7 0 0], L_0x7ff31ee9cd20, L_0x7ff31ee9cc80;
L_0x7ff31ee9d340 .part L_0x7ff31ee9a130, 7, 5;
L_0x7ff31ee9cdc0 .part v0x7ff31ee90ba0_0, 15, 5;
L_0x7ff31ee9d510 .part v0x7ff31ee90ba0_0, 20, 5;
L_0x7ff31ee9dba0 .part v0x7ff31ee91380_0, 0, 31;
L_0x7ff31ee9dc40 .concat [ 1 31 0 0], L_0x10bd395f0, L_0x7ff31ee9dba0;
S_0x7ff31ee794b0 .scope module, "ALU" "ALU" 3 198, 4 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7ff31ee623c0_0 .net "ALUCtrl_i", 2 0, v0x7ff31ee8b1c0_0;  alias, 1 drivers
v0x7ff31ee8ab50_0 .net "Zero_o", 0 0, o0x10bd08038;  alias, 0 drivers
v0x7ff31ee8abf0_0 .net "data1_i", 31 0, v0x7ff31ee932d0_0;  alias, 1 drivers
v0x7ff31ee8acb0_0 .net "data2_i", 31 0, L_0x7ff31ee9c470;  alias, 1 drivers
v0x7ff31ee8ad60_0 .net "data_o", 31 0, v0x7ff31ee8ae50_0;  alias, 1 drivers
v0x7ff31ee8ae50_0 .var "tmp", 31 0;
E_0x7ff31ee6a4b0 .event edge, v0x7ff31ee623c0_0, v0x7ff31ee8acb0_0, v0x7ff31ee8abf0_0;
S_0x7ff31ee8af80 .scope module, "ALU_Control" "ALU_Control" 3 207, 5 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7ff31ee8b1c0_0 .var "ALUCtrl_o", 2 0;
v0x7ff31ee8b280_0 .net "ALUOp_i", 1 0, L_0x7ff31ee99c60;  alias, 1 drivers
v0x7ff31ee8b320_0 .net "funct_i", 9 0, L_0x7ff31ee9c930;  1 drivers
E_0x7ff31ee8b190 .event edge, v0x7ff31ee8b280_0, v0x7ff31ee8b320_0;
S_0x7ff31ee8b430 .scope module, "AND_Branch_Equality" "AND" 3 243, 6 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
P_0x7ff31ee8b5f0 .param/l "n" 0 6 10, +C4<00000000000000000000000000000001>;
L_0x7ff31ee9d930 .functor AND 1, v0x7ff31ee8c750_0, L_0x7ff31ee9d890, C4<1>, C4<1>;
v0x7ff31ee8b780_0 .net "data1_i", 0 0, v0x7ff31ee8c750_0;  alias, 1 drivers
v0x7ff31ee8b830_0 .net "data2_i", 0 0, L_0x7ff31ee9d890;  alias, 1 drivers
v0x7ff31ee8b8d0_0 .net "data_o", 0 0, L_0x7ff31ee9d930;  alias, 1 drivers
S_0x7ff31ee8b970 .scope module, "Add_PC" "Adder" 3 111, 7 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7ff31ee8bb80_0 .net "data1_in", 31 0, v0x7ff31ee947e0_0;  alias, 1 drivers
L_0x10bd39290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8bc40_0 .net "data2_in", 31 0, L_0x10bd39290;  1 drivers
v0x7ff31ee8bcf0_0 .net "data_o", 31 0, L_0x7ff31ee9b250;  alias, 1 drivers
L_0x7ff31ee9b250 .arith/sum 32, v0x7ff31ee947e0_0, L_0x10bd39290;
S_0x7ff31ee8be00 .scope module, "Add_PC_Imm" "Adder" 3 250, 7 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7ff31ee8c050_0 .net "data1_in", 31 0, L_0x7ff31ee9dc40;  1 drivers
v0x7ff31ee8c0f0_0 .net "data2_in", 31 0, v0x7ff31ee90db0_0;  alias, 1 drivers
v0x7ff31ee8c1a0_0 .net "data_o", 31 0, L_0x7ff31ee9daa0;  alias, 1 drivers
L_0x7ff31ee9daa0 .arith/sum 32, L_0x7ff31ee9dc40, v0x7ff31ee90db0_0;
S_0x7ff31ee8c2b0 .scope module, "Control" "Control" 3 98, 8 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7ff31ee8c5f0_0 .var "ALUOp_o", 1 0;
v0x7ff31ee8c6b0_0 .var "ALUSrc_o", 0 0;
v0x7ff31ee8c750_0 .var "Branch_o", 0 0;
v0x7ff31ee8c800_0 .var "MemRead_o", 0 0;
v0x7ff31ee8c890_0 .var "MemWrite_o", 0 0;
v0x7ff31ee8c960_0 .var "MemtoReg_o", 0 0;
v0x7ff31ee8ca00_0 .net "NoOp_i", 0 0, v0x7ff31ee8f7f0_0;  alias, 1 drivers
v0x7ff31ee8caa0_0 .net "Op_i", 6 0, L_0x7ff31ee9b1b0;  1 drivers
v0x7ff31ee8cb50_0 .var "RegWrite_o", 0 0;
E_0x7ff31ee8c5a0 .event edge, v0x7ff31ee8ca00_0, v0x7ff31ee8caa0_0;
S_0x7ff31ee8cd30 .scope module, "Data_Memory" "Data_Memory" 3 214, 9 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7ff31ee8cf70_0 .net "MemRead_i", 0 0, L_0x7ff31ee9a5c0;  alias, 1 drivers
v0x7ff31ee8d020_0 .net "MemWrite_i", 0 0, L_0x7ff31ee9a720;  alias, 1 drivers
v0x7ff31ee8d0c0_0 .net *"_ivl_0", 31 0, L_0x7ff31ee9cf20;  1 drivers
v0x7ff31ee8d180_0 .net *"_ivl_2", 31 0, L_0x7ff31ee9d0a0;  1 drivers
v0x7ff31ee8d230_0 .net *"_ivl_4", 29 0, L_0x7ff31ee9cfc0;  1 drivers
L_0x10bd394d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8d320_0 .net *"_ivl_6", 1 0, L_0x10bd394d0;  1 drivers
L_0x10bd39518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8d3d0_0 .net/2u *"_ivl_8", 31 0, L_0x10bd39518;  1 drivers
v0x7ff31ee8d480_0 .net "addr_i", 31 0, L_0x7ff31ee9a880;  alias, 1 drivers
v0x7ff31ee8d530_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee8d640_0 .net "data_i", 31 0, L_0x7ff31ee9aa30;  alias, 1 drivers
v0x7ff31ee8d6e0_0 .net "data_o", 31 0, L_0x7ff31ee9d220;  alias, 1 drivers
v0x7ff31ee8d790 .array "memory", 1023 0, 31 0;
E_0x7ff31ee8cf30 .event posedge, v0x7ff31ee8d530_0;
L_0x7ff31ee9cf20 .array/port v0x7ff31ee8d790, L_0x7ff31ee9d0a0;
L_0x7ff31ee9cfc0 .part L_0x7ff31ee9a880, 2, 30;
L_0x7ff31ee9d0a0 .concat [ 30 2 0 0], L_0x7ff31ee9cfc0, L_0x10bd394d0;
L_0x7ff31ee9d220 .functor MUXZ 32, L_0x10bd39518, L_0x7ff31ee9cf20, L_0x7ff31ee9a5c0, C4<>;
S_0x7ff31ee8d8c0 .scope module, "EX_MEM" "Pipeline_Register" 3 74, 10 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 100 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 100 "data_o";
P_0x7ff31ee8d2c0 .param/l "n" 0 10 22, +C4<00000000000000000000000001100100>;
v0x7ff31ee8dc80_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee8dd40_0 .net "data_i", 99 0, L_0x7ff31ee9a230;  1 drivers
v0x7ff31ee8ddd0_0 .var "data_o", 99 0;
L_0x10bd39128 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8de60_0 .net "flush_i", 0 0, L_0x10bd39128;  1 drivers
L_0x10bd39170 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8def0_0 .net "pc_i", 31 0, L_0x10bd39170;  1 drivers
v0x7ff31ee8dfc0_0 .var "pc_o", 31 0;
L_0x10bd390e0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8e060_0 .net "stall_i", 0 0, L_0x10bd390e0;  1 drivers
v0x7ff31ee8e100_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  alias, 1 drivers
E_0x7ff31ee8c920 .event posedge, v0x7ff31ee8e100_0;
S_0x7ff31ee8e260 .scope module, "Equality_Compare" "Equal" 3 236, 11 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x7ff31ee8e4f0_0 .net *"_ivl_0", 0 0, L_0x7ff31ee9d3e0;  1 drivers
L_0x10bd39560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8e580_0 .net/2s *"_ivl_2", 1 0, L_0x10bd39560;  1 drivers
L_0x10bd395a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee8e610_0 .net/2s *"_ivl_4", 1 0, L_0x10bd395a8;  1 drivers
v0x7ff31ee8e6a0_0 .net *"_ivl_6", 1 0, L_0x7ff31ee9d7f0;  1 drivers
v0x7ff31ee8e740_0 .net "data1_i", 31 0, L_0x7ff31ee9b970;  alias, 1 drivers
v0x7ff31ee8e830_0 .net "data2_i", 31 0, L_0x7ff31ee9bea0;  alias, 1 drivers
v0x7ff31ee8e8e0_0 .net "result_o", 0 0, L_0x7ff31ee9d890;  alias, 1 drivers
L_0x7ff31ee9d3e0 .cmp/eq 32, L_0x7ff31ee9b970, L_0x7ff31ee9bea0;
L_0x7ff31ee9d7f0 .functor MUXZ 2, L_0x10bd395a8, L_0x10bd39560, L_0x7ff31ee9d3e0, C4<>;
L_0x7ff31ee9d890 .part L_0x7ff31ee9d7f0, 0, 1;
S_0x7ff31ee8e9b0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 172, 12 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "EX_rs1_i";
    .port_info 2 /INPUT 5 "EX_rs2_i";
    .port_info 3 /INPUT 1 "MEM_RegWrite_i";
    .port_info 4 /INPUT 5 "MEM_Rd_i";
    .port_info 5 /INPUT 1 "WB_RegWrite_i";
    .port_info 6 /INPUT 5 "WB_Rd_i";
    .port_info 7 /OUTPUT 2 "ForwardA_o";
    .port_info 8 /OUTPUT 2 "ForwardB_o";
    .port_info 9 /NODIR 0 "";
v0x7ff31ee8ed20_0 .net "EX_rs1_i", 4 0, L_0x7ff31ee9c5d0;  1 drivers
v0x7ff31ee8ede0_0 .net "EX_rs2_i", 4 0, L_0x7ff31ee9c670;  1 drivers
v0x7ff31ee8ee80_0 .var "ForwardA_o", 1 0;
v0x7ff31ee8ef30_0 .var "ForwardB_o", 1 0;
v0x7ff31ee8efe0_0 .net "MEM_Rd_i", 4 0, L_0x7ff31ee9c890;  1 drivers
v0x7ff31ee8f0d0_0 .net "MEM_RegWrite_i", 0 0, L_0x7ff31ee9a3d0;  alias, 1 drivers
v0x7ff31ee8f170_0 .net "WB_Rd_i", 4 0, L_0x7ff31ee9c300;  1 drivers
v0x7ff31ee8f220_0 .net "WB_RegWrite_i", 0 0, L_0x7ff31ee9acb0;  alias, 1 drivers
v0x7ff31ee8f2c0_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
E_0x7ff31ee8ecb0/0 .event edge, v0x7ff31ee8f0d0_0, v0x7ff31ee8efe0_0, v0x7ff31ee8ed20_0, v0x7ff31ee8f220_0;
E_0x7ff31ee8ecb0/1 .event edge, v0x7ff31ee8f170_0, v0x7ff31ee8ede0_0;
E_0x7ff31ee8ecb0 .event/or E_0x7ff31ee8ecb0/0, E_0x7ff31ee8ecb0/1;
S_0x7ff31ee8f490 .scope module, "Hazard_Detection" "Hazard_Detection" 3 224, 13 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RDaddr_EX_i";
    .port_info 1 /INPUT 5 "RS1addr_ID_i";
    .port_info 2 /INPUT 5 "RS2addr_ID_i";
    .port_info 3 /INPUT 1 "RegWrite_EX_i";
    .port_info 4 /INPUT 1 "MemRead_EX_i";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "Stall_o";
    .port_info 7 /OUTPUT 1 "NoOp_o";
v0x7ff31ee8f750_0 .net "MemRead_EX_i", 0 0, L_0x7ff31ee99a30;  alias, 1 drivers
v0x7ff31ee8f7f0_0 .var "NoOp_o", 0 0;
v0x7ff31ee8f8b0_0 .var "PCWrite_o", 0 0;
v0x7ff31ee8f960_0 .net "RDaddr_EX_i", 4 0, L_0x7ff31ee9d340;  1 drivers
v0x7ff31ee8f9f0_0 .net "RS1addr_ID_i", 4 0, L_0x7ff31ee9cdc0;  1 drivers
v0x7ff31ee8fae0_0 .net "RS2addr_ID_i", 4 0, L_0x7ff31ee9d510;  1 drivers
v0x7ff31ee8fb90_0 .net "RegWrite_EX_i", 0 0, L_0x7ff31ee99870;  alias, 1 drivers
v0x7ff31ee8fc30_0 .var "Stall_o", 0 0;
E_0x7ff31ee8f700 .event edge, v0x7ff31ee8fae0_0, v0x7ff31ee8f9f0_0, v0x7ff31ee8f960_0;
S_0x7ff31ee8fd90 .scope module, "ID_EX" "Pipeline_Register" 3 62, 10 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 135 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 135 "data_o";
P_0x7ff31ee8f600 .param/l "n" 0 10 22, +C4<00000000000000000000000010000111>;
v0x7ff31ee90110_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee901b0_0 .net "data_i", 134 0, L_0x7ff31ee995d0;  1 drivers
v0x7ff31ee90250_0 .var "data_o", 134 0;
L_0x10bd39050 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee902e0_0 .net "flush_i", 0 0, L_0x10bd39050;  1 drivers
L_0x10bd39098 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee90370_0 .net "pc_i", 31 0, L_0x10bd39098;  1 drivers
v0x7ff31ee90440_0 .var "pc_o", 31 0;
L_0x10bd39008 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee904e0_0 .net "stall_i", 0 0, L_0x10bd39008;  1 drivers
v0x7ff31ee90580_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  alias, 1 drivers
S_0x7ff31ee906c0 .scope module, "IF_ID" "Pipeline_Register" 3 50, 10 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 32 "data_o";
P_0x7ff31ee90010 .param/l "n" 0 10 22, +C4<00000000000000000000000000100000>;
v0x7ff31ee90a60_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee90b00_0 .net "data_i", 31 0, L_0x7ff31ee9b530;  alias, 1 drivers
v0x7ff31ee90ba0_0 .var "data_o", 31 0;
v0x7ff31ee90c30_0 .net "flush_i", 0 0, L_0x7ff31ee9d930;  alias, 1 drivers
v0x7ff31ee90ce0_0 .net "pc_i", 31 0, v0x7ff31ee947e0_0;  alias, 1 drivers
v0x7ff31ee90db0_0 .var "pc_o", 31 0;
v0x7ff31ee90e60_0 .net "stall_i", 0 0, v0x7ff31ee8fc30_0;  alias, 1 drivers
v0x7ff31ee90f10_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  alias, 1 drivers
S_0x7ff31ee91080 .scope module, "Imm_Gen" "Imm_Gen" 3 192, 14 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7ff31ee912b0_0 .net "data_i", 31 0, v0x7ff31ee90ba0_0;  alias, 1 drivers
v0x7ff31ee91380_0 .var "data_o", 31 0;
E_0x7ff31ee91270 .event edge, v0x7ff31ee90ba0_0;
S_0x7ff31ee91410 .scope module, "Instruction_Memory" "Instruction_Memory" 3 128, 15 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7ff31ee9b530 .functor BUFZ 32, L_0x7ff31ee9b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff31ee91600_0 .net *"_ivl_0", 31 0, L_0x7ff31ee9b350;  1 drivers
v0x7ff31ee916c0_0 .net *"_ivl_2", 31 0, L_0x7ff31ee9b490;  1 drivers
v0x7ff31ee91770_0 .net *"_ivl_4", 29 0, L_0x7ff31ee9b3f0;  1 drivers
L_0x10bd392d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee91830_0 .net *"_ivl_6", 1 0, L_0x10bd392d8;  1 drivers
v0x7ff31ee918e0_0 .net "addr_i", 31 0, v0x7ff31ee947e0_0;  alias, 1 drivers
v0x7ff31ee91a00_0 .net "instr_o", 31 0, L_0x7ff31ee9b530;  alias, 1 drivers
v0x7ff31ee91a90 .array "memory", 255 0, 31 0;
L_0x7ff31ee9b350 .array/port v0x7ff31ee91a90, L_0x7ff31ee9b490;
L_0x7ff31ee9b3f0 .part v0x7ff31ee947e0_0, 2, 30;
L_0x7ff31ee9b490 .concat [ 30 2 0 0], L_0x7ff31ee9b3f0, L_0x10bd392d8;
S_0x7ff31ee91b40 .scope module, "MEM_WB" "Pipeline_Register" 3 86, 10 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 98 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 98 "data_o";
P_0x7ff31ee91d00 .param/l "n" 0 10 22, +C4<00000000000000000000000001100010>;
v0x7ff31ee91f20_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee91fb0_0 .net "data_i", 97 0, L_0x7ff31ee9ac10;  1 drivers
v0x7ff31ee92050_0 .var "data_o", 97 0;
L_0x10bd39200 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee920e0_0 .net "flush_i", 0 0, L_0x10bd39200;  1 drivers
L_0x10bd39248 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee92170_0 .net "pc_i", 31 0, L_0x10bd39248;  1 drivers
v0x7ff31ee92240_0 .var "pc_o", 31 0;
L_0x10bd391b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee922e0_0 .net "stall_i", 0 0, L_0x10bd391b8;  1 drivers
v0x7ff31ee92380_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  alias, 1 drivers
S_0x7ff31ee924d0 .scope module, "MUX_ALUSrc" "MUX32" 3 164, 16 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ff31ee927f0_0 .net *"_ivl_0", 31 0, L_0x7ff31ee9b0e0;  1 drivers
L_0x10bd393b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee92880_0 .net *"_ivl_3", 30 0, L_0x10bd393b0;  1 drivers
L_0x10bd393f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee92910_0 .net/2u *"_ivl_4", 31 0, L_0x10bd393f8;  1 drivers
v0x7ff31ee929a0_0 .net *"_ivl_6", 0 0, L_0x7ff31ee9c0e0;  1 drivers
v0x7ff31ee92a30_0 .net "data1_i", 31 0, v0x7ff31ee939c0_0;  alias, 1 drivers
v0x7ff31ee92b00_0 .net "data2_i", 31 0, L_0x7ff31ee99bb0;  alias, 1 drivers
v0x7ff31ee92ba0_0 .net "data_o", 31 0, L_0x7ff31ee9c470;  alias, 1 drivers
v0x7ff31ee92c40_0 .net "select_i", 0 0, L_0x7ff31ee99d00;  alias, 1 drivers
L_0x7ff31ee9b0e0 .concat [ 1 31 0 0], L_0x7ff31ee99d00, L_0x10bd393b0;
L_0x7ff31ee9c0e0 .cmp/eq 32, L_0x7ff31ee9b0e0, L_0x10bd393f8;
L_0x7ff31ee9c470 .functor MUXZ 32, v0x7ff31ee939c0_0, L_0x7ff31ee99bb0, L_0x7ff31ee9c0e0, C4<>;
S_0x7ff31ee92d30 .scope module, "MUX_ForwardA" "MUX_Forwarding" 3 146, 17 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 2 "Forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7ff31ee92fe0_0 .net "Forward_i", 1 0, v0x7ff31ee8ee80_0;  alias, 1 drivers
v0x7ff31ee930b0_0 .net "data00_i", 31 0, L_0x7ff31ee99e20;  alias, 1 drivers
v0x7ff31ee93150_0 .net "data01_i", 31 0, L_0x7ff31ee9cbe0;  alias, 1 drivers
v0x7ff31ee93210_0 .net "data10_i", 31 0, L_0x7ff31ee9a880;  alias, 1 drivers
v0x7ff31ee932d0_0 .var "data_o", 31 0;
E_0x7ff31ee92fa0 .event edge, v0x7ff31ee8ee80_0, v0x7ff31ee930b0_0, v0x7ff31ee8d480_0, v0x7ff31ee93150_0;
S_0x7ff31ee93410 .scope module, "MUX_ForwardB" "MUX_Forwarding" 3 155, 17 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 2 "Forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7ff31ee936b0_0 .net "Forward_i", 1 0, v0x7ff31ee8ef30_0;  alias, 1 drivers
v0x7ff31ee93780_0 .net "data00_i", 31 0, L_0x7ff31ee99f00;  alias, 1 drivers
v0x7ff31ee93820_0 .net "data01_i", 31 0, L_0x7ff31ee9cbe0;  alias, 1 drivers
v0x7ff31ee938f0_0 .net "data10_i", 31 0, L_0x7ff31ee9a880;  alias, 1 drivers
v0x7ff31ee939c0_0 .var "data_o", 31 0;
E_0x7ff31ee93650 .event edge, v0x7ff31ee8ef30_0, v0x7ff31ee93780_0, v0x7ff31ee8d480_0, v0x7ff31ee93150_0;
S_0x7ff31ee93af0 .scope module, "MUX_PCSrc" "MUX32" 3 256, 16 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ff31ee93d30_0 .net *"_ivl_0", 31 0, L_0x7ff31ee9d6b0;  1 drivers
L_0x10bd39638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee93df0_0 .net *"_ivl_3", 30 0, L_0x10bd39638;  1 drivers
L_0x10bd39680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee93e90_0 .net/2u *"_ivl_4", 31 0, L_0x10bd39680;  1 drivers
v0x7ff31ee93f30_0 .net *"_ivl_6", 0 0, L_0x7ff31ee9de70;  1 drivers
v0x7ff31ee93fd0_0 .net "data1_i", 31 0, L_0x7ff31ee9b250;  alias, 1 drivers
v0x7ff31ee940b0_0 .net "data2_i", 31 0, L_0x7ff31ee9daa0;  alias, 1 drivers
v0x7ff31ee94160_0 .net "data_o", 31 0, L_0x7ff31ee9df50;  alias, 1 drivers
v0x7ff31ee94200_0 .net "select_i", 0 0, L_0x7ff31ee9d930;  alias, 1 drivers
L_0x7ff31ee9d6b0 .concat [ 1 31 0 0], L_0x7ff31ee9d930, L_0x10bd39638;
L_0x7ff31ee9de70 .cmp/eq 32, L_0x7ff31ee9d6b0, L_0x10bd39680;
L_0x7ff31ee9df50 .functor MUXZ 32, L_0x7ff31ee9b250, L_0x7ff31ee9daa0, L_0x7ff31ee9de70, C4<>;
S_0x7ff31ee94310 .scope module, "PC" "PC" 3 118, 18 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7ff31ee945e0_0 .net "PCWrite_i", 0 0, v0x7ff31ee8f8b0_0;  alias, 1 drivers
v0x7ff31ee94680_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee94710_0 .net "pc_i", 31 0, L_0x7ff31ee9df50;  alias, 1 drivers
v0x7ff31ee947e0_0 .var "pc_o", 31 0;
v0x7ff31ee94870_0 .net "rst_i", 0 0, v0x7ff31ee99090_0;  alias, 1 drivers
v0x7ff31ee94940_0 .net "start_i", 0 0, v0x7ff31ee99160_0;  alias, 1 drivers
E_0x7ff31ee94590 .event posedge, v0x7ff31ee94870_0, v0x7ff31ee8d530_0;
S_0x7ff31ee94ac0 .scope module, "REG_WRISrc" "MUX32" 3 185, 16 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ff31ee94ce0_0 .net *"_ivl_0", 31 0, L_0x7ff31ee9c790;  1 drivers
L_0x10bd39440 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee94d80_0 .net *"_ivl_3", 30 0, L_0x10bd39440;  1 drivers
L_0x10bd39488 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee94e20_0 .net/2u *"_ivl_4", 31 0, L_0x10bd39488;  1 drivers
v0x7ff31ee94ec0_0 .net *"_ivl_6", 0 0, L_0x7ff31ee9cb40;  1 drivers
v0x7ff31ee94f60_0 .net "data1_i", 31 0, L_0x7ff31ee9ae00;  alias, 1 drivers
v0x7ff31ee95050_0 .net "data2_i", 31 0, L_0x7ff31ee9afa0;  alias, 1 drivers
v0x7ff31ee95100_0 .net "data_o", 31 0, L_0x7ff31ee9cbe0;  alias, 1 drivers
v0x7ff31ee951e0_0 .net "select_i", 0 0, L_0x7ff31ee9ab70;  alias, 1 drivers
L_0x7ff31ee9c790 .concat [ 1 31 0 0], L_0x7ff31ee9ab70, L_0x10bd39440;
L_0x7ff31ee9cb40 .cmp/eq 32, L_0x7ff31ee9c790, L_0x10bd39488;
L_0x7ff31ee9cbe0 .functor MUXZ 32, L_0x7ff31ee9ae00, L_0x7ff31ee9afa0, L_0x7ff31ee9cb40, C4<>;
S_0x7ff31ee952a0 .scope module, "Registers" "Registers" 3 134, 19 1 0, S_0x7ff31ee71d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7ff31ee9b680 .functor AND 1, L_0x7ff31ee9b5e0, L_0x7ff31ee9acb0, C4<1>, C4<1>;
L_0x7ff31ee9bbb0 .functor AND 1, L_0x7ff31ee9bad0, L_0x7ff31ee9acb0, C4<1>, C4<1>;
v0x7ff31ee95560_0 .net "RDaddr_i", 4 0, L_0x7ff31ee9c220;  1 drivers
v0x7ff31ee95620_0 .net "RDdata_i", 31 0, L_0x7ff31ee9cbe0;  alias, 1 drivers
v0x7ff31ee956c0_0 .net "RS1addr_i", 4 0, L_0x7ff31ee9c000;  1 drivers
v0x7ff31ee95760_0 .net "RS1data_o", 31 0, L_0x7ff31ee9b970;  alias, 1 drivers
v0x7ff31ee95820_0 .net "RS2addr_i", 4 0, L_0x7ff31ee9c180;  1 drivers
v0x7ff31ee95900_0 .net "RS2data_o", 31 0, L_0x7ff31ee9bea0;  alias, 1 drivers
v0x7ff31ee959a0_0 .net "RegWrite_i", 0 0, L_0x7ff31ee9acb0;  alias, 1 drivers
v0x7ff31ee95a50_0 .net *"_ivl_0", 0 0, L_0x7ff31ee9b5e0;  1 drivers
v0x7ff31ee95ae0_0 .net *"_ivl_12", 0 0, L_0x7ff31ee9bad0;  1 drivers
v0x7ff31ee95bf0_0 .net *"_ivl_15", 0 0, L_0x7ff31ee9bbb0;  1 drivers
v0x7ff31ee95c90_0 .net *"_ivl_16", 31 0, L_0x7ff31ee9bc60;  1 drivers
v0x7ff31ee95d40_0 .net *"_ivl_18", 6 0, L_0x7ff31ee9bd00;  1 drivers
L_0x10bd39368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee95df0_0 .net *"_ivl_21", 1 0, L_0x10bd39368;  1 drivers
v0x7ff31ee95ea0_0 .net *"_ivl_3", 0 0, L_0x7ff31ee9b680;  1 drivers
v0x7ff31ee95f40_0 .net *"_ivl_4", 31 0, L_0x7ff31ee9b7b0;  1 drivers
v0x7ff31ee95ff0_0 .net *"_ivl_6", 6 0, L_0x7ff31ee9b850;  1 drivers
L_0x10bd39320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff31ee960a0_0 .net *"_ivl_9", 1 0, L_0x10bd39320;  1 drivers
v0x7ff31ee96230_0 .net "clk_i", 0 0, v0x7ff31ee99000_0;  alias, 1 drivers
v0x7ff31ee962c0 .array/s "register", 31 0, 31 0;
L_0x7ff31ee9b5e0 .cmp/eq 5, L_0x7ff31ee9c000, L_0x7ff31ee9c220;
L_0x7ff31ee9b7b0 .array/port v0x7ff31ee962c0, L_0x7ff31ee9b850;
L_0x7ff31ee9b850 .concat [ 5 2 0 0], L_0x7ff31ee9c000, L_0x10bd39320;
L_0x7ff31ee9b970 .functor MUXZ 32, L_0x7ff31ee9b7b0, L_0x7ff31ee9cbe0, L_0x7ff31ee9b680, C4<>;
L_0x7ff31ee9bad0 .cmp/eq 5, L_0x7ff31ee9c180, L_0x7ff31ee9c220;
L_0x7ff31ee9bc60 .array/port v0x7ff31ee962c0, L_0x7ff31ee9bd00;
L_0x7ff31ee9bd00 .concat [ 5 2 0 0], L_0x7ff31ee9c180, L_0x10bd39368;
L_0x7ff31ee9bea0 .functor MUXZ 32, L_0x7ff31ee9bc60, L_0x7ff31ee9cbe0, L_0x7ff31ee9bbb0, C4<>;
    .scope S_0x7ff31ee906c0;
T_0 ;
    %wait E_0x7ff31ee8c920;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff31ee90ba0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff31ee906c0;
T_1 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee90c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff31ee90ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff31ee90e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7ff31ee90ba0_0;
    %assign/vec4 v0x7ff31ee90ba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff31ee90b00_0;
    %assign/vec4 v0x7ff31ee90ba0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7ff31ee90ce0_0;
    %assign/vec4 v0x7ff31ee90db0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff31ee8fd90;
T_2 ;
    %wait E_0x7ff31ee8c920;
    %pushi/vec4 0, 0, 135;
    %assign/vec4 v0x7ff31ee90250_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff31ee8fd90;
T_3 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee902e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 135;
    %assign/vec4 v0x7ff31ee90250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff31ee904e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7ff31ee90250_0;
    %assign/vec4 v0x7ff31ee90250_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ff31ee901b0_0;
    %assign/vec4 v0x7ff31ee90250_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x7ff31ee90370_0;
    %assign/vec4 v0x7ff31ee90440_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff31ee8d8c0;
T_4 ;
    %wait E_0x7ff31ee8c920;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x7ff31ee8ddd0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff31ee8d8c0;
T_5 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee8de60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x7ff31ee8ddd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff31ee8e060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7ff31ee8ddd0_0;
    %assign/vec4 v0x7ff31ee8ddd0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ff31ee8dd40_0;
    %assign/vec4 v0x7ff31ee8ddd0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x7ff31ee8def0_0;
    %assign/vec4 v0x7ff31ee8dfc0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff31ee91b40;
T_6 ;
    %wait E_0x7ff31ee8c920;
    %pushi/vec4 0, 0, 98;
    %assign/vec4 v0x7ff31ee92050_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff31ee91b40;
T_7 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee920e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 98;
    %assign/vec4 v0x7ff31ee92050_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ff31ee922e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7ff31ee92050_0;
    %assign/vec4 v0x7ff31ee92050_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7ff31ee91fb0_0;
    %assign/vec4 v0x7ff31ee92050_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x7ff31ee92170_0;
    %assign/vec4 v0x7ff31ee92240_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff31ee8c2b0;
T_8 ;
    %wait E_0x7ff31ee8c5a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8cb50_0, 0, 1;
    %load/vec4 v0x7ff31ee8ca00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8cb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff31ee8caa0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ff31ee8caa0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7ff31ee8caa0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c800_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7ff31ee8caa0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8cb50_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7ff31ee8caa0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee8c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8cb50_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff31ee8c5f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee8c6b0_0, 0, 1;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff31ee94310;
T_9 ;
    %wait E_0x7ff31ee94590;
    %load/vec4 v0x7ff31ee94870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff31ee947e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff31ee945e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ff31ee94940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ff31ee94710_0;
    %assign/vec4 v0x7ff31ee947e0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7ff31ee947e0_0;
    %assign/vec4 v0x7ff31ee947e0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff31ee952a0;
T_10 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee959a0_0;
    %load/vec4 v0x7ff31ee95560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ff31ee95620_0;
    %load/vec4 v0x7ff31ee95560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff31ee962c0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff31ee92d30;
T_11 ;
    %wait E_0x7ff31ee92fa0;
    %load/vec4 v0x7ff31ee92fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7ff31ee930b0_0;
    %store/vec4 v0x7ff31ee932d0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7ff31ee93210_0;
    %store/vec4 v0x7ff31ee932d0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7ff31ee93150_0;
    %store/vec4 v0x7ff31ee932d0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff31ee93410;
T_12 ;
    %wait E_0x7ff31ee93650;
    %load/vec4 v0x7ff31ee936b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7ff31ee93780_0;
    %store/vec4 v0x7ff31ee939c0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7ff31ee938f0_0;
    %store/vec4 v0x7ff31ee939c0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ff31ee93820_0;
    %store/vec4 v0x7ff31ee939c0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff31ee8e9b0;
T_13 ;
    %wait E_0x7ff31ee8ecb0;
    %load/vec4 v0x7ff31ee8f0d0_0;
    %load/vec4 v0x7ff31ee8efe0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff31ee8efe0_0;
    %load/vec4 v0x7ff31ee8ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff31ee8ee80_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff31ee8f220_0;
    %load/vec4 v0x7ff31ee8f170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff31ee8f170_0;
    %load/vec4 v0x7ff31ee8ed20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff31ee8ee80_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff31ee8ee80_0, 0;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x7ff31ee8f0d0_0;
    %load/vec4 v0x7ff31ee8efe0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff31ee8efe0_0;
    %load/vec4 v0x7ff31ee8ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff31ee8ef30_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7ff31ee8f220_0;
    %load/vec4 v0x7ff31ee8f170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff31ee8f170_0;
    %load/vec4 v0x7ff31ee8ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff31ee8ef30_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff31ee8ef30_0, 0;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff31ee91080;
T_14 ;
    %wait E_0x7ff31ee91270;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff31ee91380_0, 0, 32;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff31ee91380_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff31ee912b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7ff31ee91380_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff31ee794b0;
T_15 ;
    %wait E_0x7ff31ee6a4b0;
    %load/vec4 v0x7ff31ee623c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %and;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %xor;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %ix/getv 4, v0x7ff31ee8acb0_0;
    %shiftl 4;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %add;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %sub;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %mul;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %add;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x7ff31ee8abf0_0;
    %load/vec4 v0x7ff31ee8acb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7ff31ee8ae50_0, 0, 32;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff31ee8af80;
T_16 ;
    %wait E_0x7ff31ee8b190;
    %load/vec4 v0x7ff31ee8b280_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7ff31ee8b320_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ff31ee8b280_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.5, 4;
    %load/vec4 v0x7ff31ee8b320_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x7ff31ee8b280_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.14, 4;
    %load/vec4 v0x7ff31ee8b320_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %jmp T_16.18;
T_16.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.18;
T_16.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff31ee8b1c0_0, 0, 3;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
T_16.14 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff31ee8cd30;
T_17 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee8d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7ff31ee8d640_0;
    %load/vec4 v0x7ff31ee8d480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff31ee8d790, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff31ee8f490;
T_18 ;
    %wait E_0x7ff31ee8f700;
    %load/vec4 v0x7ff31ee8f750_0;
    %load/vec4 v0x7ff31ee8f960_0;
    %load/vec4 v0x7ff31ee8f9f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff31ee8f960_0;
    %load/vec4 v0x7ff31ee8fae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff31ee8f8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff31ee8fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff31ee8f7f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff31ee8f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff31ee8fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff31ee8f7f0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff31ee49c20;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7ff31ee99000_0;
    %inv;
    %store/vec4 v0x7ff31ee99000_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff31ee49c20;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee991f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee99490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee99280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7ff31ee99350_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff31ee99350_0;
    %store/vec4a v0x7ff31ee91a90, 4, 0;
    %load/vec4 v0x7ff31ee99350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7ff31ee99350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff31ee99350_0;
    %store/vec4a v0x7ff31ee8d790, 4, 0;
    %load/vec4 v0x7ff31ee99350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff31ee8d790, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7ff31ee99350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff31ee99350_0;
    %store/vec4a v0x7ff31ee962c0, 4, 0;
    %load/vec4 v0x7ff31ee99350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee99350_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff31ee90ba0_0, 0, 32;
    %pushi/vec4 0, 0, 135;
    %store/vec4 v0x7ff31ee90250_0, 0, 135;
    %pushi/vec4 0, 0, 100;
    %store/vec4 v0x7ff31ee8ddd0_0, 0, 100;
    %pushi/vec4 0, 0, 98;
    %store/vec4 v0x7ff31ee92050_0, 0, 98;
    %vpi_call 2 53 "$readmemb", "instruction_4.txt", v0x7ff31ee91a90 {0 0 0};
    %vpi_func 2 57 "$fopen" 32, "output_4.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ff31ee993e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee99000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee99090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee99160_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff31ee99090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff31ee99160_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7ff31ee49c20;
T_21 ;
    %wait E_0x7ff31ee8cf30;
    %load/vec4 v0x7ff31ee991f0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 76 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7ff31ee8fc30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff31ee8c750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7ff31ee99490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee99490_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7ff31ee96a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7ff31ee99280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee99280_0, 0, 32;
T_21.4 ;
    %vpi_call 2 87 "$fdisplay", v0x7ff31ee993e0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7ff31ee991f0_0, v0x7ff31ee99160_0, v0x7ff31ee99490_0, v0x7ff31ee99280_0, v0x7ff31ee947e0_0 {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x7ff31ee993e0_0, "Registers" {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7ff31ee993e0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7ff31ee962c0, 0>, &A<v0x7ff31ee962c0, 8>, &A<v0x7ff31ee962c0, 16>, &A<v0x7ff31ee962c0, 24> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7ff31ee993e0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7ff31ee962c0, 1>, &A<v0x7ff31ee962c0, 9>, &A<v0x7ff31ee962c0, 17>, &A<v0x7ff31ee962c0, 25> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7ff31ee993e0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7ff31ee962c0, 2>, &A<v0x7ff31ee962c0, 10>, &A<v0x7ff31ee962c0, 18>, &A<v0x7ff31ee962c0, 26> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7ff31ee993e0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7ff31ee962c0, 3>, &A<v0x7ff31ee962c0, 11>, &A<v0x7ff31ee962c0, 19>, &A<v0x7ff31ee962c0, 27> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7ff31ee993e0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7ff31ee962c0, 4>, &A<v0x7ff31ee962c0, 12>, &A<v0x7ff31ee962c0, 20>, &A<v0x7ff31ee962c0, 28> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7ff31ee993e0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7ff31ee962c0, 5>, &A<v0x7ff31ee962c0, 13>, &A<v0x7ff31ee962c0, 21>, &A<v0x7ff31ee962c0, 29> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7ff31ee993e0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7ff31ee962c0, 6>, &A<v0x7ff31ee962c0, 14>, &A<v0x7ff31ee962c0, 22>, &A<v0x7ff31ee962c0, 30> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7ff31ee993e0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7ff31ee962c0, 7>, &A<v0x7ff31ee962c0, 15>, &A<v0x7ff31ee962c0, 23>, &A<v0x7ff31ee962c0, 31> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x00 = %10d", &A<v0x7ff31ee8d790, 0> {0 0 0};
    %vpi_call 2 104 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x04 = %10d", &A<v0x7ff31ee8d790, 1> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x08 = %10d", &A<v0x7ff31ee8d790, 2> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x0C = %10d", &A<v0x7ff31ee8d790, 3> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x10 = %10d", &A<v0x7ff31ee8d790, 4> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x14 = %10d", &A<v0x7ff31ee8d790, 5> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x18 = %10d", &A<v0x7ff31ee8d790, 6> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7ff31ee993e0_0, "Data Memory: 0x1C = %10d", &A<v0x7ff31ee8d790, 7> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7ff31ee993e0_0, "\012" {0 0 0};
    %load/vec4 v0x7ff31ee991f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff31ee991f0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALUControl.v";
    "AND.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "Pipeline_Register.v";
    "Equal.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX_Forwarding.v";
    "PC.v";
    "Registers.v";
