Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed May  9 11:44:34 2018
| Host             : legolas running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.086        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.360        |
| Device Static (W)        | 0.726        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.0         |
| Junction Temperature (C) | 29.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |        3 |       --- |             --- |
| CLB Logic                |     0.033 |    49459 |       --- |             --- |
|   LUT as Logic           |     0.025 |    17347 |    274080 |            6.33 |
|   Register               |     0.004 |    26700 |    548160 |            4.87 |
|   CARRY8                 |     0.002 |     1021 |     34260 |            2.98 |
|   LUT as Shift Register  |     0.001 |      292 |    144000 |            0.20 |
|   LUT as Distributed RAM |    <0.001 |       56 |    144000 |            0.04 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      479 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      407 |    274080 |            0.15 |
| Signals                  |     0.054 |    47322 |       --- |             --- |
| Block RAM                |     0.007 |        2 |       912 |            0.22 |
| DSPs                     |     0.034 |      192 |      2520 |            7.62 |
| PS8                      |     3.188 |        1 |       --- |             --- |
| Static Power             |     0.726 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.627 |          |           |                 |
| Total                    |     4.086 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.405 |       0.201 |      0.204 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.004 |       0.001 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.480 |       1.444 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.336 |       0.329 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.007 |       0.007 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                  |     3.360 |
|   design_1_i                                                                      |     3.360 |
|     ChenIDct_0                                                                    |     0.067 |
|       inst                                                                        |     0.067 |
|         ChenIDct_BUS_CTRL_s_axi_U                                                 |    <0.001 |
|         ChenIDct_BUS_SRC_DST_m_axi_U                                              |     0.016 |
|           bus_read                                                                |     0.009 |
|             buff_rdata                                                            |     0.003 |
|             fifo_rctl                                                             |    <0.001 |
|             fifo_rreq                                                             |    <0.001 |
|             rs_rdata                                                              |     0.003 |
|             rs_rreq                                                               |    <0.001 |
|           bus_write                                                               |     0.007 |
|             buff_wdata                                                            |     0.003 |
|             bus_equal_gen.fifo_burst                                              |    <0.001 |
|             fifo_resp                                                             |    <0.001 |
|             fifo_resp_to_user                                                     |     0.001 |
|             fifo_wreq                                                             |    <0.001 |
|             rs_wreq                                                               |    <0.001 |
|           wreq_throttl                                                            |    <0.001 |
|         ChenIDct_mul_10nsdEe_U11                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U13                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U14                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U15                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U16                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U19                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U21                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U22                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U23                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U27                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U29                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U3                                                   |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U30                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U31                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U32                                                  |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U5                                                   |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U6                                                   |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10nsdEe_U7                                                   |    <0.001 |
|           ChenIDct_mul_10nsdEe_MulnS_2_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U10                                                  |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U18                                                  |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U2                                                   |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U20                                                  |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U26                                                  |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_10s_cud_U4                                                   |    <0.001 |
|           ChenIDct_mul_10s_cud_MulnS_1_U                                          |    <0.001 |
|         ChenIDct_mul_8ns_bkb_U1                                                   |    <0.001 |
|           ChenIDct_mul_8ns_bkb_MulnS_0_U                                          |    <0.001 |
|         ChenIDct_mul_8ns_bkb_U17                                                  |    <0.001 |
|           ChenIDct_mul_8ns_bkb_MulnS_0_U                                          |    <0.001 |
|         ChenIDct_mul_8ns_bkb_U24                                                  |    <0.001 |
|           ChenIDct_mul_8ns_bkb_MulnS_0_U                                          |    <0.001 |
|         ChenIDct_mul_8ns_bkb_U8                                                   |    <0.001 |
|           ChenIDct_mul_8ns_bkb_MulnS_0_U                                          |    <0.001 |
|         ChenIDct_mul_9ns_eOg_U12                                                  |    <0.001 |
|           ChenIDct_mul_9ns_eOg_MulnS_3_U                                          |    <0.001 |
|         ChenIDct_mul_9ns_eOg_U25                                                  |    <0.001 |
|           ChenIDct_mul_9ns_eOg_MulnS_3_U                                          |    <0.001 |
|         ChenIDct_mul_9ns_eOg_U28                                                  |    <0.001 |
|           ChenIDct_mul_9ns_eOg_MulnS_3_U                                          |    <0.001 |
|         ChenIDct_mul_9ns_eOg_U9                                                   |    <0.001 |
|           ChenIDct_mul_9ns_eOg_MulnS_3_U                                          |    <0.001 |
|         ChenIDct_mux_326_fYi_U33                                                  |     0.003 |
|     axi_interconnect_master                                                       |     0.007 |
|       s00_couplers                                                                |     0.006 |
|         auto_ds                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.004 |
|               USE_READ.read_addr_inst                                             |     0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.002 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       xbar                                                                        |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     axi_interconnect_slave                                                        |     0.011 |
|       s00_couplers                                                                |     0.002 |
|         auto_us                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       s00_mmu                                                                     |    <0.001 |
|         inst                                                                      |    <0.001 |
|           decerr_slave_inst                                                       |    <0.001 |
|           register_slice_inst                                                     |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|       s01_couplers                                                                |     0.002 |
|         auto_us                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       s01_mmu                                                                     |    <0.001 |
|         inst                                                                      |    <0.001 |
|           decerr_slave_inst                                                       |    <0.001 |
|           register_slice_inst                                                     |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|       s02_couplers                                                                |     0.003 |
|         auto_us                                                                   |     0.003 |
|           inst                                                                    |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       s02_mmu                                                                     |     0.001 |
|         inst                                                                      |     0.001 |
|           decerr_slave_inst                                                       |    <0.001 |
|           register_slice_inst                                                     |    <0.001 |
|             ar.ar_pipe                                                            |    <0.001 |
|             aw.aw_pipe                                                            |    <0.001 |
|       xbar                                                                        |     0.003 |
|         inst                                                                      |     0.003 |
|           gen_samd.crossbar_samd                                                  |     0.003 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.mux_w                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |     0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |     0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|     decode_start_f2r_vectorPh_s2e_forBody96Preheader_0                            |     0.085 |
|       inst                                                                        |     0.085 |
|         decode_start_f2r_bkb_U1                                                   |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U12                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U13                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U16                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U17                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U20                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U21                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U24                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U25                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U28                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U29                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U32                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U33                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U36                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U37                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U4                                                   |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U40                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U41                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U44                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U45                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U48                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U49                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U5                                                   |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U52                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U53                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U56                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U57                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U60                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U61                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U64                                                  |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U8                                                   |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_bkb_U9                                                   |    <0.001 |
|           decode_start_f2r_bkb_MulnS_0_U                                          |    <0.001 |
|         decode_start_f2r_cud_U10                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U14                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U18                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U2                                                   |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U22                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U26                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U30                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U34                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U38                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U42                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U46                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U50                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U54                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U58                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U6                                                   |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_cud_U62                                                  |    <0.001 |
|           decode_start_f2r_cud_MulnS_1_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U11                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U15                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U19                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U23                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U27                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U3                                                   |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U31                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U35                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U39                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U43                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U47                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U51                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U55                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U59                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U63                                                  |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_dEe_U7                                                   |    <0.001 |
|           decode_start_f2r_dEe_MulnS_2_U                                          |    <0.001 |
|         decode_start_f2r_eOg_U65                                                  |    <0.001 |
|         decode_start_f2r_eOg_U66                                                  |    <0.001 |
|         decode_start_f2r_eOg_U67                                                  |    <0.001 |
|         decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U         |     0.001 |
|         decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U          |     0.005 |
|           bus_read                                                                |    <0.001 |
|             buff_rdata                                                            |    <0.001 |
|             rs_rdata                                                              |    <0.001 |
|           bus_write                                                               |     0.005 |
|             buff_wdata                                                            |     0.002 |
|             bus_equal_gen.fifo_burst                                              |    <0.001 |
|             fifo_resp                                                             |    <0.001 |
|             fifo_resp_to_user                                                     |    <0.001 |
|             fifo_wreq                                                             |    <0.001 |
|             rs_wreq                                                               |    <0.001 |
|           wreq_throttl                                                            |    <0.001 |
|         decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U          |     0.005 |
|           bus_read                                                                |     0.005 |
|             buff_rdata                                                            |     0.002 |
|             fifo_rctl                                                             |    <0.001 |
|             fifo_rreq                                                             |    <0.001 |
|             rs_rdata                                                              |    <0.001 |
|             rs_rreq                                                               |    <0.001 |
|     proc_sys_reset_0                                                              |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     xlconcat_0                                                                    |     0.000 |
|     zynq_ultra_ps_e_0                                                             |     3.190 |
|       inst                                                                        |     3.190 |
+-----------------------------------------------------------------------------------+-----------+


