Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 10 00:43:14 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : FirstSharedMemory
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 expand4rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ena2_reg[8][0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.635ns (17.426%)  route 3.009ns (82.574%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5687, unset)         0.508     0.508    clk
                         FDRE                                         r  expand4rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  expand4rst_reg/Q
                         net (fo=1, unplaced)         0.501     1.263    expand4rst
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  numwin[0]_i_13/O
                         net (fo=2, unplaced)         0.513     1.895    numwin[0]_i_13_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     1.938 r  numwin[0]_i_4/O
                         net (fo=193, unplaced)       0.360     2.298    p_0_in
                         LUT4 (Prop_lut4_I3_O)        0.047     2.345 r  wea2[8][63]_i_11/O
                         net (fo=7, unplaced)         0.257     2.602    wea2[8][63]_i_11_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.645 r  wea2[8][63]_i_5/O
                         net (fo=1, unplaced)         0.377     3.022    wea2[8][63]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.065 r  wea2[8][63]_i_1/O
                         net (fo=3, unplaced)         0.240     3.305    wea2[8][63]_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.348 r  ena2[8][63]_i_2/O
                         net (fo=65, unplaced)        0.333     3.681    ena2[8][63]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.724 r  ena2[8][63]_i_1/O
                         net (fo=64, unplaced)        0.428     4.152    ena2[8][63]_i_1_n_0
                         FDSE                                         r  ena2_reg[8][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=5687, unset)         0.483     3.683    clk
                         FDSE                                         r  ena2_reg[8][0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDSE (Setup_fdse_C_S)       -0.271     3.376    ena2_reg[8][0]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                 -0.776    




