# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# Date created = 17:00:38  April 27, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		processor_p2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23I7
set_global_assignment -name TOP_LEVEL_ENTITY processor_p2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:00:38  APRIL 27, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name BDF_FILE processor_p2.bdf
set_global_assignment -name VERILOG_FILE instruction_register.v
set_global_assignment -name VERILOG_FILE regfile.v
set_global_assignment -name VERILOG_FILE BR.v
set_global_assignment -name VERILOG_FILE AR.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE decoder.v
set_global_assignment -name VERILOG_FILE control_unit.v
set_global_assignment -name VERILOG_FILE phase_counter.v
set_location_assignment PIN_E15 -to exec
set_location_assignment PIN_B12 -to clock
set_location_assignment PIN_F15 -to reset
set_location_assignment PIN_A8 -to clock_out
set_location_assignment PIN_B8 -to p1
set_location_assignment PIN_C8 -to p2
set_location_assignment PIN_F8 -to p3
set_location_assignment PIN_A9 -to p4
set_location_assignment PIN_B9 -to p5
set_location_assignment PIN_G15 -to halt
set_location_assignment PIN_A10 -to instruction[15]
set_location_assignment PIN_B10 -to instruction[14]
set_location_assignment PIN_C10 -to instruction[13]
set_location_assignment PIN_D10 -to instruction[12]
set_location_assignment PIN_E10 -to instruction[11]
set_location_assignment PIN_F10 -to instruction[10]
set_location_assignment PIN_G10 -to instruction[9]
set_location_assignment PIN_G11 -to instruction[8]
set_location_assignment PIN_E11 -to instruction[7]
set_location_assignment PIN_F11 -to instruction[6]
set_location_assignment PIN_A13 -to instruction[5]
set_location_assignment PIN_B13 -to instruction[4]
set_location_assignment PIN_C13 -to instruction[3]
set_location_assignment PIN_D13 -to instruction[2]
set_location_assignment PIN_E13 -to instruction[1]
set_location_assignment PIN_F13 -to instruction[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top