#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Sep 11 16:17:55 2019
# Process ID: 11547
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado
# Command line: vivado
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.log
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2016/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6040.207 ; gain = 95.207 ; free physical = 124413 ; free virtual = 135892
open_bd_design {/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
INFO: [SMARTCONNECT-1] AXI SmartConnect is a pre-production IP available for evaluation.  It is not intended for use in production designs.  Please review the following Answer Record for more information and known issues before use:  http://www.xilinx.com/support/answers/66780.html
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
INFO: [SMARTCONNECT-1] AXI SmartConnect is a pre-production IP available for evaluation.  It is not intended for use in production designs.  Please review the following Answer Record for more information and known issues before use:  http://www.xilinx.com/support/answers/66780.html
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Successfully read diagram <zynq> from BD file </home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd>
file mkdir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1
file mkdir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new
close [ open /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new/GPIO.xdc w ]
add_files -fileset constrs_1 /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/constrs_1/new/GPIO.xdc
create_peripheral ecelrc user gpio_lab_1 1.0 -dir /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
write_peripheral [ipx::find_open_core ecelrc:user:gpio_lab_1:1.0]
set_property  ip_repo_paths  /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_gpio_lab_1_v1_0 -directory /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2016/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/hdl/gpio_lab_1_v1_0.v -top_module_name gpio_lab_1_v1_0
ipx::remove_bus_interface S00_AXI [ipx::current_core]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 16:50:15 2019...
