;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #72, @201
	SUB @121, 103
	SUB #0, -0
	SUB @121, 190
	SUB @121, 190
	SUB @121, 190
	JMZ -1, @-20
	MOV <-1, <-20
	SUB @121, 190
	SUB 21, 100
	SPL <509, @1
	ADD @121, 106
	SUB 300, 90
	SUB 300, 90
	ADD 210, 30
	SUB @127, 106
	SLT -1, <-20
	CMP @121, 106
	ADD 1, 20
	SUB #0, -0
	SUB 21, 100
	MOV -7, <-20
	JMZ -7, @-20
	SLT 121, 0
	SUB #0, -0
	SUB #0, -0
	MOV -1, <-20
	ADD 92, <19
	SUB @121, 106
	SUB <0, @-0
	SUB 300, 90
	SUB @121, 106
	SUB @127, 106
	SUB 12, @10
	JMZ -7, @-20
	JMN 300, 90
	ADD 210, 60
	SPL 0, <-2
	SPL 300, 90
	SPL 300, 90
	MOV -7, <-20
	SPL 0
	MOV -1, <-20
	MOV -1, <-20
	CMP @121, 103
