timestamp 1750900893
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use nswitch_8_stage_1 nswitch_8_stage_1_0 1 0 -29908 0 1 12202
use nswitch_8_stage_1 nswitch_8_stage_1_1 1 0 -25755 0 1 12202
use nswitch_8_stage_1 nswitch_8_stage_1_2 1 0 -22385 0 1 12202
use nswitch_8_stage_1 nswitch_8_stage_1_6 1 0 -19184 0 1 12202
use nswitch_8_stage_1_up nswitch_8_stage_1_up_4 1 0 -27472 0 1 13548
use nswitch_8_stage_1_up nswitch_8_stage_1_up_5 1 0 -23975 0 1 13548
use nswitch_8_stage_1_up nswitch_8_stage_1_up_6 1 0 -20717 0 1 13548
use nswitch_8_stage_1_up nswitch_8_stage_1_up_7 1 0 -17558 0 1 13548
use rseg_1_v3 rseg_1_v3_1 1 0 -10186 0 1 19524
use nswitch_16_final nswitch_16_final_1 1 0 -28318 0 1 12290
use tps1_sw_stage_final tps1_sw_stage_final_0 1 0 -28839 0 1 12202
port "VOUT" 14 6950 8130 6950 8130 m2
port "bb[3]" 13 7078 6872 7078 6872 m2
port "bb[2]" 12 9095 7948 9095 7948 m2
port "bb[1]" 11 8221 7945 8221 7945 m2
port "bb[0]" 10 7239 7942 7239 7942 m2
port "b[3]" 9 10808 6873 10808 6873 m2
port "b[2]" 8 10294 7957 10294 7957 m2
port "b[1]" 7 7696 7955 7696 7955 m2
port "b[0]" 6 6872 7949 6872 7949 m2
port "DEC[3]" 5 12113 5414 12113 5414 m2
port "DEC[2]" 4 8963 5419 8963 5419 m2
port "DEC[1]" 3 5714 5414 5714 5414 m2
port "V64" 1 14186 3032 14186 3032 m2
port "V0" 0 -23 3032 -23 3032 m2
port "DEC[0]" 2 2211 5414 2211 5414 m2
port "GND" 15 8954 6600 8954 6600 li
node "VOUT" 0 0 6950 8130 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[3]" 0 0 7078 6872 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[2]" 0 0 9095 7948 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[1]" 0 0 8221 7945 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[0]" 0 0 7239 7942 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[3]" 0 0 10808 6873 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[2]" 0 0 10294 7957 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[1]" 0 0 7696 7955 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[0]" 0 0 6872 7949 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DEC[3]" 0 0 12113 5414 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DEC[2]" 0 0 8963 5419 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DEC[1]" 0 0 5714 5414 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "V64" 0 0 14186 3032 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "V0" 0 0 -23 3032 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_n247_4318#" 0 0 -247 4318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_29_4406#" 0 0 29 4406 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_305_4494#" 0 0 305 4494 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_581_4582#" 0 0 581 4582 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1065_4670#" 0 0 1065 4670 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1341_4758#" 0 0 1341 4758 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1617_4846#" 0 0 1617 4846 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1893_4934#" 0 0 1893 4934 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_2214_5672#" 0 0 2214 5672 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_2490_5760#" 0 0 2490 5760 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_2766_5848#" 0 0 2766 5848 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3042_5936#" 0 0 3042 5936 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3476_6024#" 0 0 3476 6024 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3752_6112#" 0 0 3752 6112 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_4028_6200#" 0 0 4028 6200 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_4304_6288#" 0 0 4304 6288 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12214_4141#" 0 0 12214 4141 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9022_4141#" 0 0 9022 4141 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5623_4141#" 0 0 5623 4141 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DEC[0]" 0 0 2211 5414 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9578_3880#" 0 0 9578 3880 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_6208_3880#" 0 0 6208 3880 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2055_3880#" 0 0 2055 3880 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_13_3522#" 0 0 13 3522 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_12013_4293#" 0 0 12013 4293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_11212_4293#" 0 0 11212 4293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_9578_4288#" 0 0 9578 4288 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_8854_4293#" 0 0 8854 4293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_6208_4288#" 0 0 6208 4288 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_5596_4293#" 0 0 5596 4293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_4457_4293#" 0 0 4457 4293 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_2055_4288#" 0 0 2055 4288 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_11246_5254#" 0 0 11246 5254 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7988_5254#" 0 0 7988 5254 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_4491_5254#" 0 0 4491 5254 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_11246_5662#" 0 0 11246 5662 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7988_5662#" 0 0 7988 5662 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_12846_5696#" 0 0 12846 5696 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10488_5696#" 0 0 10488 5696 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7877_5696#" 0 0 7877 5696 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 8954 6600 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_4491_5662#" 0 0 4491 5662 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_7911_6988#" 0 0 7911 6988 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_10884_7022#" 0 0 10884 7022 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_6730_7022#" 0 0 6730 7022 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m2_34932_n5096#" "nswitch_16_final_1/nswitch_4_stage_3_0/m1_339_n639#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/hnmos_1_1/m1_65_142#" "b[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_617_3065#" "nswitch_8_stage_1_1/m1_30409_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/a_35036_n4641#" "li_10884_7022#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "li_10884_7022#" "li_7911_6988#"
merge "li_7911_6988#" "li_6730_7022#"
merge "li_6730_7022#" "tps1_sw_stage_final_0/nswitch_8_stage_1_0/hnmos_8_8/a_n101_n144#"
merge "tps1_sw_stage_final_0/nswitch_8_stage_1_0/hnmos_8_8/a_n101_n144#" "li_12846_5696#"
merge "li_12846_5696#" "li_11246_5662#"
merge "li_11246_5662#" "tps1_sw_stage_final_0/nswitch_8_stage_2_0/hnmos_8_8/a_n101_n144#"
merge "tps1_sw_stage_final_0/nswitch_8_stage_2_0/hnmos_8_8/a_n101_n144#" "li_10488_5696#"
merge "li_10488_5696#" "GND"
merge "GND" "li_7988_5662#"
merge "li_7988_5662#" "li_7877_5696#"
merge "li_7877_5696#" "nswitch_8_stage_1_up_7/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_up_7/hnmos_8_8/a_n101_n144#" "li_4491_5662#"
merge "li_4491_5662#" "nswitch_8_stage_1_up_6/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_up_6/hnmos_8_8/a_n101_n144#" "li_11246_5254#"
merge "li_11246_5254#" "li_12013_4293#"
merge "li_12013_4293#" "li_11212_4293#"
merge "li_11212_4293#" "li_9578_4288#"
merge "li_9578_4288#" "nswitch_8_stage_1_up_5/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_up_5/hnmos_8_8/a_n101_n144#" "li_8854_4293#"
merge "li_8854_4293#" "li_7988_5254#"
merge "li_7988_5254#" "tps1_sw_stage_final_0/VSUBS"
merge "tps1_sw_stage_final_0/VSUBS" "li_6208_4288#"
merge "li_6208_4288#" "li_5596_4293#"
merge "li_5596_4293#" "nswitch_8_stage_1_up_4/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_up_4/hnmos_8_8/a_n101_n144#" "li_4491_5254#"
merge "li_4491_5254#" "li_4457_4293#"
merge "li_4457_4293#" "nswitch_8_stage_1_up_7/VSUBS"
merge "nswitch_8_stage_1_up_7/VSUBS" "li_2055_4288#"
merge "li_2055_4288#" "nswitch_8_stage_1_6/VSUBS"
merge "nswitch_8_stage_1_6/VSUBS" "nswitch_8_stage_1_6/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_6/hnmos_8_8/a_n101_n144#" "nswitch_8_stage_1_up_6/VSUBS"
merge "nswitch_8_stage_1_up_6/VSUBS" "li_9578_3880#"
merge "li_9578_3880#" "nswitch_8_stage_1_2/VSUBS"
merge "nswitch_8_stage_1_2/VSUBS" "nswitch_8_stage_1_2/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_2/hnmos_8_8/a_n101_n144#" "nswitch_8_stage_1_up_5/VSUBS"
merge "nswitch_8_stage_1_up_5/VSUBS" "nswitch_8_stage_1_1/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_1/hnmos_8_8/a_n101_n144#" "li_6208_3880#"
merge "li_6208_3880#" "nswitch_8_stage_1_1/VSUBS"
merge "nswitch_8_stage_1_1/VSUBS" "nswitch_8_stage_1_up_4/VSUBS"
merge "nswitch_8_stage_1_up_4/VSUBS" "nswitch_8_stage_1_0/VSUBS"
merge "nswitch_8_stage_1_0/VSUBS" "li_2055_3880#"
merge "li_2055_3880#" "nswitch_8_stage_1_0/hnmos_8_8/a_n101_n144#"
merge "nswitch_8_stage_1_0/hnmos_8_8/a_n101_n144#" "li_13_3522#"
merge "li_13_3522#" "rseg_1_v3_1/gnd"
merge "rseg_1_v3_1/gnd" "VSUBS"
merge "tps1_sw_stage_final_0/m2_35474_n4920#" "nswitch_16_final_1/nswitch_4_stage_3_0/m1_891_n463#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/m1_30979_n8174#" "tps1_sw_stage_final_0/m1_35741_n5738#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_35741_n5738#" "nswitch_8_stage_1_2/m1_30979_n8174#"
merge "nswitch_8_stage_1_2/m1_30979_n8174#" "nswitch_8_stage_1_1/m1_30979_n8174#"
merge "nswitch_8_stage_1_1/m1_30979_n8174#" "nswitch_8_stage_1_0/m1_30979_n8174#"
merge "nswitch_8_stage_1_0/m1_30979_n8174#" "m2_1065_4670#"
merge "rseg_1_v3_1/pin_8_even_1/m1_2543_3329#" "nswitch_8_stage_1_up_6/m1_30957_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_89_2955#" "nswitch_8_stage_1_6/m1_31045_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_2543_3329#" "nswitch_8_stage_1_up_4/m1_30957_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_1663_2955#" "nswitch_8_stage_1_up_5/m1_30151_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_2191_3241#" "nswitch_8_stage_1_up_5/m1_30427_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_6/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "DEC[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DEC[2]" "nswitch_8_stage_1_2/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#"
merge "nswitch_8_stage_1_2/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "m1_9022_4141#"
merge "nswitch_8_stage_1_up_7/m1_30244_n8000#" "tps1_sw_stage_final_0/m1_40361_n6360#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40361_n6360#" "nswitch_8_stage_1_up_6/m1_30244_n8000#"
merge "nswitch_8_stage_1_up_6/m1_30244_n8000#" "nswitch_8_stage_1_up_5/m1_30244_n8000#"
merge "nswitch_8_stage_1_up_5/m1_30244_n8000#" "nswitch_8_stage_1_up_4/m1_30244_n8000#"
merge "nswitch_8_stage_1_up_4/m1_30244_n8000#" "m2_2766_5848#"
merge "nswitch_8_stage_1_6/m1_30495_n8174#" "nswitch_8_stage_1_2/m1_30495_n8174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_2/m1_30495_n8174#" "tps1_sw_stage_final_0/m1_33951_n7626#"
merge "tps1_sw_stage_final_0/m1_33951_n7626#" "nswitch_8_stage_1_1/m1_30495_n8174#"
merge "nswitch_8_stage_1_1/m1_30495_n8174#" "nswitch_8_stage_1_0/m1_30495_n8174#"
merge "nswitch_8_stage_1_0/m1_30495_n8174#" "m2_581_4582#"
merge "tps1_sw_stage_final_0/m2_34656_n5184#" "nswitch_16_final_1/nswitch_4_stage_3_0/m1_63_n727#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/m1_29968_n8000#" "tps1_sw_stage_final_0/m1_40273_n6448#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40273_n6448#" "nswitch_8_stage_1_up_6/m1_29968_n8000#"
merge "nswitch_8_stage_1_up_6/m1_29968_n8000#" "nswitch_8_stage_1_up_5/m1_29968_n8000#"
merge "nswitch_8_stage_1_up_5/m1_29968_n8000#" "nswitch_8_stage_1_up_4/m1_29968_n8000#"
merge "nswitch_8_stage_1_up_4/m1_29968_n8000#" "m2_2490_5760#"
merge "nswitch_8_stage_1_6/m1_30219_n8174#" "nswitch_8_stage_1_2/m1_30219_n8174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_2/m1_30219_n8174#" "tps1_sw_stage_final_0/m1_33863_n7714#"
merge "tps1_sw_stage_final_0/m1_33863_n7714#" "nswitch_8_stage_1_1/m1_30219_n8174#"
merge "nswitch_8_stage_1_1/m1_30219_n8174#" "nswitch_8_stage_1_0/m1_30219_n8174#"
merge "nswitch_8_stage_1_0/m1_30219_n8174#" "m2_305_4494#"
merge "rseg_1_v3_1/pin_8_even_3/m1_2191_3241#" "nswitch_8_stage_1_up_7/m1_30427_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_0/m1_177_2955#" "rseg_1_v3_1/v5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/v5" "nswitch_8_stage_1_0/m1_30869_n8466#"
merge "rseg_1_v3_1/pin_8_even_0/m1_1575_2955#" "nswitch_8_stage_1_up_4/m1_29875_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/m1_31230_n8000#" "tps1_sw_stage_final_0/m1_40625_n6096#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40625_n6096#" "nswitch_8_stage_1_up_6/m1_31230_n8000#"
merge "nswitch_8_stage_1_up_6/m1_31230_n8000#" "nswitch_8_stage_1_up_5/m1_31230_n8000#"
merge "nswitch_8_stage_1_up_5/m1_31230_n8000#" "nswitch_8_stage_1_up_4/m1_31230_n8000#"
merge "nswitch_8_stage_1_up_4/m1_31230_n8000#" "m2_3752_6112#"
merge "nswitch_8_stage_1_up_7/m1_30954_n8000#" "tps1_sw_stage_final_0/m1_40537_n6184#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40537_n6184#" "nswitch_8_stage_1_up_6/m1_30954_n8000#"
merge "nswitch_8_stage_1_up_6/m1_30954_n8000#" "nswitch_8_stage_1_up_5/m1_30954_n8000#"
merge "nswitch_8_stage_1_up_5/m1_30954_n8000#" "nswitch_8_stage_1_up_4/m1_30954_n8000#"
merge "nswitch_8_stage_1_up_4/m1_30954_n8000#" "m2_3476_6024#"
merge "nswitch_8_stage_1_up_7/m1_31782_n8000#" "tps1_sw_stage_final_0/m1_40801_n5920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40801_n5920#" "nswitch_8_stage_1_up_6/m1_31782_n8000#"
merge "nswitch_8_stage_1_up_6/m1_31782_n8000#" "nswitch_8_stage_1_up_5/m1_31782_n8000#"
merge "nswitch_8_stage_1_up_5/m1_31782_n8000#" "nswitch_8_stage_1_up_4/m1_31782_n8000#"
merge "nswitch_8_stage_1_up_4/m1_31782_n8000#" "m2_4304_6288#"
merge "rseg_1_v3_1/pin_8_odd_0/m1_441_3065#" "nswitch_8_stage_1_0/m1_29857_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "nswitch_8_stage_1_6/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "m1_12214_4141#"
merge "rseg_1_v3_1/pin_8_odd_0/m1_529_2955#" "nswitch_8_stage_1_0/m1_30133_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_89_2955#" "nswitch_8_stage_1_1/m1_31045_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_177_2955#" "nswitch_8_stage_1_6/m1_30869_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_969_3417#" "nswitch_8_stage_1_1/m1_30957_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_265_2955#" "nswitch_8_stage_1_2/m1_30693_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40185_n6536#" "nswitch_8_stage_1_up_7/m1_29692_n8000#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/m1_29692_n8000#" "nswitch_8_stage_1_up_6/m1_29692_n8000#"
merge "nswitch_8_stage_1_up_6/m1_29692_n8000#" "nswitch_8_stage_1_up_5/m1_29692_n8000#"
merge "nswitch_8_stage_1_up_5/m1_29692_n8000#" "nswitch_8_stage_1_up_4/m1_29692_n8000#"
merge "nswitch_8_stage_1_up_4/m1_29692_n8000#" "m2_2214_5672#"
merge "rseg_1_v3_1/pin_8_odd_0/m1_617_3065#" "nswitch_8_stage_1_0/m1_30409_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/m1_30520_n8000#" "tps1_sw_stage_final_0/m1_40449_n6272#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40449_n6272#" "nswitch_8_stage_1_up_6/m1_30520_n8000#"
merge "nswitch_8_stage_1_up_6/m1_30520_n8000#" "nswitch_8_stage_1_up_5/m1_30520_n8000#"
merge "nswitch_8_stage_1_up_5/m1_30520_n8000#" "nswitch_8_stage_1_up_4/m1_30520_n8000#"
merge "nswitch_8_stage_1_up_4/m1_30520_n8000#" "m2_3042_5936#"
merge "rseg_1_v3_1/pin_8_odd_1/m1_177_2955#" "nswitch_8_stage_1_1/m1_30869_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_5/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "DEC[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DEC[1]" "nswitch_8_stage_1_1/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#"
merge "nswitch_8_stage_1_1/hnmos_8_8/hnmos_4_1/hnmos_2_1/hnmos_1_0/sky130_fd_pr__nfet_g5v0d10v5_NQHLCX_0/a_n50_n99#" "m1_5623_4141#"
merge "rseg_1_v3_1/pin_8_even_3/m1_1751_2955#" "nswitch_8_stage_1_up_7/m1_30693_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/m1_31531_n8174#" "tps1_sw_stage_final_0/m1_36293_n5562#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_36293_n5562#" "nswitch_8_stage_1_2/m1_31531_n8174#"
merge "nswitch_8_stage_1_2/m1_31531_n8174#" "nswitch_8_stage_1_1/m1_31531_n8174#"
merge "nswitch_8_stage_1_1/m1_31531_n8174#" "nswitch_8_stage_1_0/m1_31531_n8174#"
merge "nswitch_8_stage_1_0/m1_31531_n8174#" "m2_1617_4846#"
merge "nswitch_8_stage_1_6/m1_31807_n8174#" "nswitch_8_stage_1_2/m1_31807_n8174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_2/m1_31807_n8174#" "tps1_sw_stage_final_0/m1_36616_n5474#"
merge "tps1_sw_stage_final_0/m1_36616_n5474#" "nswitch_8_stage_1_1/m1_31807_n8174#"
merge "nswitch_8_stage_1_1/m1_31807_n8174#" "nswitch_8_stage_1_0/m1_31807_n8174#"
merge "nswitch_8_stage_1_0/m1_31807_n8174#" "m2_1893_4934#"
merge "rseg_1_v3_1/pin_8_even_1/m1_2367_3153#" "nswitch_8_stage_1_up_6/m1_30781_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_2191_3241#" "nswitch_8_stage_1_up_4/m1_30427_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/m1_35144_n4481#" "VOUT" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_2279_2955#" "nswitch_8_stage_1_up_7/m1_31045_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_1751_2955#" "nswitch_8_stage_1_up_4/m1_30693_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_793_3241#" "nswitch_8_stage_1_1/m1_30781_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_617_3065#" "nswitch_8_stage_1_2/m1_30409_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_2543_3329#" "nswitch_8_stage_1_up_5/m1_30957_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_2191_3241#" "nswitch_8_stage_1_up_6/m1_30427_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_1663_2955#" "nswitch_8_stage_1_up_6/m1_30151_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_1575_2955#" "nswitch_8_stage_1_up_5/m1_29875_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_2367_3153#" "nswitch_8_stage_1_up_5/m1_30781_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_7/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/m1_65_142#" "DEC[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_1839_2955#" "nswitch_8_stage_1_up_7/m1_30869_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_617_3065#" "nswitch_8_stage_1_6/m1_30409_n8262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_529_2955#" "nswitch_8_stage_1_6/m1_30133_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m2_36380_n4568#" "nswitch_16_final_1/nswitch_4_stage_3_H_0/m1_891_n111#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/m1_29943_n8174#" "nswitch_8_stage_1_2/m1_29943_n8174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_2/m1_29943_n8174#" "tps1_sw_stage_final_0/m1_33775_n7802#"
merge "tps1_sw_stage_final_0/m1_33775_n7802#" "nswitch_8_stage_1_1/m1_29943_n8174#"
merge "nswitch_8_stage_1_1/m1_29943_n8174#" "nswitch_8_stage_1_0/m1_29943_n8174#"
merge "nswitch_8_stage_1_0/m1_29943_n8174#" "m2_29_4406#"
merge "nswitch_8_stage_1_up_7/m1_31506_n8000#" "tps1_sw_stage_final_0/m1_40713_n6008#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_40713_n6008#" "nswitch_8_stage_1_up_6/m1_31506_n8000#"
merge "nswitch_8_stage_1_up_6/m1_31506_n8000#" "nswitch_8_stage_1_up_5/m1_31506_n8000#"
merge "nswitch_8_stage_1_up_5/m1_31506_n8000#" "nswitch_8_stage_1_up_4/m1_31506_n8000#"
merge "nswitch_8_stage_1_up_4/m1_31506_n8000#" "m2_4028_6200#"
merge "rseg_1_v3_1/pin_8_odd_2/m1_89_2955#" "nswitch_8_stage_1_2/m1_31045_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_441_3065#" "nswitch_8_stage_1_1/m1_29857_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_2543_3329#" "nswitch_8_stage_1_up_7/m1_30957_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_529_2955#" "nswitch_8_stage_1_1/m1_30133_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_969_3417#" "nswitch_8_stage_1_2/m1_30957_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_0/m1_793_3241#" "nswitch_8_stage_1_0/m1_30781_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_2279_2955#" "nswitch_8_stage_1_up_4/m1_31045_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_265_2955#" "nswitch_8_stage_1_6/m1_30693_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_177_2955#" "nswitch_8_stage_1_2/m1_30869_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_up_4/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/m1_65_142#" "nswitch_8_stage_1_0/hnmos_8_8/hnmos_4_1/hnmos_2_0/hnmos_1_0/m1_65_142#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_0/hnmos_8_8/hnmos_4_1/hnmos_2_0/hnmos_1_0/m1_65_142#" "DEC[0]"
merge "tps1_sw_stage_final_0/m2_35562_n4832#" "nswitch_16_final_1/nswitch_4_stage_3_H_0/m1_63_n375#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/m1_29667_n8174#" "nswitch_8_stage_1_2/m1_29667_n8174#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_2/m1_29667_n8174#" "tps1_sw_stage_final_0/m1_33687_n7890#"
merge "tps1_sw_stage_final_0/m1_33687_n7890#" "nswitch_8_stage_1_1/m1_29667_n8174#"
merge "nswitch_8_stage_1_1/m1_29667_n8174#" "nswitch_8_stage_1_0/m1_29667_n8174#"
merge "nswitch_8_stage_1_0/m1_29667_n8174#" "m2_n247_4318#"
merge "rseg_1_v3_1/pin_8_even_0/m1_1839_2955#" "nswitch_8_stage_1_up_4/m1_30869_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/hnmos_2_0/hnmos_1_1/m1_65_142#" "bb[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_2367_3153#" "nswitch_8_stage_1_up_7/m1_30781_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_1751_2955#" "nswitch_8_stage_1_up_5/m1_30693_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_793_3241#" "nswitch_8_stage_1_2/m1_30781_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_1663_2955#" "nswitch_8_stage_1_up_7/m1_30151_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_793_3241#" "nswitch_8_stage_1_6/m1_30781_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_1575_2955#" "nswitch_8_stage_1_up_6/m1_29875_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_441_3065#" "nswitch_8_stage_1_6/m1_29857_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_441_3065#" "nswitch_8_stage_1_2/m1_29857_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_2/m1_529_2955#" "nswitch_8_stage_1_2/m1_30133_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_3/m1_969_3417#" "nswitch_8_stage_1_6/m1_30957_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/v3" "nswitch_8_stage_1_0/m1_30693_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_8_stage_1_6/m1_31255_n8174#" "tps1_sw_stage_final_0/m1_36017_n5650#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m1_36017_n5650#" "nswitch_8_stage_1_2/m1_31255_n8174#"
merge "nswitch_8_stage_1_2/m1_31255_n8174#" "nswitch_8_stage_1_1/m1_31255_n8174#"
merge "nswitch_8_stage_1_1/m1_31255_n8174#" "nswitch_8_stage_1_0/m1_31255_n8174#"
merge "nswitch_8_stage_1_0/m1_31255_n8174#" "m2_1341_4758#"
merge "tps1_sw_stage_final_0/m2_35208_n5008#" "nswitch_16_final_1/nswitch_4_stage_3_0/m1_615_n551#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_0/m1_969_3417#" "nswitch_8_stage_1_0/m1_30957_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_0/m1_89_2955#" "nswitch_8_stage_1_0/m1_31045_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m2_36104_n4656#" "nswitch_16_final_1/nswitch_4_stage_3_H_0/m1_615_n199#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_2279_2955#" "nswitch_8_stage_1_up_5/m1_31045_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_1751_2955#" "nswitch_8_stage_1_up_6/m1_30693_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_1663_2955#" "nswitch_8_stage_1_up_4/m1_30151_n8350#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_2/m1_1839_2955#" "nswitch_8_stage_1_up_5/m1_30869_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_3/m1_1575_2955#" "nswitch_8_stage_1_up_7/m1_29875_n8438#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/nswitch_4_stage_3_0/hnmos_4_0/hnmos_2_1/hnmos_1_0/m1_65_142#" "bb[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/nswitch_4_stage_3_H_0/hnmos_4_0/hnmos_2_1/hnmos_1_0/m1_65_142#" "b[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_2279_2955#" "nswitch_8_stage_1_up_6/m1_31045_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_0/m1_2367_3153#" "nswitch_8_stage_1_up_4/m1_30781_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/nswitch_8_stage_1_0/hnmos_8_8/hnmos_4_0/hnmos_2_0/hnmos_1_0/m1_65_142#" "b[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/nswitch_8_stage_2_0/hnmos_8_8/hnmos_4_1/hnmos_2_0/hnmos_1_1/m1_65_142#" "bb[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_even_1/m1_1839_2955#" "nswitch_8_stage_1_up_6/m1_30869_n9812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tps1_sw_stage_final_0/m2_35828_n4744#" "nswitch_16_final_1/nswitch_4_stage_3_H_0/m1_339_n287#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/hnmos_2_1/hnmos_1_1/m1_65_142#" "b[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_v3_1/pin_8_odd_1/m1_265_2955#" "nswitch_8_stage_1_1/m1_30693_n8466#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nswitch_16_final_1/hnmos_1_0/m1_65_142#" "bb[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
