{"Source Block": ["oh/src/spi/hdl/spi_master_regs.v@51:61@HdlIdDef", "   reg [4:0] \t     ctrlmode_out;   \n   reg [1:0] \t     datamode_out;\n   \n   integer \t     i;\n\n   wire [31:0] \t     reg_wdata;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_regs.v@49:59", "   reg \t\t     access_out;\n   reg [AW-1:0]      dstaddr_out;   \n   reg [4:0] \t     ctrlmode_out;   \n   reg [1:0] \t     datamode_out;\n   \n   integer \t     i;\n\n   wire [31:0] \t     reg_wdata;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"]], "Diff Content": {"Delete": [], "Add": [[56, "   wire \t     reg_write;\n"], [56, "   wire \t     reg_read;\n"], [56, "   wire \t     config_write;\n"], [56, "   wire \t     status_write;\n"], [56, "   wire \t     clkdiv_write;\n"], [56, "   wire \t     cmd_write;\n"], [56, "   wire \t     tx_write;\n"], [56, "   wire \t     irq_en;\n"], [56, "   wire \t     wait_pulse;\n"], [56, "   integer \t     i;\n"]]}}