// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00002800;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Addres offset from Output to Input (port) registers
const signed short   OUTPUT_TO_INPUT_OFFSET    =     4;

// Rx space registers
sfr rx unsigned short R0  absolute 0x00;
sfr rx unsigned short R1  absolute 0x01;
sfr rx unsigned short R2  absolute 0x02;
sfr rx unsigned short R3  absolute 0x03;
sfr rx unsigned short R4  absolute 0x04;
sfr rx unsigned short R5  absolute 0x05;
sfr rx unsigned short R6  absolute 0x06;
sfr rx unsigned short R7  absolute 0x07;
sfr rx unsigned short R8  absolute 0x08;
sfr rx unsigned short R9  absolute 0x09;
sfr rx unsigned short R10 absolute 0x0A;
sfr rx unsigned short R11 absolute 0x0B;
sfr rx unsigned short R12 absolute 0x0C;
sfr rx unsigned short R13 absolute 0x0D;
sfr rx unsigned short R14 absolute 0x0E;
sfr rx unsigned short R15 absolute 0x0F;
sfr rx unsigned short R16 absolute 0x10;
sfr rx unsigned short R17 absolute 0x11;
sfr rx unsigned short R18 absolute 0x12;
sfr rx unsigned short R19 absolute 0x13;
sfr rx unsigned short R20 absolute 0x14;
sfr rx unsigned short R21 absolute 0x15;
sfr rx unsigned short R22 absolute 0x16;
sfr rx unsigned short R23 absolute 0x17;
sfr rx unsigned short R24 absolute 0x18;
sfr rx unsigned short R25 absolute 0x19;
sfr rx unsigned short R26 absolute 0x1A;
sfr rx unsigned short R27 absolute 0x1B;
sfr rx unsigned short R28 absolute 0x1C;
sfr rx unsigned short R29 absolute 0x1D;
sfr rx unsigned short R30 absolute 0x1E;
sfr rx unsigned short R31 absolute 0x1F;

// X, Y and Z registers
sfr rx unsigned short XL absolute 0x1A;
sfr rx unsigned short XH absolute 0x1B;
sfr rx unsigned short YL absolute 0x1C;
sfr rx unsigned short YH absolute 0x1D;
sfr rx unsigned short ZL absolute 0x1E;
sfr rx unsigned short ZH absolute 0x1F;
sfr rx unsigned int   X  absolute 0x1A;
sfr rx unsigned int   Y  absolute 0x1C;
sfr rx unsigned int   Z  absolute 0x1E;


// Interrupt Vector Table Constants
const unsigned short IVT_ADDR_OSC = 0x0002;
const unsigned short IVT_ADDR_PORTR = 0x0004;
const unsigned short IVT_ADDR_EDMA = 0x0006;
const unsigned short IVT_ADDR_RTC = 0x000E;
const unsigned short IVT_ADDR_PORTC = 0x0012;
const unsigned short IVT_ADDR_TWIC = 0x0014;
const unsigned short IVT_ADDR_TCC4 = 0x0018;
const unsigned short IVT_ADDR_TCC5 = 0x0024;
const unsigned short IVT_ADDR_SPIC = 0x002C;
const unsigned short IVT_ADDR_USARTC0 = 0x002E;
const unsigned short IVT_ADDR_NVM = 0x0034;
const unsigned short IVT_ADDR_XCL = 0x0038;
const unsigned short IVT_ADDR_PORTA = 0x003C;
const unsigned short IVT_ADDR_ACA = 0x003E;
const unsigned short IVT_ADDR_ADCA = 0x0044;
const unsigned short IVT_ADDR_PORTD = 0x0046;
const unsigned short IVT_ADDR_TCD5 = 0x0048;
const unsigned short IVT_ADDR_USARTD0 = 0x0050;

sfr io   unsigned char volatile GPIO_GPIOR0               absolute 0x0000;
sfr io   unsigned char volatile GPIO_GPIOR1               absolute 0x0001;
sfr io   unsigned char volatile GPIO_GPIOR2               absolute 0x0002;
sfr io   unsigned char volatile GPIO_GPIOR3               absolute 0x0003;
sfr io   unsigned char volatile VPORT0_DIR                absolute 0x0010;
sfr io   unsigned char volatile VPORT0_OUT                absolute 0x0011;
sfr io   unsigned char volatile VPORT0_IN                 absolute 0x0012;
sfr io   unsigned char volatile VPORT0_INTFLAGS           absolute 0x0013;
    const register unsigned short int INT7IF = 7;
    sbit  INT7IF_bit at VPORT0_INTFLAGS.B7;
    const register unsigned short int INT6IF = 6;
    sbit  INT6IF_bit at VPORT0_INTFLAGS.B6;
    const register unsigned short int INT5IF = 5;
    sbit  INT5IF_bit at VPORT0_INTFLAGS.B5;
    const register unsigned short int INT4IF = 4;
    sbit  INT4IF_bit at VPORT0_INTFLAGS.B4;
    const register unsigned short int INT3IF = 3;
    sbit  INT3IF_bit at VPORT0_INTFLAGS.B3;
    const register unsigned short int INT2IF = 2;
    sbit  INT2IF_bit at VPORT0_INTFLAGS.B2;
    const register unsigned short int INT1IF = 1;
    sbit  INT1IF_bit at VPORT0_INTFLAGS.B1;
    const register unsigned short int INT0IF = 0;
    sbit  INT0IF_bit at VPORT0_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT1_DIR                absolute 0x0014;
sfr io   unsigned char volatile VPORT1_OUT                absolute 0x0015;
sfr io   unsigned char volatile VPORT1_IN                 absolute 0x0016;
sfr io   unsigned char volatile VPORT1_INTFLAGS           absolute 0x0017;
    sbit  INT7IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B7;
    sbit  INT6IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B6;
    sbit  INT5IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B5;
    sbit  INT4IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B4;
    sbit  INT3IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B3;
    sbit  INT2IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B2;
    sbit  INT1IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B1;
    sbit  INT0IF_VPORT1_INTFLAGS_bit at VPORT1_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT2_DIR                absolute 0x0018;
sfr io   unsigned char volatile VPORT2_OUT                absolute 0x0019;
sfr io   unsigned char volatile VPORT2_IN                 absolute 0x001A;
sfr io   unsigned char volatile VPORT2_INTFLAGS           absolute 0x001B;
    sbit  INT7IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B7;
    sbit  INT6IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B6;
    sbit  INT5IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B5;
    sbit  INT4IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B4;
    sbit  INT3IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B3;
    sbit  INT2IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B2;
    sbit  INT1IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B1;
    sbit  INT0IF_VPORT2_INTFLAGS_bit at VPORT2_INTFLAGS.B0;

sfr io   unsigned char volatile VPORT3_DIR                absolute 0x001C;
sfr io   unsigned char volatile VPORT3_OUT                absolute 0x001D;
sfr io   unsigned char volatile VPORT3_IN                 absolute 0x001E;
sfr io   unsigned char volatile VPORT3_INTFLAGS           absolute 0x001F;
    sbit  INT7IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B7;
    sbit  INT6IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B6;
    sbit  INT5IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B5;
    sbit  INT4IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B4;
    sbit  INT3IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B3;
    sbit  INT2IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B2;
    sbit  INT1IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B1;
    sbit  INT0IF_VPORT3_INTFLAGS_bit at VPORT3_INTFLAGS.B0;

sfr io   unsigned char volatile OCD_OCDR0                 absolute 0x002E;
    const register unsigned short int OCDRD0 = 0;
    sbit  OCDRD0_bit at OCD_OCDR0.B0;
    const register unsigned short int OCDRD1 = 1;
    sbit  OCDRD1_bit at OCD_OCDR0.B1;
    const register unsigned short int OCDRD2 = 2;
    sbit  OCDRD2_bit at OCD_OCDR0.B2;
    const register unsigned short int OCDRD3 = 3;
    sbit  OCDRD3_bit at OCD_OCDR0.B3;
    const register unsigned short int OCDRD4 = 4;
    sbit  OCDRD4_bit at OCD_OCDR0.B4;
    const register unsigned short int OCDRD5 = 5;
    sbit  OCDRD5_bit at OCD_OCDR0.B5;
    const register unsigned short int OCDRD6 = 6;
    sbit  OCDRD6_bit at OCD_OCDR0.B6;
    const register unsigned short int OCDRD7 = 7;
    sbit  OCDRD7_bit at OCD_OCDR0.B7;

sfr io   unsigned char volatile OCD_OCDR1                 absolute 0x002F;
    const register unsigned short int OCDRD = 0;
    sbit  OCDRD_bit at OCD_OCDR1.B0;

sfr io   unsigned char volatile CPU_CCP                   absolute 0x0034;
    const register unsigned short int CCP0 = 0;
    sbit  CCP0_bit at CPU_CCP.B0;
    const register unsigned short int CCP1 = 1;
    sbit  CCP1_bit at CPU_CCP.B1;
    const register unsigned short int CCP2 = 2;
    sbit  CCP2_bit at CPU_CCP.B2;
    const register unsigned short int CCP3 = 3;
    sbit  CCP3_bit at CPU_CCP.B3;
    const register unsigned short int CCP4 = 4;
    sbit  CCP4_bit at CPU_CCP.B4;
    const register unsigned short int CCP5 = 5;
    sbit  CCP5_bit at CPU_CCP.B5;
    const register unsigned short int CCP6 = 6;
    sbit  CCP6_bit at CPU_CCP.B6;
    const register unsigned short int CCP7 = 7;
    sbit  CCP7_bit at CPU_CCP.B7;

sfr io   unsigned char volatile CPU_RAMPD                 absolute 0x0038;
sfr io   unsigned char volatile CPU_RAMPX                 absolute 0x0039;
sfr io   unsigned char volatile CPU_RAMPY                 absolute 0x003A;
sfr io   unsigned char volatile CPU_RAMPZ                 absolute 0x003B;
sfr io   unsigned char volatile CPU_EIND                  absolute 0x003C;
sfr io   unsigned char volatile CPU_SPL                   absolute 0x003D;
sfr io   unsigned char volatile SPL                       absolute 0x003D;
sfr io   unsigned char volatile CPU_SPH                   absolute 0x003E;
sfr io   unsigned char volatile SPH                       absolute 0x003E;
sfr io   unsigned char volatile CPU_SREG                  absolute 0x003F;
sfr io   unsigned char volatile SREG                      absolute 0x003F;
    const register unsigned short int SREG_I = 7;
    sbit  SREG_I_bit at CPU_SREG.B7;
    const register unsigned short int SREG_T = 6;
    sbit  SREG_T_bit at CPU_SREG.B6;
    const register unsigned short int SREG_H = 5;
    sbit  SREG_H_bit at CPU_SREG.B5;
    const register unsigned short int SREG_S = 4;
    sbit  SREG_S_bit at CPU_SREG.B4;
    const register unsigned short int SREG_V = 3;
    sbit  SREG_V_bit at CPU_SREG.B3;
    const register unsigned short int SREG_N = 2;
    sbit  SREG_N_bit at CPU_SREG.B2;
    const register unsigned short int SREG_Z = 1;
    sbit  SREG_Z_bit at CPU_SREG.B1;
    const register unsigned short int SREG_C = 0;
    sbit  SREG_C_bit at CPU_SREG.B0;

sfr data unsigned char volatile CLK_CTRL                  absolute 0x0040;
    const register unsigned short int SCLKSEL0 = 0;
    sbit  SCLKSEL0_bit at CLK_CTRL.B0;
    const register unsigned short int SCLKSEL1 = 1;
    sbit  SCLKSEL1_bit at CLK_CTRL.B1;
    const register unsigned short int SCLKSEL2 = 2;
    sbit  SCLKSEL2_bit at CLK_CTRL.B2;

sfr data unsigned char volatile CLK_PSCTRL                absolute 0x0041;
    const register unsigned short int PSADIV0 = 2;
    sbit  PSADIV0_bit at CLK_PSCTRL.B2;
    const register unsigned short int PSADIV1 = 3;
    sbit  PSADIV1_bit at CLK_PSCTRL.B3;
    const register unsigned short int PSADIV2 = 4;
    sbit  PSADIV2_bit at CLK_PSCTRL.B4;
    const register unsigned short int PSADIV3 = 5;
    sbit  PSADIV3_bit at CLK_PSCTRL.B5;
    const register unsigned short int PSADIV4 = 6;
    sbit  PSADIV4_bit at CLK_PSCTRL.B6;
    const register unsigned short int PSBCDIV0 = 0;
    sbit  PSBCDIV0_bit at CLK_PSCTRL.B0;
    const register unsigned short int PSBCDIV1 = 1;
    sbit  PSBCDIV1_bit at CLK_PSCTRL.B1;

sfr data unsigned char volatile CLK_LOCK                  absolute 0x0042;
    const register unsigned short int LOCK_ = 0;
    sbit  LOCK_bit at CLK_LOCK.B0;

sfr data unsigned char volatile CLK_RTCCTRL               absolute 0x0043;
    const register unsigned short int RTCSRC0 = 1;
    sbit  RTCSRC0_bit at CLK_RTCCTRL.B1;
    const register unsigned short int RTCSRC1 = 2;
    sbit  RTCSRC1_bit at CLK_RTCCTRL.B2;
    const register unsigned short int RTCSRC2 = 3;
    sbit  RTCSRC2_bit at CLK_RTCCTRL.B3;
    const register unsigned short int RTCEN = 0;
    sbit  RTCEN_bit at CLK_RTCCTRL.B0;

sfr data unsigned char volatile PR_PRGEN                  absolute 0x0070;
    const register unsigned short int XCL = 7;
    sbit  XCL_bit at PR_PRGEN.B7;
    const register unsigned short int RTC = 2;
    sbit  RTC_bit at PR_PRGEN.B2;
    const register unsigned short int EVSYS = 1;
    sbit  EVSYS_bit at PR_PRGEN.B1;
    const register unsigned short int EDMA = 0;
    sbit  EDMA_bit at PR_PRGEN.B0;

sfr data unsigned char volatile PR_PRPA                   absolute 0x0071;
    const register unsigned short int DAC = 2;
    sbit  DAC_bit at PR_PRPA.B2;
    const register unsigned short int ADC = 1;
    sbit  ADC_bit at PR_PRPA.B1;
    const register unsigned short int AC = 0;
    sbit  AC_bit at PR_PRPA.B0;

sfr data unsigned char volatile PR_PRPC                   absolute 0x0073;
    const register unsigned short int TWI = 6;
    sbit  TWI_bit at PR_PRPC.B6;
    const register unsigned short int USART0 = 4;
    sbit  USART0_bit at PR_PRPC.B4;
    const register unsigned short int SPI = 3;
    sbit  SPI_bit at PR_PRPC.B3;
    const register unsigned short int HIRES = 2;
    sbit  HIRES_bit at PR_PRPC.B2;
    const register unsigned short int TC5 = 1;
    sbit  TC5_bit at PR_PRPC.B1;
    const register unsigned short int TC4 = 0;
    sbit  TC4_bit at PR_PRPC.B0;

sfr data unsigned char volatile PR_PRPD                   absolute 0x0074;
    sbit  USART0_PR_PRPD_bit at PR_PRPD.B4;
    sbit  TC5_PR_PRPD_bit at PR_PRPD.B1;

sfr data unsigned char volatile SLEEP_CTRL                absolute 0x0048;
    const register unsigned short int SMODE0 = 1;
    sbit  SMODE0_bit at SLEEP_CTRL.B1;
    const register unsigned short int SMODE1 = 2;
    sbit  SMODE1_bit at SLEEP_CTRL.B2;
    const register unsigned short int SMODE2 = 3;
    sbit  SMODE2_bit at SLEEP_CTRL.B3;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at SLEEP_CTRL.B0;

sfr data unsigned char volatile OSC_CTRL                  absolute 0x0050;
    const register unsigned short int RC8MLPM = 6;
    sbit  RC8MLPM_bit at OSC_CTRL.B6;
    const register unsigned short int RC8MEN = 5;
    sbit  RC8MEN_bit at OSC_CTRL.B5;
    const register unsigned short int PLLEN = 4;
    sbit  PLLEN_bit at OSC_CTRL.B4;
    const register unsigned short int XOSCEN = 3;
    sbit  XOSCEN_bit at OSC_CTRL.B3;
    const register unsigned short int RC32KEN = 2;
    sbit  RC32KEN_bit at OSC_CTRL.B2;
    const register unsigned short int RC32MEN = 1;
    sbit  RC32MEN_bit at OSC_CTRL.B1;
    const register unsigned short int RC2MEN = 0;
    sbit  RC2MEN_bit at OSC_CTRL.B0;

sfr data unsigned char volatile OSC_STATUS                absolute 0x0051;
    const register unsigned short int RC8MRDY = 5;
    sbit  RC8MRDY_bit at OSC_STATUS.B5;
    const register unsigned short int PLLRDY = 4;
    sbit  PLLRDY_bit at OSC_STATUS.B4;
    const register unsigned short int XOSCRDY = 3;
    sbit  XOSCRDY_bit at OSC_STATUS.B3;
    const register unsigned short int RC32KRDY = 2;
    sbit  RC32KRDY_bit at OSC_STATUS.B2;
    const register unsigned short int RC32MRDY = 1;
    sbit  RC32MRDY_bit at OSC_STATUS.B1;
    const register unsigned short int RC2MRDY = 0;
    sbit  RC2MRDY_bit at OSC_STATUS.B0;

sfr data unsigned char volatile OSC_XOSCCTRL              absolute 0x0052;
    const register unsigned short int FRQRANGE0 = 6;
    sbit  FRQRANGE0_bit at OSC_XOSCCTRL.B6;
    const register unsigned short int FRQRANGE1 = 7;
    sbit  FRQRANGE1_bit at OSC_XOSCCTRL.B7;
    const register unsigned short int X32KLPM = 5;
    sbit  X32KLPM_bit at OSC_XOSCCTRL.B5;
    const register unsigned short int XOSCPWR = 4;
    sbit  XOSCPWR_bit at OSC_XOSCCTRL.B4;
    const register unsigned short int XOSCSEL0 = 0;
    sbit  XOSCSEL0_bit at OSC_XOSCCTRL.B0;
    const register unsigned short int XOSCSEL1 = 1;
    sbit  XOSCSEL1_bit at OSC_XOSCCTRL.B1;
    const register unsigned short int XOSCSEL2 = 2;
    sbit  XOSCSEL2_bit at OSC_XOSCCTRL.B2;
    const register unsigned short int XOSCSEL3 = 3;
    sbit  XOSCSEL3_bit at OSC_XOSCCTRL.B3;
    const register unsigned short int XOSCSEL4 = 4;
    sbit  XOSCSEL4_bit at OSC_XOSCCTRL.B4;

sfr data unsigned char volatile OSC_XOSCFAIL              absolute 0x0053;
    const register unsigned short int PLLFDIF = 3;
    sbit  PLLFDIF_bit at OSC_XOSCFAIL.B3;
    const register unsigned short int PLLFDEN = 2;
    sbit  PLLFDEN_bit at OSC_XOSCFAIL.B2;
    const register unsigned short int XOSCFDIF = 1;
    sbit  XOSCFDIF_bit at OSC_XOSCFAIL.B1;
    const register unsigned short int XOSCFDEN = 0;
    sbit  XOSCFDEN_bit at OSC_XOSCFAIL.B0;

sfr data unsigned char volatile OSC_RC32KCAL              absolute 0x0054;
sfr data unsigned char volatile OSC_PLLCTRL               absolute 0x0055;
    const register unsigned short int PLLSRC0 = 6;
    sbit  PLLSRC0_bit at OSC_PLLCTRL.B6;
    const register unsigned short int PLLSRC1 = 7;
    sbit  PLLSRC1_bit at OSC_PLLCTRL.B7;
    const register unsigned short int PLLDIV = 5;
    sbit  PLLDIV_bit at OSC_PLLCTRL.B5;
    const register unsigned short int PLLFAC0 = 0;
    sbit  PLLFAC0_bit at OSC_PLLCTRL.B0;
    const register unsigned short int PLLFAC1 = 1;
    sbit  PLLFAC1_bit at OSC_PLLCTRL.B1;
    const register unsigned short int PLLFAC2 = 2;
    sbit  PLLFAC2_bit at OSC_PLLCTRL.B2;
    const register unsigned short int PLLFAC3 = 3;
    sbit  PLLFAC3_bit at OSC_PLLCTRL.B3;
    const register unsigned short int PLLFAC4 = 4;
    sbit  PLLFAC4_bit at OSC_PLLCTRL.B4;

sfr data unsigned char volatile OSC_DFLLCTRL              absolute 0x0056;
    const register unsigned short int RC32MCREF0 = 1;
    sbit  RC32MCREF0_bit at OSC_DFLLCTRL.B1;
    const register unsigned short int RC32MCREF1 = 2;
    sbit  RC32MCREF1_bit at OSC_DFLLCTRL.B2;

sfr data unsigned char volatile OSC_RC8MCAL               absolute 0x0057;
    const register unsigned short int RC8MCAL0 = 0;
    sbit  RC8MCAL0_bit at OSC_RC8MCAL.B0;
    const register unsigned short int RC8MCAL1 = 1;
    sbit  RC8MCAL1_bit at OSC_RC8MCAL.B1;
    const register unsigned short int RC8MCAL2 = 2;
    sbit  RC8MCAL2_bit at OSC_RC8MCAL.B2;
    const register unsigned short int RC8MCAL3 = 3;
    sbit  RC8MCAL3_bit at OSC_RC8MCAL.B3;
    const register unsigned short int RC8MCAL4 = 4;
    sbit  RC8MCAL4_bit at OSC_RC8MCAL.B4;
    const register unsigned short int RC8MCAL5 = 5;
    sbit  RC8MCAL5_bit at OSC_RC8MCAL.B5;
    const register unsigned short int RC8MCAL6 = 6;
    sbit  RC8MCAL6_bit at OSC_RC8MCAL.B6;
    const register unsigned short int RC8MCAL7 = 7;
    sbit  RC8MCAL7_bit at OSC_RC8MCAL.B7;

sfr data unsigned char volatile DFLLRC32M_CTRL            absolute 0x0060;
    const register unsigned short int ENABLE = 0;
    sbit  ENABLE_bit at DFLLRC32M_CTRL.B0;

sfr data unsigned char volatile DFLLRC32M_CALA            absolute 0x0062;
    const register unsigned short int CALL0 = 0;
    sbit  CALL0_bit at DFLLRC32M_CALA.B0;
    const register unsigned short int CALL1 = 1;
    sbit  CALL1_bit at DFLLRC32M_CALA.B1;
    const register unsigned short int CALL2 = 2;
    sbit  CALL2_bit at DFLLRC32M_CALA.B2;
    const register unsigned short int CALL3 = 3;
    sbit  CALL3_bit at DFLLRC32M_CALA.B3;
    const register unsigned short int CALL4 = 4;
    sbit  CALL4_bit at DFLLRC32M_CALA.B4;
    const register unsigned short int CALL5 = 5;
    sbit  CALL5_bit at DFLLRC32M_CALA.B5;
    const register unsigned short int CALL6 = 6;
    sbit  CALL6_bit at DFLLRC32M_CALA.B6;

sfr data unsigned char volatile DFLLRC32M_CALB            absolute 0x0063;
    const register unsigned short int CALH0 = 0;
    sbit  CALH0_bit at DFLLRC32M_CALB.B0;
    const register unsigned short int CALH1 = 1;
    sbit  CALH1_bit at DFLLRC32M_CALB.B1;
    const register unsigned short int CALH2 = 2;
    sbit  CALH2_bit at DFLLRC32M_CALB.B2;
    const register unsigned short int CALH3 = 3;
    sbit  CALH3_bit at DFLLRC32M_CALB.B3;
    const register unsigned short int CALH4 = 4;
    sbit  CALH4_bit at DFLLRC32M_CALB.B4;
    const register unsigned short int CALH5 = 5;
    sbit  CALH5_bit at DFLLRC32M_CALB.B5;

sfr data unsigned char volatile DFLLRC32M_COMP0           absolute 0x0064;
sfr data unsigned char volatile DFLLRC32M_COMP1           absolute 0x0065;
sfr data unsigned char volatile DFLLRC32M_COMP2           absolute 0x0066;
sfr data unsigned char volatile RST_STATUS                absolute 0x0078;
    const register unsigned short int SDRF = 6;
    sbit  SDRF_bit at RST_STATUS.B6;
    const register unsigned short int SRF = 5;
    sbit  SRF_bit at RST_STATUS.B5;
    const register unsigned short int PDIRF = 4;
    sbit  PDIRF_bit at RST_STATUS.B4;
    const register unsigned short int WDRF = 3;
    sbit  WDRF_bit at RST_STATUS.B3;
    const register unsigned short int BORF = 2;
    sbit  BORF_bit at RST_STATUS.B2;
    const register unsigned short int EXTRF = 1;
    sbit  EXTRF_bit at RST_STATUS.B1;
    const register unsigned short int PORF = 0;
    sbit  PORF_bit at RST_STATUS.B0;

sfr data unsigned char volatile RST_CTRL                  absolute 0x0079;
    const register unsigned short int SWRST = 0;
    sbit  SWRST_bit at RST_CTRL.B0;

sfr data unsigned char volatile WDT_CTRL                  absolute 0x0080;
    const register unsigned short int PER0 = 2;
    sbit  PER0_bit at WDT_CTRL.B2;
    const register unsigned short int PER1 = 3;
    sbit  PER1_bit at WDT_CTRL.B3;
    const register unsigned short int PER2 = 4;
    sbit  PER2_bit at WDT_CTRL.B4;
    const register unsigned short int PER3 = 5;
    sbit  PER3_bit at WDT_CTRL.B5;
    sbit  ENABLE_WDT_CTRL_bit at WDT_CTRL.B1;
    const register unsigned short int CEN = 0;
    sbit  CEN_bit at WDT_CTRL.B0;

sfr data unsigned char volatile WDT_WINCTRL               absolute 0x0081;
    const register unsigned short int WPER0 = 2;
    sbit  WPER0_bit at WDT_WINCTRL.B2;
    const register unsigned short int WPER1 = 3;
    sbit  WPER1_bit at WDT_WINCTRL.B3;
    const register unsigned short int WPER2 = 4;
    sbit  WPER2_bit at WDT_WINCTRL.B4;
    const register unsigned short int WPER3 = 5;
    sbit  WPER3_bit at WDT_WINCTRL.B5;
    const register unsigned short int WEN = 1;
    sbit  WEN_bit at WDT_WINCTRL.B1;
    const register unsigned short int WCEN = 0;
    sbit  WCEN_bit at WDT_WINCTRL.B0;

sfr data unsigned char volatile WDT_STATUS                absolute 0x0082;
    const register unsigned short int SYNCBUSY = 0;
    sbit  SYNCBUSY_bit at WDT_STATUS.B0;

sfr data unsigned char volatile MCU_DEVID0                absolute 0x0090;
sfr data unsigned char volatile MCU_DEVID1                absolute 0x0091;
sfr data unsigned char volatile MCU_DEVID2                absolute 0x0092;
sfr data unsigned char volatile MCU_REVID                 absolute 0x0093;
sfr data unsigned char volatile MCU_ANAINIT               absolute 0x0097;
    const register unsigned short int STARTUPDLYA0 = 0;
    sbit  STARTUPDLYA0_bit at MCU_ANAINIT.B0;
    const register unsigned short int STARTUPDLYA1 = 1;
    sbit  STARTUPDLYA1_bit at MCU_ANAINIT.B1;

sfr data unsigned char volatile MCU_EVSYSLOCK             absolute 0x0098;
    const register unsigned short int EVSYS1LOCK = 4;
    sbit  EVSYS1LOCK_bit at MCU_EVSYSLOCK.B4;
    const register unsigned short int EVSYS0LOCK = 0;
    sbit  EVSYS0LOCK_bit at MCU_EVSYSLOCK.B0;

sfr data unsigned char volatile MCU_WEXLOCK               absolute 0x0099;
    const register unsigned short int WEXCLOCK = 0;
    sbit  WEXCLOCK_bit at MCU_WEXLOCK.B0;

sfr data unsigned char volatile MCU_FAULTLOCK             absolute 0x009A;
    const register unsigned short int FAULTC5LOCK = 1;
    sbit  FAULTC5LOCK_bit at MCU_FAULTLOCK.B1;
    const register unsigned short int FAULTC4LOCK = 0;
    sbit  FAULTC4LOCK_bit at MCU_FAULTLOCK.B0;

sfr data unsigned char volatile PMIC_STATUS               absolute 0x00A0;
    const register unsigned short int NMIEX = 7;
    sbit  NMIEX_bit at PMIC_STATUS.B7;
    const register unsigned short int HILVLEX = 2;
    sbit  HILVLEX_bit at PMIC_STATUS.B2;
    const register unsigned short int MEDLVLEX = 1;
    sbit  MEDLVLEX_bit at PMIC_STATUS.B1;
    const register unsigned short int LOLVLEX = 0;
    sbit  LOLVLEX_bit at PMIC_STATUS.B0;

sfr data unsigned char volatile PMIC_INTPRI               absolute 0x00A1;
    const register unsigned short int INTPRI0 = 0;
    sbit  INTPRI0_bit at PMIC_INTPRI.B0;
    const register unsigned short int INTPRI1 = 1;
    sbit  INTPRI1_bit at PMIC_INTPRI.B1;
    const register unsigned short int INTPRI2 = 2;
    sbit  INTPRI2_bit at PMIC_INTPRI.B2;
    const register unsigned short int INTPRI3 = 3;
    sbit  INTPRI3_bit at PMIC_INTPRI.B3;
    const register unsigned short int INTPRI4 = 4;
    sbit  INTPRI4_bit at PMIC_INTPRI.B4;
    const register unsigned short int INTPRI5 = 5;
    sbit  INTPRI5_bit at PMIC_INTPRI.B5;
    const register unsigned short int INTPRI6 = 6;
    sbit  INTPRI6_bit at PMIC_INTPRI.B6;
    const register unsigned short int INTPRI7 = 7;
    sbit  INTPRI7_bit at PMIC_INTPRI.B7;

sfr data unsigned char volatile PMIC_CTRL                 absolute 0x00A2;
    const register unsigned short int RREN = 7;
    sbit  RREN_bit at PMIC_CTRL.B7;
    const register unsigned short int IVSEL = 6;
    sbit  IVSEL_bit at PMIC_CTRL.B6;
    const register unsigned short int HILVLEN = 2;
    sbit  HILVLEN_bit at PMIC_CTRL.B2;
    const register unsigned short int MEDLVLEN = 1;
    sbit  MEDLVLEN_bit at PMIC_CTRL.B1;
    const register unsigned short int LOLVLEN = 0;
    sbit  LOLVLEN_bit at PMIC_CTRL.B0;

sfr data unsigned char volatile PORTCFG_MPCMASK           absolute 0x00B0;
sfr data unsigned char volatile PORTCFG_CLKOUT            absolute 0x00B4;
    const register unsigned short int CLKEVPIN = 7;
    sbit  CLKEVPIN_bit at PORTCFG_CLKOUT.B7;
    const register unsigned short int RTCOUT0 = 5;
    sbit  RTCOUT0_bit at PORTCFG_CLKOUT.B5;
    const register unsigned short int RTCOUT1 = 6;
    sbit  RTCOUT1_bit at PORTCFG_CLKOUT.B6;
    const register unsigned short int CLKOUTSEL0 = 2;
    sbit  CLKOUTSEL0_bit at PORTCFG_CLKOUT.B2;
    const register unsigned short int CLKOUTSEL1 = 3;
    sbit  CLKOUTSEL1_bit at PORTCFG_CLKOUT.B3;
    const register unsigned short int CLKOUT0 = 0;
    sbit  CLKOUT0_bit at PORTCFG_CLKOUT.B0;
    const register unsigned short int CLKOUT1 = 1;
    sbit  CLKOUT1_bit at PORTCFG_CLKOUT.B1;

sfr data unsigned char volatile PORTCFG_ACEVOUT           absolute 0x00B6;
    const register unsigned short int ACOUT0 = 6;
    sbit  ACOUT0_bit at PORTCFG_ACEVOUT.B6;
    const register unsigned short int ACOUT1 = 7;
    sbit  ACOUT1_bit at PORTCFG_ACEVOUT.B7;
    const register unsigned short int EVOUT0 = 4;
    sbit  EVOUT0_bit at PORTCFG_ACEVOUT.B4;
    const register unsigned short int EVOUT1 = 5;
    sbit  EVOUT1_bit at PORTCFG_ACEVOUT.B5;
    const register unsigned short int EVASYEN = 3;
    sbit  EVASYEN_bit at PORTCFG_ACEVOUT.B3;
    const register unsigned short int EVOUTSEL0 = 0;
    sbit  EVOUTSEL0_bit at PORTCFG_ACEVOUT.B0;
    const register unsigned short int EVOUTSEL1 = 1;
    sbit  EVOUTSEL1_bit at PORTCFG_ACEVOUT.B1;
    const register unsigned short int EVOUTSEL2 = 2;
    sbit  EVOUTSEL2_bit at PORTCFG_ACEVOUT.B2;

sfr data unsigned char volatile PORTCFG_SRLCTRL           absolute 0x00B7;
    const register unsigned short int SRLENRA = 0;
    sbit  SRLENRA_bit at PORTCFG_SRLCTRL.B0;
    const register unsigned short int SRLENRC = 2;
    sbit  SRLENRC_bit at PORTCFG_SRLCTRL.B2;
    const register unsigned short int SRLENRD = 3;
    sbit  SRLENRD_bit at PORTCFG_SRLCTRL.B3;
    const register unsigned short int SRLENRR = 7;
    sbit  SRLENRR_bit at PORTCFG_SRLCTRL.B7;

sfr data unsigned char volatile CRC_CTRL                  absolute 0x00D0;
    const register unsigned short int RESET0 = 6;
    sbit  RESET0_bit at CRC_CTRL.B6;
    const register unsigned short int RESET1 = 7;
    sbit  RESET1_bit at CRC_CTRL.B7;
    const register unsigned short int CRC32 = 5;
    sbit  CRC32_bit at CRC_CTRL.B5;
    const register unsigned short int SOURCE0 = 0;
    sbit  SOURCE0_bit at CRC_CTRL.B0;
    const register unsigned short int SOURCE1 = 1;
    sbit  SOURCE1_bit at CRC_CTRL.B1;
    const register unsigned short int SOURCE2 = 2;
    sbit  SOURCE2_bit at CRC_CTRL.B2;
    const register unsigned short int SOURCE3 = 3;
    sbit  SOURCE3_bit at CRC_CTRL.B3;

sfr data unsigned char volatile CRC_STATUS                absolute 0x00D1;
    const register unsigned short int ZERO = 1;
    sbit  ZERO_bit at CRC_STATUS.B1;
    const register unsigned short int BUSY = 0;
    sbit  BUSY_bit at CRC_STATUS.B0;

sfr data unsigned char volatile CRC_DATAIN                absolute 0x00D3;
sfr data unsigned char volatile CRC_CHECKSUM0             absolute 0x00D4;
sfr data unsigned char volatile CRC_CHECKSUM1             absolute 0x00D5;
sfr data unsigned char volatile CRC_CHECKSUM2             absolute 0x00D6;
sfr data unsigned char volatile CRC_CHECKSUM3             absolute 0x00D7;
sfr data unsigned char volatile EDMA_CTRL                 absolute 0x0100;
    sbit  ENABLE_EDMA_CTRL_bit at EDMA_CTRL.B7;
    const register unsigned short int RESET_ = 6;
    sbit  RESET_bit at EDMA_CTRL.B6;
    const register unsigned short int CHMODE0 = 4;
    sbit  CHMODE0_bit at EDMA_CTRL.B4;
    const register unsigned short int CHMODE1 = 5;
    sbit  CHMODE1_bit at EDMA_CTRL.B5;
    const register unsigned short int DBUFMODE0 = 2;
    sbit  DBUFMODE0_bit at EDMA_CTRL.B2;
    const register unsigned short int DBUFMODE1 = 3;
    sbit  DBUFMODE1_bit at EDMA_CTRL.B3;
    const register unsigned short int PRIMODE0 = 0;
    sbit  PRIMODE0_bit at EDMA_CTRL.B0;
    const register unsigned short int PRIMODE1 = 1;
    sbit  PRIMODE1_bit at EDMA_CTRL.B1;

sfr data unsigned char volatile EDMA_INTFLAGS             absolute 0x0103;
    const register unsigned short int CH3ERRIF = 7;
    sbit  CH3ERRIF_bit at EDMA_INTFLAGS.B7;
    const register unsigned short int CH2ERRIF = 6;
    sbit  CH2ERRIF_bit at EDMA_INTFLAGS.B6;
    const register unsigned short int CH1ERRIF = 5;
    sbit  CH1ERRIF_bit at EDMA_INTFLAGS.B5;
    const register unsigned short int CH0ERRIF = 4;
    sbit  CH0ERRIF_bit at EDMA_INTFLAGS.B4;
    const register unsigned short int CH3TRNFIF = 3;
    sbit  CH3TRNFIF_bit at EDMA_INTFLAGS.B3;
    const register unsigned short int CH2TRNFIF = 2;
    sbit  CH2TRNFIF_bit at EDMA_INTFLAGS.B2;
    const register unsigned short int CH1TRNFIF = 1;
    sbit  CH1TRNFIF_bit at EDMA_INTFLAGS.B1;
    const register unsigned short int CH0TRNFIF = 0;
    sbit  CH0TRNFIF_bit at EDMA_INTFLAGS.B0;

sfr data unsigned char volatile EDMA_STATUS               absolute 0x0104;
    const register unsigned short int CH3BUSY = 7;
    sbit  CH3BUSY_bit at EDMA_STATUS.B7;
    const register unsigned short int CH2BUSY = 6;
    sbit  CH2BUSY_bit at EDMA_STATUS.B6;
    const register unsigned short int CH1BUSY = 5;
    sbit  CH1BUSY_bit at EDMA_STATUS.B5;
    const register unsigned short int CH0BUSY = 4;
    sbit  CH0BUSY_bit at EDMA_STATUS.B4;
    const register unsigned short int CH3PEND = 3;
    sbit  CH3PEND_bit at EDMA_STATUS.B3;
    const register unsigned short int CH2PEND = 2;
    sbit  CH2PEND_bit at EDMA_STATUS.B2;
    const register unsigned short int CH1PEND = 1;
    sbit  CH1PEND_bit at EDMA_STATUS.B1;
    const register unsigned short int CH0PEND = 0;
    sbit  CH0PEND_bit at EDMA_STATUS.B0;

sfr data unsigned char volatile EDMA_TEMP                 absolute 0x0106;
sfr data unsigned char volatile EDMA_CH0_CTRLA            absolute 0x0110;
    sbit  ENABLE_EDMA_CH0_CTRLA_bit at EDMA_CH0_CTRLA.B7;
    sbit  RESET__EDMA_CH0_CTRLA_bit at EDMA_CH0_CTRLA.B6;
    const register unsigned short int REPEAT_ = 5;
    sbit  REPEAT_bit at EDMA_CH0_CTRLA.B5;
    const register unsigned short int TRFREQ = 4;
    sbit  TRFREQ_bit at EDMA_CH0_CTRLA.B4;
    const register unsigned short int SINGLE_ = 2;
    sbit  SINGLE_bit at EDMA_CH0_CTRLA.B2;
    const register unsigned short int BURSTLEN = 0;
    sbit  BURSTLEN_bit at EDMA_CH0_CTRLA.B0;

sfr data unsigned char volatile EDMA_CH0_CTRLB            absolute 0x0111;
    const register unsigned short int CHBUSY = 7;
    sbit  CHBUSY_bit at EDMA_CH0_CTRLB.B7;
    const register unsigned short int CHPEND = 6;
    sbit  CHPEND_bit at EDMA_CH0_CTRLB.B6;
    const register unsigned short int ERRIF = 5;
    sbit  ERRIF_bit at EDMA_CH0_CTRLB.B5;
    const register unsigned short int TRNIF = 4;
    sbit  TRNIF_bit at EDMA_CH0_CTRLB.B4;
    const register unsigned short int ERRINTLVL0 = 2;
    sbit  ERRINTLVL0_bit at EDMA_CH0_CTRLB.B2;
    const register unsigned short int ERRINTLVL1 = 3;
    sbit  ERRINTLVL1_bit at EDMA_CH0_CTRLB.B3;
    const register unsigned short int TRNINTLVL0 = 0;
    sbit  TRNINTLVL0_bit at EDMA_CH0_CTRLB.B0;
    const register unsigned short int TRNINTLVL1 = 1;
    sbit  TRNINTLVL1_bit at EDMA_CH0_CTRLB.B1;

sfr data unsigned char volatile EDMA_CH0_ADDRCTRL         absolute 0x0112;
    const register unsigned short int RELOAD0 = 4;
    sbit  RELOAD0_bit at EDMA_CH0_ADDRCTRL.B4;
    const register unsigned short int RELOAD1 = 5;
    sbit  RELOAD1_bit at EDMA_CH0_ADDRCTRL.B5;
    const register unsigned short int DIR0 = 0;
    sbit  DIR0_bit at EDMA_CH0_ADDRCTRL.B0;
    const register unsigned short int DIR1 = 1;
    sbit  DIR1_bit at EDMA_CH0_ADDRCTRL.B1;
    const register unsigned short int DIR2 = 2;
    sbit  DIR2_bit at EDMA_CH0_ADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH0_DESTADDRCTRL     absolute 0x0113;
    const register unsigned short int DESTRELOAD0 = 4;
    sbit  DESTRELOAD0_bit at EDMA_CH0_DESTADDRCTRL.B4;
    const register unsigned short int DESTRELOAD1 = 5;
    sbit  DESTRELOAD1_bit at EDMA_CH0_DESTADDRCTRL.B5;
    const register unsigned short int DESTDIR0 = 0;
    sbit  DESTDIR0_bit at EDMA_CH0_DESTADDRCTRL.B0;
    const register unsigned short int DESTDIR1 = 1;
    sbit  DESTDIR1_bit at EDMA_CH0_DESTADDRCTRL.B1;
    const register unsigned short int DESTDIR2 = 2;
    sbit  DESTDIR2_bit at EDMA_CH0_DESTADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH0_TRIGSRC          absolute 0x0114;
    const register unsigned short int TRIGSRC0 = 0;
    sbit  TRIGSRC0_bit at EDMA_CH0_TRIGSRC.B0;
    const register unsigned short int TRIGSRC1 = 1;
    sbit  TRIGSRC1_bit at EDMA_CH0_TRIGSRC.B1;
    const register unsigned short int TRIGSRC2 = 2;
    sbit  TRIGSRC2_bit at EDMA_CH0_TRIGSRC.B2;
    const register unsigned short int TRIGSRC3 = 3;
    sbit  TRIGSRC3_bit at EDMA_CH0_TRIGSRC.B3;
    const register unsigned short int TRIGSRC4 = 4;
    sbit  TRIGSRC4_bit at EDMA_CH0_TRIGSRC.B4;
    const register unsigned short int TRIGSRC5 = 5;
    sbit  TRIGSRC5_bit at EDMA_CH0_TRIGSRC.B5;
    const register unsigned short int TRIGSRC6 = 6;
    sbit  TRIGSRC6_bit at EDMA_CH0_TRIGSRC.B6;
    const register unsigned short int TRIGSRC7 = 7;
    sbit  TRIGSRC7_bit at EDMA_CH0_TRIGSRC.B7;

sfr data unsigned int  volatile EDMA_CH0_TRFCNT           absolute 0x0116;
sfr data unsigned int  volatile EDMA_CH0_ADDR             absolute 0x0118;
sfr data unsigned int  volatile EDMA_CH0_DESTADDR         absolute 0x011C;
sfr data unsigned char volatile EDMA_CH1_CTRLA            absolute 0x0120;
    sbit  ENABLE_EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B7;
    sbit  RESET__EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B6;
    sbit  REPEAT__EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B5;
    sbit  TRFREQ_EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B4;
    sbit  SINGLE__EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B2;
    sbit  BURSTLEN_EDMA_CH1_CTRLA_bit at EDMA_CH1_CTRLA.B0;

sfr data unsigned char volatile EDMA_CH1_CTRLB            absolute 0x0121;
    sbit  CHBUSY_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B7;
    sbit  CHPEND_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B6;
    sbit  ERRIF_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B5;
    sbit  TRNIF_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B4;
    sbit  ERRINTLVL0_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B2;
    sbit  ERRINTLVL1_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B3;
    sbit  TRNINTLVL0_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B0;
    sbit  TRNINTLVL1_EDMA_CH1_CTRLB_bit at EDMA_CH1_CTRLB.B1;

sfr data unsigned char volatile EDMA_CH1_ADDRCTRL         absolute 0x0122;
    sbit  RELOAD0_EDMA_CH1_ADDRCTRL_bit at EDMA_CH1_ADDRCTRL.B4;
    sbit  RELOAD1_EDMA_CH1_ADDRCTRL_bit at EDMA_CH1_ADDRCTRL.B5;
    sbit  DIR0_EDMA_CH1_ADDRCTRL_bit at EDMA_CH1_ADDRCTRL.B0;
    sbit  DIR1_EDMA_CH1_ADDRCTRL_bit at EDMA_CH1_ADDRCTRL.B1;
    sbit  DIR2_EDMA_CH1_ADDRCTRL_bit at EDMA_CH1_ADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH1_DESTADDRCTRL     absolute 0x0123;
    sbit  DESTRELOAD0_EDMA_CH1_DESTADDRCTRL_bit at EDMA_CH1_DESTADDRCTRL.B4;
    sbit  DESTRELOAD1_EDMA_CH1_DESTADDRCTRL_bit at EDMA_CH1_DESTADDRCTRL.B5;
    sbit  DESTDIR0_EDMA_CH1_DESTADDRCTRL_bit at EDMA_CH1_DESTADDRCTRL.B0;
    sbit  DESTDIR1_EDMA_CH1_DESTADDRCTRL_bit at EDMA_CH1_DESTADDRCTRL.B1;
    sbit  DESTDIR2_EDMA_CH1_DESTADDRCTRL_bit at EDMA_CH1_DESTADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH1_TRIGSRC          absolute 0x0124;
    sbit  TRIGSRC0_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B0;
    sbit  TRIGSRC1_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B1;
    sbit  TRIGSRC2_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B2;
    sbit  TRIGSRC3_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B3;
    sbit  TRIGSRC4_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B4;
    sbit  TRIGSRC5_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B5;
    sbit  TRIGSRC6_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B6;
    sbit  TRIGSRC7_EDMA_CH1_TRIGSRC_bit at EDMA_CH1_TRIGSRC.B7;

sfr data unsigned int  volatile EDMA_CH1_TRFCNT           absolute 0x0126;
sfr data unsigned int  volatile EDMA_CH1_ADDR             absolute 0x0128;
sfr data unsigned int  volatile EDMA_CH1_DESTADDR         absolute 0x012C;
sfr data unsigned char volatile EDMA_CH2_CTRLA            absolute 0x0130;
    sbit  ENABLE_EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B7;
    sbit  RESET__EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B6;
    sbit  REPEAT__EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B5;
    sbit  TRFREQ_EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B4;
    sbit  SINGLE__EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B2;
    sbit  BURSTLEN_EDMA_CH2_CTRLA_bit at EDMA_CH2_CTRLA.B0;

sfr data unsigned char volatile EDMA_CH2_CTRLB            absolute 0x0131;
    sbit  CHBUSY_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B7;
    sbit  CHPEND_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B6;
    sbit  ERRIF_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B5;
    sbit  TRNIF_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B4;
    sbit  ERRINTLVL0_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B2;
    sbit  ERRINTLVL1_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B3;
    sbit  TRNINTLVL0_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B0;
    sbit  TRNINTLVL1_EDMA_CH2_CTRLB_bit at EDMA_CH2_CTRLB.B1;

sfr data unsigned char volatile EDMA_CH2_ADDRCTRL         absolute 0x0132;
    sbit  RELOAD0_EDMA_CH2_ADDRCTRL_bit at EDMA_CH2_ADDRCTRL.B4;
    sbit  RELOAD1_EDMA_CH2_ADDRCTRL_bit at EDMA_CH2_ADDRCTRL.B5;
    sbit  DIR0_EDMA_CH2_ADDRCTRL_bit at EDMA_CH2_ADDRCTRL.B0;
    sbit  DIR1_EDMA_CH2_ADDRCTRL_bit at EDMA_CH2_ADDRCTRL.B1;
    sbit  DIR2_EDMA_CH2_ADDRCTRL_bit at EDMA_CH2_ADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH2_DESTADDRCTRL     absolute 0x0133;
    sbit  DESTRELOAD0_EDMA_CH2_DESTADDRCTRL_bit at EDMA_CH2_DESTADDRCTRL.B4;
    sbit  DESTRELOAD1_EDMA_CH2_DESTADDRCTRL_bit at EDMA_CH2_DESTADDRCTRL.B5;
    sbit  DESTDIR0_EDMA_CH2_DESTADDRCTRL_bit at EDMA_CH2_DESTADDRCTRL.B0;
    sbit  DESTDIR1_EDMA_CH2_DESTADDRCTRL_bit at EDMA_CH2_DESTADDRCTRL.B1;
    sbit  DESTDIR2_EDMA_CH2_DESTADDRCTRL_bit at EDMA_CH2_DESTADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH2_TRIGSRC          absolute 0x0134;
    sbit  TRIGSRC0_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B0;
    sbit  TRIGSRC1_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B1;
    sbit  TRIGSRC2_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B2;
    sbit  TRIGSRC3_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B3;
    sbit  TRIGSRC4_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B4;
    sbit  TRIGSRC5_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B5;
    sbit  TRIGSRC6_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B6;
    sbit  TRIGSRC7_EDMA_CH2_TRIGSRC_bit at EDMA_CH2_TRIGSRC.B7;

sfr data unsigned int  volatile EDMA_CH2_TRFCNT           absolute 0x0136;
sfr data unsigned int  volatile EDMA_CH2_ADDR             absolute 0x0138;
sfr data unsigned int  volatile EDMA_CH2_DESTADDR         absolute 0x013C;
sfr data unsigned char volatile EDMA_CH3_CTRLA            absolute 0x0140;
    sbit  ENABLE_EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B7;
    sbit  RESET__EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B6;
    sbit  REPEAT__EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B5;
    sbit  TRFREQ_EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B4;
    sbit  SINGLE__EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B2;
    sbit  BURSTLEN_EDMA_CH3_CTRLA_bit at EDMA_CH3_CTRLA.B0;

sfr data unsigned char volatile EDMA_CH3_CTRLB            absolute 0x0141;
    sbit  CHBUSY_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B7;
    sbit  CHPEND_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B6;
    sbit  ERRIF_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B5;
    sbit  TRNIF_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B4;
    sbit  ERRINTLVL0_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B2;
    sbit  ERRINTLVL1_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B3;
    sbit  TRNINTLVL0_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B0;
    sbit  TRNINTLVL1_EDMA_CH3_CTRLB_bit at EDMA_CH3_CTRLB.B1;

sfr data unsigned char volatile EDMA_CH3_ADDRCTRL         absolute 0x0142;
    sbit  RELOAD0_EDMA_CH3_ADDRCTRL_bit at EDMA_CH3_ADDRCTRL.B4;
    sbit  RELOAD1_EDMA_CH3_ADDRCTRL_bit at EDMA_CH3_ADDRCTRL.B5;
    sbit  DIR0_EDMA_CH3_ADDRCTRL_bit at EDMA_CH3_ADDRCTRL.B0;
    sbit  DIR1_EDMA_CH3_ADDRCTRL_bit at EDMA_CH3_ADDRCTRL.B1;
    sbit  DIR2_EDMA_CH3_ADDRCTRL_bit at EDMA_CH3_ADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH3_DESTADDRCTRL     absolute 0x0143;
    sbit  DESTRELOAD0_EDMA_CH3_DESTADDRCTRL_bit at EDMA_CH3_DESTADDRCTRL.B4;
    sbit  DESTRELOAD1_EDMA_CH3_DESTADDRCTRL_bit at EDMA_CH3_DESTADDRCTRL.B5;
    sbit  DESTDIR0_EDMA_CH3_DESTADDRCTRL_bit at EDMA_CH3_DESTADDRCTRL.B0;
    sbit  DESTDIR1_EDMA_CH3_DESTADDRCTRL_bit at EDMA_CH3_DESTADDRCTRL.B1;
    sbit  DESTDIR2_EDMA_CH3_DESTADDRCTRL_bit at EDMA_CH3_DESTADDRCTRL.B2;

sfr data unsigned char volatile EDMA_CH3_TRIGSRC          absolute 0x0144;
    sbit  TRIGSRC0_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B0;
    sbit  TRIGSRC1_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B1;
    sbit  TRIGSRC2_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B2;
    sbit  TRIGSRC3_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B3;
    sbit  TRIGSRC4_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B4;
    sbit  TRIGSRC5_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B5;
    sbit  TRIGSRC6_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B6;
    sbit  TRIGSRC7_EDMA_CH3_TRIGSRC_bit at EDMA_CH3_TRIGSRC.B7;

sfr data unsigned int  volatile EDMA_CH3_TRFCNT           absolute 0x0146;
sfr data unsigned int  volatile EDMA_CH3_ADDR             absolute 0x0148;
sfr data unsigned int  volatile EDMA_CH3_DESTADDR         absolute 0x014C;
sfr data unsigned char volatile EVSYS_CH0MUX              absolute 0x0180;
    const register unsigned short int CHMUX0 = 0;
    sbit  CHMUX0_bit at EVSYS_CH0MUX.B0;
    const register unsigned short int CHMUX1 = 1;
    sbit  CHMUX1_bit at EVSYS_CH0MUX.B1;
    const register unsigned short int CHMUX2 = 2;
    sbit  CHMUX2_bit at EVSYS_CH0MUX.B2;
    const register unsigned short int CHMUX3 = 3;
    sbit  CHMUX3_bit at EVSYS_CH0MUX.B3;
    const register unsigned short int CHMUX4 = 4;
    sbit  CHMUX4_bit at EVSYS_CH0MUX.B4;
    const register unsigned short int CHMUX5 = 5;
    sbit  CHMUX5_bit at EVSYS_CH0MUX.B5;
    const register unsigned short int CHMUX6 = 6;
    sbit  CHMUX6_bit at EVSYS_CH0MUX.B6;
    const register unsigned short int CHMUX7 = 7;
    sbit  CHMUX7_bit at EVSYS_CH0MUX.B7;

sfr data unsigned char volatile EVSYS_CH1MUX              absolute 0x0181;
    sbit  CHMUX0_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B0;
    sbit  CHMUX1_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B1;
    sbit  CHMUX2_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B2;
    sbit  CHMUX3_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B3;
    sbit  CHMUX4_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B4;
    sbit  CHMUX5_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B5;
    sbit  CHMUX6_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B6;
    sbit  CHMUX7_EVSYS_CH1MUX_bit at EVSYS_CH1MUX.B7;

sfr data unsigned char volatile EVSYS_CH2MUX              absolute 0x0182;
    sbit  CHMUX0_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B0;
    sbit  CHMUX1_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B1;
    sbit  CHMUX2_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B2;
    sbit  CHMUX3_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B3;
    sbit  CHMUX4_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B4;
    sbit  CHMUX5_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B5;
    sbit  CHMUX6_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B6;
    sbit  CHMUX7_EVSYS_CH2MUX_bit at EVSYS_CH2MUX.B7;

sfr data unsigned char volatile EVSYS_CH3MUX              absolute 0x0183;
    sbit  CHMUX0_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B0;
    sbit  CHMUX1_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B1;
    sbit  CHMUX2_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B2;
    sbit  CHMUX3_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B3;
    sbit  CHMUX4_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B4;
    sbit  CHMUX5_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B5;
    sbit  CHMUX6_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B6;
    sbit  CHMUX7_EVSYS_CH3MUX_bit at EVSYS_CH3MUX.B7;

sfr data unsigned char volatile EVSYS_CH4MUX              absolute 0x0184;
    sbit  CHMUX0_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B0;
    sbit  CHMUX1_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B1;
    sbit  CHMUX2_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B2;
    sbit  CHMUX3_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B3;
    sbit  CHMUX4_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B4;
    sbit  CHMUX5_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B5;
    sbit  CHMUX6_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B6;
    sbit  CHMUX7_EVSYS_CH4MUX_bit at EVSYS_CH4MUX.B7;

sfr data unsigned char volatile EVSYS_CH5MUX              absolute 0x0185;
    sbit  CHMUX0_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B0;
    sbit  CHMUX1_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B1;
    sbit  CHMUX2_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B2;
    sbit  CHMUX3_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B3;
    sbit  CHMUX4_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B4;
    sbit  CHMUX5_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B5;
    sbit  CHMUX6_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B6;
    sbit  CHMUX7_EVSYS_CH5MUX_bit at EVSYS_CH5MUX.B7;

sfr data unsigned char volatile EVSYS_CH6MUX              absolute 0x0186;
    sbit  CHMUX0_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B0;
    sbit  CHMUX1_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B1;
    sbit  CHMUX2_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B2;
    sbit  CHMUX3_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B3;
    sbit  CHMUX4_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B4;
    sbit  CHMUX5_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B5;
    sbit  CHMUX6_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B6;
    sbit  CHMUX7_EVSYS_CH6MUX_bit at EVSYS_CH6MUX.B7;

sfr data unsigned char volatile EVSYS_CH7MUX              absolute 0x0187;
    sbit  CHMUX0_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B0;
    sbit  CHMUX1_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B1;
    sbit  CHMUX2_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B2;
    sbit  CHMUX3_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B3;
    sbit  CHMUX4_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B4;
    sbit  CHMUX5_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B5;
    sbit  CHMUX6_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B6;
    sbit  CHMUX7_EVSYS_CH7MUX_bit at EVSYS_CH7MUX.B7;

sfr data unsigned char volatile EVSYS_CH0CTRL             absolute 0x0188;
    const register unsigned short int ROTARY = 7;
    sbit  ROTARY_bit at EVSYS_CH0CTRL.B7;
    const register unsigned short int QDIRM0 = 5;
    sbit  QDIRM0_bit at EVSYS_CH0CTRL.B5;
    const register unsigned short int QDIRM1 = 6;
    sbit  QDIRM1_bit at EVSYS_CH0CTRL.B6;
    const register unsigned short int QDIEN = 4;
    sbit  QDIEN_bit at EVSYS_CH0CTRL.B4;
    const register unsigned short int QDEN = 3;
    sbit  QDEN_bit at EVSYS_CH0CTRL.B3;
    const register unsigned short int DIGFILT0 = 0;
    sbit  DIGFILT0_bit at EVSYS_CH0CTRL.B0;
    const register unsigned short int DIGFILT1 = 1;
    sbit  DIGFILT1_bit at EVSYS_CH0CTRL.B1;
    const register unsigned short int DIGFILT2 = 2;
    sbit  DIGFILT2_bit at EVSYS_CH0CTRL.B2;

sfr data unsigned char volatile EVSYS_CH1CTRL             absolute 0x0189;
    sbit  DIGFILT0_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH1CTRL_bit at EVSYS_CH1CTRL.B2;

sfr data unsigned char volatile EVSYS_CH2CTRL             absolute 0x018A;
    sbit  DIGFILT0_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH2CTRL_bit at EVSYS_CH2CTRL.B2;

sfr data unsigned char volatile EVSYS_CH3CTRL             absolute 0x018B;
    sbit  DIGFILT0_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH3CTRL_bit at EVSYS_CH3CTRL.B2;

sfr data unsigned char volatile EVSYS_CH4CTRL             absolute 0x018C;
    sbit  DIGFILT0_EVSYS_CH4CTRL_bit at EVSYS_CH4CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH4CTRL_bit at EVSYS_CH4CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH4CTRL_bit at EVSYS_CH4CTRL.B2;

sfr data unsigned char volatile EVSYS_CH5CTRL             absolute 0x018D;
    sbit  DIGFILT0_EVSYS_CH5CTRL_bit at EVSYS_CH5CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH5CTRL_bit at EVSYS_CH5CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH5CTRL_bit at EVSYS_CH5CTRL.B2;

sfr data unsigned char volatile EVSYS_CH6CTRL             absolute 0x018E;
    sbit  DIGFILT0_EVSYS_CH6CTRL_bit at EVSYS_CH6CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH6CTRL_bit at EVSYS_CH6CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH6CTRL_bit at EVSYS_CH6CTRL.B2;

sfr data unsigned char volatile EVSYS_CH7CTRL             absolute 0x018F;
    sbit  DIGFILT0_EVSYS_CH7CTRL_bit at EVSYS_CH7CTRL.B0;
    sbit  DIGFILT1_EVSYS_CH7CTRL_bit at EVSYS_CH7CTRL.B1;
    sbit  DIGFILT2_EVSYS_CH7CTRL_bit at EVSYS_CH7CTRL.B2;

sfr data unsigned char volatile EVSYS_STROBE              absolute 0x0190;
sfr data unsigned char volatile EVSYS_DATA                absolute 0x0191;
sfr data unsigned char volatile EVSYS_DFCTRL              absolute 0x0192;
    const register unsigned short int PRESCFILT0 = 4;
    sbit  PRESCFILT0_bit at EVSYS_DFCTRL.B4;
    const register unsigned short int PRESCFILT1 = 5;
    sbit  PRESCFILT1_bit at EVSYS_DFCTRL.B5;
    const register unsigned short int PRESCFILT2 = 6;
    sbit  PRESCFILT2_bit at EVSYS_DFCTRL.B6;
    const register unsigned short int PRESCFILT3 = 7;
    sbit  PRESCFILT3_bit at EVSYS_DFCTRL.B7;
    const register unsigned short int FILTSEL = 3;
    sbit  FILTSEL_bit at EVSYS_DFCTRL.B3;
    const register unsigned short int PRESC0 = 0;
    sbit  PRESC0_bit at EVSYS_DFCTRL.B0;
    const register unsigned short int PRESC1 = 1;
    sbit  PRESC1_bit at EVSYS_DFCTRL.B1;
    const register unsigned short int PRESC2 = 2;
    sbit  PRESC2_bit at EVSYS_DFCTRL.B2;

sfr data unsigned char volatile NVM_ADDR0                 absolute 0x01C0;
sfr data unsigned char volatile NVM_ADDR1                 absolute 0x01C1;
sfr data unsigned char volatile NVM_ADDR2                 absolute 0x01C2;
sfr data unsigned char volatile NVM_DATA0                 absolute 0x01C4;
sfr data unsigned char volatile NVM_DATA1                 absolute 0x01C5;
sfr data unsigned char volatile NVM_DATA2                 absolute 0x01C6;
sfr data unsigned char volatile NVM_CMD                   absolute 0x01CA;
    const register unsigned short int CMD0 = 0;
    sbit  CMD0_bit at NVM_CMD.B0;
    const register unsigned short int CMD1 = 1;
    sbit  CMD1_bit at NVM_CMD.B1;
    const register unsigned short int CMD2 = 2;
    sbit  CMD2_bit at NVM_CMD.B2;
    const register unsigned short int CMD3 = 3;
    sbit  CMD3_bit at NVM_CMD.B3;
    const register unsigned short int CMD4 = 4;
    sbit  CMD4_bit at NVM_CMD.B4;
    const register unsigned short int CMD5 = 5;
    sbit  CMD5_bit at NVM_CMD.B5;
    const register unsigned short int CMD6 = 6;
    sbit  CMD6_bit at NVM_CMD.B6;

sfr data unsigned char volatile NVM_CTRLA                 absolute 0x01CB;
    const register unsigned short int CMDEX = 0;
    sbit  CMDEX_bit at NVM_CTRLA.B0;

sfr data unsigned char volatile NVM_CTRLB                 absolute 0x01CC;
    const register unsigned short int EPRM = 1;
    sbit  EPRM_bit at NVM_CTRLB.B1;
    const register unsigned short int SPMLOCK = 0;
    sbit  SPMLOCK_bit at NVM_CTRLB.B0;

sfr data unsigned char volatile NVM_INTCTRL               absolute 0x01CD;
    const register unsigned short int SPMLVL0 = 2;
    sbit  SPMLVL0_bit at NVM_INTCTRL.B2;
    const register unsigned short int SPMLVL1 = 3;
    sbit  SPMLVL1_bit at NVM_INTCTRL.B3;
    const register unsigned short int EELVL0 = 0;
    sbit  EELVL0_bit at NVM_INTCTRL.B0;
    const register unsigned short int EELVL1 = 1;
    sbit  EELVL1_bit at NVM_INTCTRL.B1;

sfr data unsigned char volatile NVM_STATUS                absolute 0x01CF;
    const register unsigned short int NVMBUSY = 7;
    sbit  NVMBUSY_bit at NVM_STATUS.B7;
    const register unsigned short int FBUSY = 6;
    sbit  FBUSY_bit at NVM_STATUS.B6;
    const register unsigned short int EELOAD = 1;
    sbit  EELOAD_bit at NVM_STATUS.B1;
    const register unsigned short int FLOAD = 0;
    sbit  FLOAD_bit at NVM_STATUS.B0;

sfr data unsigned char volatile NVM_LOCKBITS              absolute 0x01D0;
    const register unsigned short int BLBB0 = 6;
    sbit  BLBB0_bit at NVM_LOCKBITS.B6;
    const register unsigned short int BLBB1 = 7;
    sbit  BLBB1_bit at NVM_LOCKBITS.B7;
    const register unsigned short int BLBA0 = 4;
    sbit  BLBA0_bit at NVM_LOCKBITS.B4;
    const register unsigned short int BLBA1 = 5;
    sbit  BLBA1_bit at NVM_LOCKBITS.B5;
    const register unsigned short int BLBAT0 = 2;
    sbit  BLBAT0_bit at NVM_LOCKBITS.B2;
    const register unsigned short int BLBAT1 = 3;
    sbit  BLBAT1_bit at NVM_LOCKBITS.B3;
    const register unsigned short int LB0 = 0;
    sbit  LB0_bit at NVM_LOCKBITS.B0;
    const register unsigned short int LB1 = 1;
    sbit  LB1_bit at NVM_LOCKBITS.B1;

sfr data unsigned char volatile ADCA_CTRLA                absolute 0x0200;
    const register unsigned short int START = 2;
    sbit  START_bit at ADCA_CTRLA.B2;
    const register unsigned short int FLUSH = 1;
    sbit  FLUSH_bit at ADCA_CTRLA.B1;
    sbit  ENABLE_ADCA_CTRLA_bit at ADCA_CTRLA.B0;

sfr data unsigned char volatile ADCA_CTRLB                absolute 0x0201;
    const register unsigned short int CURRLIMIT0 = 5;
    sbit  CURRLIMIT0_bit at ADCA_CTRLB.B5;
    const register unsigned short int CURRLIMIT1 = 6;
    sbit  CURRLIMIT1_bit at ADCA_CTRLB.B6;
    const register unsigned short int CONMODE = 4;
    sbit  CONMODE_bit at ADCA_CTRLB.B4;
    const register unsigned short int FREERUN = 3;
    sbit  FREERUN_bit at ADCA_CTRLB.B3;
    const register unsigned short int RESOLUTION0 = 1;
    sbit  RESOLUTION0_bit at ADCA_CTRLB.B1;
    const register unsigned short int RESOLUTION1 = 2;
    sbit  RESOLUTION1_bit at ADCA_CTRLB.B2;

sfr data unsigned char volatile ADCA_REFCTRL              absolute 0x0202;
    const register unsigned short int REFSEL0 = 4;
    sbit  REFSEL0_bit at ADCA_REFCTRL.B4;
    const register unsigned short int REFSEL1 = 5;
    sbit  REFSEL1_bit at ADCA_REFCTRL.B5;
    const register unsigned short int REFSEL2 = 6;
    sbit  REFSEL2_bit at ADCA_REFCTRL.B6;
    const register unsigned short int BANDGAP = 1;
    sbit  BANDGAP_bit at ADCA_REFCTRL.B1;
    const register unsigned short int TEMPREF = 0;
    sbit  TEMPREF_bit at ADCA_REFCTRL.B0;

sfr data unsigned char volatile ADCA_EVCTRL               absolute 0x0203;
    const register unsigned short int EVSEL0 = 3;
    sbit  EVSEL0_bit at ADCA_EVCTRL.B3;
    const register unsigned short int EVSEL1 = 4;
    sbit  EVSEL1_bit at ADCA_EVCTRL.B4;
    const register unsigned short int EVSEL2 = 5;
    sbit  EVSEL2_bit at ADCA_EVCTRL.B5;
    const register unsigned short int EVACT0 = 0;
    sbit  EVACT0_bit at ADCA_EVCTRL.B0;
    const register unsigned short int EVACT1 = 1;
    sbit  EVACT1_bit at ADCA_EVCTRL.B1;
    const register unsigned short int EVACT2 = 2;
    sbit  EVACT2_bit at ADCA_EVCTRL.B2;

sfr data unsigned char volatile ADCA_PRESCALER            absolute 0x0204;
    const register unsigned short int PRESCALER0 = 0;
    sbit  PRESCALER0_bit at ADCA_PRESCALER.B0;
    const register unsigned short int PRESCALER1 = 1;
    sbit  PRESCALER1_bit at ADCA_PRESCALER.B1;
    const register unsigned short int PRESCALER2 = 2;
    sbit  PRESCALER2_bit at ADCA_PRESCALER.B2;

sfr data unsigned char volatile ADCA_INTFLAGS             absolute 0x0206;
    const register unsigned short int CH0IF = 0;
    sbit  CH0IF_bit at ADCA_INTFLAGS.B0;

sfr data unsigned char volatile ADCA_TEMP                 absolute 0x0207;
sfr data unsigned char volatile ADCA_SAMPCTRL             absolute 0x0208;
    const register unsigned short int SAMPVAL0 = 0;
    sbit  SAMPVAL0_bit at ADCA_SAMPCTRL.B0;
    const register unsigned short int SAMPVAL1 = 1;
    sbit  SAMPVAL1_bit at ADCA_SAMPCTRL.B1;
    const register unsigned short int SAMPVAL2 = 2;
    sbit  SAMPVAL2_bit at ADCA_SAMPCTRL.B2;
    const register unsigned short int SAMPVAL3 = 3;
    sbit  SAMPVAL3_bit at ADCA_SAMPCTRL.B3;
    const register unsigned short int SAMPVAL4 = 4;
    sbit  SAMPVAL4_bit at ADCA_SAMPCTRL.B4;
    const register unsigned short int SAMPVAL5 = 5;
    sbit  SAMPVAL5_bit at ADCA_SAMPCTRL.B5;

sfr data unsigned int  volatile ADCA_CAL                  absolute 0x020C;
sfr data unsigned int  volatile ADCA_CH0RES               absolute 0x0210;
sfr data unsigned char volatile ADCA_CH0RESL              absolute 0x0210;
sfr data unsigned char volatile ADCA_CH0RESH              absolute 0x0211;
sfr data unsigned int  volatile ADCA_CMP                  absolute 0x0218;
sfr data unsigned char volatile ADCA_CH0_CTRL             absolute 0x0220;
    sbit  START_ADCA_CH0_CTRL_bit at ADCA_CH0_CTRL.B7;
    const register unsigned short int GAIN0 = 2;
    sbit  GAIN0_bit at ADCA_CH0_CTRL.B2;
    const register unsigned short int GAIN1 = 3;
    sbit  GAIN1_bit at ADCA_CH0_CTRL.B3;
    const register unsigned short int GAIN2 = 4;
    sbit  GAIN2_bit at ADCA_CH0_CTRL.B4;
    const register unsigned short int INPUTMODE0 = 0;
    sbit  INPUTMODE0_bit at ADCA_CH0_CTRL.B0;
    const register unsigned short int INPUTMODE1 = 1;
    sbit  INPUTMODE1_bit at ADCA_CH0_CTRL.B1;

sfr data unsigned char volatile ADCA_CH0_MUXCTRL          absolute 0x0221;
    const register unsigned short int MUXPOS0 = 3;
    sbit  MUXPOS0_bit at ADCA_CH0_MUXCTRL.B3;
    const register unsigned short int MUXPOS1 = 4;
    sbit  MUXPOS1_bit at ADCA_CH0_MUXCTRL.B4;
    const register unsigned short int MUXPOS2 = 5;
    sbit  MUXPOS2_bit at ADCA_CH0_MUXCTRL.B5;
    const register unsigned short int MUXPOS3 = 6;
    sbit  MUXPOS3_bit at ADCA_CH0_MUXCTRL.B6;
    const register unsigned short int MUXINT0 = 3;
    sbit  MUXINT0_bit at ADCA_CH0_MUXCTRL.B3;
    const register unsigned short int MUXINT1 = 4;
    sbit  MUXINT1_bit at ADCA_CH0_MUXCTRL.B4;
    const register unsigned short int MUXINT2 = 5;
    sbit  MUXINT2_bit at ADCA_CH0_MUXCTRL.B5;
    const register unsigned short int MUXINT3 = 6;
    sbit  MUXINT3_bit at ADCA_CH0_MUXCTRL.B6;
    const register unsigned short int MUXNEG0 = 0;
    sbit  MUXNEG0_bit at ADCA_CH0_MUXCTRL.B0;
    const register unsigned short int MUXNEG1 = 1;
    sbit  MUXNEG1_bit at ADCA_CH0_MUXCTRL.B1;
    const register unsigned short int MUXNEGL0 = 0;
    sbit  MUXNEGL0_bit at ADCA_CH0_MUXCTRL.B0;
    const register unsigned short int MUXNEGL1 = 1;
    sbit  MUXNEGL1_bit at ADCA_CH0_MUXCTRL.B1;
    const register unsigned short int MUXNEGH0 = 0;
    sbit  MUXNEGH0_bit at ADCA_CH0_MUXCTRL.B0;
    const register unsigned short int MUXNEGH1 = 1;
    sbit  MUXNEGH1_bit at ADCA_CH0_MUXCTRL.B1;

sfr data unsigned char volatile ADCA_CH0_INTCTRL          absolute 0x0222;
    const register unsigned short int INTMODE0 = 2;
    sbit  INTMODE0_bit at ADCA_CH0_INTCTRL.B2;
    const register unsigned short int INTMODE1 = 3;
    sbit  INTMODE1_bit at ADCA_CH0_INTCTRL.B3;
    const register unsigned short int INTLVL0 = 0;
    sbit  INTLVL0_bit at ADCA_CH0_INTCTRL.B0;
    const register unsigned short int INTLVL1 = 1;
    sbit  INTLVL1_bit at ADCA_CH0_INTCTRL.B1;

sfr data unsigned char volatile ADCA_CH0_INTFLAGS         absolute 0x0223;
    const register unsigned short int IF_ = 0;
    sbit  IF_bit at ADCA_CH0_INTFLAGS.B0;

sfr data unsigned int  volatile ADCA_CH0_RES              absolute 0x0224;
sfr data unsigned char volatile ADCA_CH0_RESL             absolute 0x0224;
sfr data unsigned char volatile ADCA_CH0_RESH             absolute 0x0225;
sfr data unsigned char volatile ADCA_CH0_SCAN             absolute 0x0226;
    const register unsigned short int INPUTOFFSET0 = 4;
    sbit  INPUTOFFSET0_bit at ADCA_CH0_SCAN.B4;
    const register unsigned short int INPUTOFFSET1 = 5;
    sbit  INPUTOFFSET1_bit at ADCA_CH0_SCAN.B5;
    const register unsigned short int INPUTOFFSET2 = 6;
    sbit  INPUTOFFSET2_bit at ADCA_CH0_SCAN.B6;
    const register unsigned short int INPUTOFFSET3 = 7;
    sbit  INPUTOFFSET3_bit at ADCA_CH0_SCAN.B7;
    const register unsigned short int INPUTSCAN0 = 0;
    sbit  INPUTSCAN0_bit at ADCA_CH0_SCAN.B0;
    const register unsigned short int INPUTSCAN1 = 1;
    sbit  INPUTSCAN1_bit at ADCA_CH0_SCAN.B1;
    const register unsigned short int INPUTSCAN2 = 2;
    sbit  INPUTSCAN2_bit at ADCA_CH0_SCAN.B2;
    const register unsigned short int INPUTSCAN3 = 3;
    sbit  INPUTSCAN3_bit at ADCA_CH0_SCAN.B3;

sfr data unsigned char volatile ADCA_CH0_CORRCTRL         absolute 0x0227;
    const register unsigned short int CORREN = 0;
    sbit  CORREN_bit at ADCA_CH0_CORRCTRL.B0;

sfr data unsigned char volatile ADCA_CH0_OFFSETCORR0      absolute 0x0228;
sfr data unsigned char volatile ADCA_CH0_OFFSETCORR1      absolute 0x0229;
    const register unsigned short int OFFSETCORR0 = 0;
    sbit  OFFSETCORR0_bit at ADCA_CH0_OFFSETCORR1.B0;
    const register unsigned short int OFFSETCORR1 = 1;
    sbit  OFFSETCORR1_bit at ADCA_CH0_OFFSETCORR1.B1;
    const register unsigned short int OFFSETCORR2 = 2;
    sbit  OFFSETCORR2_bit at ADCA_CH0_OFFSETCORR1.B2;
    const register unsigned short int OFFSETCORR3 = 3;
    sbit  OFFSETCORR3_bit at ADCA_CH0_OFFSETCORR1.B3;

sfr data unsigned char volatile ADCA_CH0_GAINCORR0        absolute 0x022A;
sfr data unsigned char volatile ADCA_CH0_GAINCORR1        absolute 0x022B;
    const register unsigned short int GAINCORR0 = 0;
    sbit  GAINCORR0_bit at ADCA_CH0_GAINCORR1.B0;
    const register unsigned short int GAINCORR1 = 1;
    sbit  GAINCORR1_bit at ADCA_CH0_GAINCORR1.B1;
    const register unsigned short int GAINCORR2 = 2;
    sbit  GAINCORR2_bit at ADCA_CH0_GAINCORR1.B2;
    const register unsigned short int GAINCORR3 = 3;
    sbit  GAINCORR3_bit at ADCA_CH0_GAINCORR1.B3;

sfr data unsigned char volatile ADCA_CH0_AVGCTRL          absolute 0x022C;
    const register unsigned short int RIGHTSHIFT0 = 4;
    sbit  RIGHTSHIFT0_bit at ADCA_CH0_AVGCTRL.B4;
    const register unsigned short int RIGHTSHIFT1 = 5;
    sbit  RIGHTSHIFT1_bit at ADCA_CH0_AVGCTRL.B5;
    const register unsigned short int RIGHTSHIFT2 = 6;
    sbit  RIGHTSHIFT2_bit at ADCA_CH0_AVGCTRL.B6;
    const register unsigned short int SAMPNUM0 = 0;
    sbit  SAMPNUM0_bit at ADCA_CH0_AVGCTRL.B0;
    const register unsigned short int SAMPNUM1 = 1;
    sbit  SAMPNUM1_bit at ADCA_CH0_AVGCTRL.B1;
    const register unsigned short int SAMPNUM2 = 2;
    sbit  SAMPNUM2_bit at ADCA_CH0_AVGCTRL.B2;
    const register unsigned short int SAMPNUM3 = 3;
    sbit  SAMPNUM3_bit at ADCA_CH0_AVGCTRL.B3;

sfr data unsigned char volatile DACA_CTRLA                absolute 0x0300;
    const register unsigned short int IDOEN = 4;
    sbit  IDOEN_bit at DACA_CTRLA.B4;
    const register unsigned short int CH1EN = 3;
    sbit  CH1EN_bit at DACA_CTRLA.B3;
    const register unsigned short int CH0EN = 2;
    sbit  CH0EN_bit at DACA_CTRLA.B2;
    const register unsigned short int LPMODE = 1;
    sbit  LPMODE_bit at DACA_CTRLA.B1;
    sbit  ENABLE_DACA_CTRLA_bit at DACA_CTRLA.B0;

sfr data unsigned char volatile DACA_CTRLB                absolute 0x0301;
    const register unsigned short int CHSEL0 = 5;
    sbit  CHSEL0_bit at DACA_CTRLB.B5;
    const register unsigned short int CHSEL1 = 6;
    sbit  CHSEL1_bit at DACA_CTRLB.B6;
    const register unsigned short int CH1TRIG = 1;
    sbit  CH1TRIG_bit at DACA_CTRLB.B1;
    const register unsigned short int CH0TRIG = 0;
    sbit  CH0TRIG_bit at DACA_CTRLB.B0;

sfr data unsigned char volatile DACA_CTRLC                absolute 0x0302;
    sbit  REFSEL0_DACA_CTRLC_bit at DACA_CTRLC.B3;
    sbit  REFSEL1_DACA_CTRLC_bit at DACA_CTRLC.B4;
    const register unsigned short int LEFTADJ = 0;
    sbit  LEFTADJ_bit at DACA_CTRLC.B0;

sfr data unsigned char volatile DACA_EVCTRL               absolute 0x0303;
    const register unsigned short int EVSPLIT = 3;
    sbit  EVSPLIT_bit at DACA_EVCTRL.B3;
    sbit  EVSEL0_DACA_EVCTRL_bit at DACA_EVCTRL.B0;
    sbit  EVSEL1_DACA_EVCTRL_bit at DACA_EVCTRL.B1;
    sbit  EVSEL2_DACA_EVCTRL_bit at DACA_EVCTRL.B2;

sfr data unsigned char volatile DACA_STATUS               absolute 0x0305;
    const register unsigned short int CH1DRE = 1;
    sbit  CH1DRE_bit at DACA_STATUS.B1;
    const register unsigned short int CH0DRE = 0;
    sbit  CH0DRE_bit at DACA_STATUS.B0;

sfr data unsigned char volatile DACA_CH0GAINCAL           absolute 0x0308;
    const register unsigned short int CH0GAINCAL0 = 0;
    sbit  CH0GAINCAL0_bit at DACA_CH0GAINCAL.B0;
    const register unsigned short int CH0GAINCAL1 = 1;
    sbit  CH0GAINCAL1_bit at DACA_CH0GAINCAL.B1;
    const register unsigned short int CH0GAINCAL2 = 2;
    sbit  CH0GAINCAL2_bit at DACA_CH0GAINCAL.B2;
    const register unsigned short int CH0GAINCAL3 = 3;
    sbit  CH0GAINCAL3_bit at DACA_CH0GAINCAL.B3;
    const register unsigned short int CH0GAINCAL4 = 4;
    sbit  CH0GAINCAL4_bit at DACA_CH0GAINCAL.B4;
    const register unsigned short int CH0GAINCAL5 = 5;
    sbit  CH0GAINCAL5_bit at DACA_CH0GAINCAL.B5;
    const register unsigned short int CH0GAINCAL6 = 6;
    sbit  CH0GAINCAL6_bit at DACA_CH0GAINCAL.B6;

sfr data unsigned char volatile DACA_CH0OFFSETCAL         absolute 0x0309;
    const register unsigned short int CH0OFFSETCAL0 = 0;
    sbit  CH0OFFSETCAL0_bit at DACA_CH0OFFSETCAL.B0;
    const register unsigned short int CH0OFFSETCAL1 = 1;
    sbit  CH0OFFSETCAL1_bit at DACA_CH0OFFSETCAL.B1;
    const register unsigned short int CH0OFFSETCAL2 = 2;
    sbit  CH0OFFSETCAL2_bit at DACA_CH0OFFSETCAL.B2;
    const register unsigned short int CH0OFFSETCAL3 = 3;
    sbit  CH0OFFSETCAL3_bit at DACA_CH0OFFSETCAL.B3;
    const register unsigned short int CH0OFFSETCAL4 = 4;
    sbit  CH0OFFSETCAL4_bit at DACA_CH0OFFSETCAL.B4;
    const register unsigned short int CH0OFFSETCAL5 = 5;
    sbit  CH0OFFSETCAL5_bit at DACA_CH0OFFSETCAL.B5;
    const register unsigned short int CH0OFFSETCAL6 = 6;
    sbit  CH0OFFSETCAL6_bit at DACA_CH0OFFSETCAL.B6;

sfr data unsigned char volatile DACA_CH1GAINCAL           absolute 0x030A;
    const register unsigned short int CH1GAINCAL0 = 0;
    sbit  CH1GAINCAL0_bit at DACA_CH1GAINCAL.B0;
    const register unsigned short int CH1GAINCAL1 = 1;
    sbit  CH1GAINCAL1_bit at DACA_CH1GAINCAL.B1;
    const register unsigned short int CH1GAINCAL2 = 2;
    sbit  CH1GAINCAL2_bit at DACA_CH1GAINCAL.B2;
    const register unsigned short int CH1GAINCAL3 = 3;
    sbit  CH1GAINCAL3_bit at DACA_CH1GAINCAL.B3;
    const register unsigned short int CH1GAINCAL4 = 4;
    sbit  CH1GAINCAL4_bit at DACA_CH1GAINCAL.B4;
    const register unsigned short int CH1GAINCAL5 = 5;
    sbit  CH1GAINCAL5_bit at DACA_CH1GAINCAL.B5;
    const register unsigned short int CH1GAINCAL6 = 6;
    sbit  CH1GAINCAL6_bit at DACA_CH1GAINCAL.B6;

sfr data unsigned char volatile DACA_CH1OFFSETCAL         absolute 0x030B;
    const register unsigned short int CH1OFFSETCAL0 = 0;
    sbit  CH1OFFSETCAL0_bit at DACA_CH1OFFSETCAL.B0;
    const register unsigned short int CH1OFFSETCAL1 = 1;
    sbit  CH1OFFSETCAL1_bit at DACA_CH1OFFSETCAL.B1;
    const register unsigned short int CH1OFFSETCAL2 = 2;
    sbit  CH1OFFSETCAL2_bit at DACA_CH1OFFSETCAL.B2;
    const register unsigned short int CH1OFFSETCAL3 = 3;
    sbit  CH1OFFSETCAL3_bit at DACA_CH1OFFSETCAL.B3;
    const register unsigned short int CH1OFFSETCAL4 = 4;
    sbit  CH1OFFSETCAL4_bit at DACA_CH1OFFSETCAL.B4;
    const register unsigned short int CH1OFFSETCAL5 = 5;
    sbit  CH1OFFSETCAL5_bit at DACA_CH1OFFSETCAL.B5;
    const register unsigned short int CH1OFFSETCAL6 = 6;
    sbit  CH1OFFSETCAL6_bit at DACA_CH1OFFSETCAL.B6;

sfr data unsigned int  volatile DACA_CH0DATA              absolute 0x0318;
sfr data unsigned char volatile DACA_CH0DATAL             absolute 0x0318;
sfr data unsigned char volatile DACA_CH0DATAH             absolute 0x0319;
sfr data unsigned int  volatile DACA_CH1DATA              absolute 0x031A;
sfr data unsigned char volatile DACA_CH1DATAL             absolute 0x031A;
sfr data unsigned char volatile DACA_CH1DATAH             absolute 0x031B;
sfr data unsigned char volatile ACA_AC0CTRL               absolute 0x0380;
    sbit  INTMODE0_ACA_AC0CTRL_bit at ACA_AC0CTRL.B6;
    sbit  INTMODE1_ACA_AC0CTRL_bit at ACA_AC0CTRL.B7;
    sbit  INTLVL0_ACA_AC0CTRL_bit at ACA_AC0CTRL.B4;
    sbit  INTLVL1_ACA_AC0CTRL_bit at ACA_AC0CTRL.B5;
    const register unsigned short int HYSMODE0 = 1;
    sbit  HYSMODE0_bit at ACA_AC0CTRL.B1;
    const register unsigned short int HYSMODE1 = 2;
    sbit  HYSMODE1_bit at ACA_AC0CTRL.B2;
    sbit  ENABLE_ACA_AC0CTRL_bit at ACA_AC0CTRL.B0;

sfr data unsigned char volatile ACA_AC1CTRL               absolute 0x0381;
    sbit  INTMODE0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B6;
    sbit  INTMODE1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B7;
    sbit  INTLVL0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B4;
    sbit  INTLVL1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B5;
    sbit  HYSMODE0_ACA_AC1CTRL_bit at ACA_AC1CTRL.B1;
    sbit  HYSMODE1_ACA_AC1CTRL_bit at ACA_AC1CTRL.B2;
    sbit  ENABLE_ACA_AC1CTRL_bit at ACA_AC1CTRL.B0;

sfr data unsigned char volatile ACA_AC0MUXCTRL            absolute 0x0382;
    sbit  MUXPOS0_ACA_AC0MUXCTRL_bit at ACA_AC0MUXCTRL.B3;
    sbit  MUXPOS1_ACA_AC0MUXCTRL_bit at ACA_AC0MUXCTRL.B4;
    sbit  MUXPOS2_ACA_AC0MUXCTRL_bit at ACA_AC0MUXCTRL.B5;
    sbit  MUXNEG0_ACA_AC0MUXCTRL_bit at ACA_AC0MUXCTRL.B0;
    sbit  MUXNEG1_ACA_AC0MUXCTRL_bit at ACA_AC0MUXCTRL.B1;
    const register unsigned short int MUXNEG2 = 2;
    sbit  MUXNEG2_bit at ACA_AC0MUXCTRL.B2;

sfr data unsigned char volatile ACA_AC1MUXCTRL            absolute 0x0383;
    sbit  MUXPOS0_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B3;
    sbit  MUXPOS1_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B4;
    sbit  MUXPOS2_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B5;
    sbit  MUXNEG0_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B0;
    sbit  MUXNEG1_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B1;
    sbit  MUXNEG2_ACA_AC1MUXCTRL_bit at ACA_AC1MUXCTRL.B2;

sfr data unsigned char volatile ACA_CTRLA                 absolute 0x0384;
    const register unsigned short int AC1INVEN = 3;
    sbit  AC1INVEN_bit at ACA_CTRLA.B3;
    const register unsigned short int AC0INVEN = 2;
    sbit  AC0INVEN_bit at ACA_CTRLA.B2;
    const register unsigned short int AC1OUT = 1;
    sbit  AC1OUT_bit at ACA_CTRLA.B1;
    const register unsigned short int AC0OUT = 0;
    sbit  AC0OUT_bit at ACA_CTRLA.B0;

sfr data unsigned char volatile ACA_CTRLB                 absolute 0x0385;
    const register unsigned short int SCALEFAC0 = 0;
    sbit  SCALEFAC0_bit at ACA_CTRLB.B0;
    const register unsigned short int SCALEFAC1 = 1;
    sbit  SCALEFAC1_bit at ACA_CTRLB.B1;
    const register unsigned short int SCALEFAC2 = 2;
    sbit  SCALEFAC2_bit at ACA_CTRLB.B2;
    const register unsigned short int SCALEFAC3 = 3;
    sbit  SCALEFAC3_bit at ACA_CTRLB.B3;
    const register unsigned short int SCALEFAC4 = 4;
    sbit  SCALEFAC4_bit at ACA_CTRLB.B4;
    const register unsigned short int SCALEFAC5 = 5;
    sbit  SCALEFAC5_bit at ACA_CTRLB.B5;

sfr data unsigned char volatile ACA_WINCTRL               absolute 0x0386;
    sbit  WEN_ACA_WINCTRL_bit at ACA_WINCTRL.B4;
    const register unsigned short int WINTMODE0 = 2;
    sbit  WINTMODE0_bit at ACA_WINCTRL.B2;
    const register unsigned short int WINTMODE1 = 3;
    sbit  WINTMODE1_bit at ACA_WINCTRL.B3;
    const register unsigned short int WINTLVL0 = 0;
    sbit  WINTLVL0_bit at ACA_WINCTRL.B0;
    const register unsigned short int WINTLVL1 = 1;
    sbit  WINTLVL1_bit at ACA_WINCTRL.B1;

sfr data unsigned char volatile ACA_STATUS                absolute 0x0387;
    const register unsigned short int WSTATE0 = 6;
    sbit  WSTATE0_bit at ACA_STATUS.B6;
    const register unsigned short int WSTATE1 = 7;
    sbit  WSTATE1_bit at ACA_STATUS.B7;
    const register unsigned short int AC1STATE = 5;
    sbit  AC1STATE_bit at ACA_STATUS.B5;
    const register unsigned short int AC0STATE = 4;
    sbit  AC0STATE_bit at ACA_STATUS.B4;
    const register unsigned short int WIF = 2;
    sbit  WIF_bit at ACA_STATUS.B2;
    const register unsigned short int AC1IF = 1;
    sbit  AC1IF_bit at ACA_STATUS.B1;
    const register unsigned short int AC0IF = 0;
    sbit  AC0IF_bit at ACA_STATUS.B0;

sfr data unsigned char volatile ACA_CURRCTRL              absolute 0x0388;
    const register unsigned short int CURREN = 7;
    sbit  CURREN_bit at ACA_CURRCTRL.B7;
    const register unsigned short int CURRMODE = 6;
    sbit  CURRMODE_bit at ACA_CURRCTRL.B6;
    const register unsigned short int AC1CURR = 1;
    sbit  AC1CURR_bit at ACA_CURRCTRL.B1;
    const register unsigned short int AC0CURR = 0;
    sbit  AC0CURR_bit at ACA_CURRCTRL.B0;

sfr data unsigned char volatile ACA_CURRCALIB             absolute 0x0389;
    const register unsigned short int CALIB0 = 0;
    sbit  CALIB0_bit at ACA_CURRCALIB.B0;
    const register unsigned short int CALIB1 = 1;
    sbit  CALIB1_bit at ACA_CURRCALIB.B1;
    const register unsigned short int CALIB2 = 2;
    sbit  CALIB2_bit at ACA_CURRCALIB.B2;
    const register unsigned short int CALIB3 = 3;
    sbit  CALIB3_bit at ACA_CURRCALIB.B3;

sfr data unsigned char volatile RTC_CTRL                  absolute 0x0400;
    sbit  CORREN_RTC_CTRL_bit at RTC_CTRL.B3;
    sbit  PRESCALER0_RTC_CTRL_bit at RTC_CTRL.B0;
    sbit  PRESCALER1_RTC_CTRL_bit at RTC_CTRL.B1;
    sbit  PRESCALER2_RTC_CTRL_bit at RTC_CTRL.B2;

sfr data unsigned char volatile RTC_STATUS                absolute 0x0401;
    sbit  SYNCBUSY_RTC_STATUS_bit at RTC_STATUS.B0;

sfr data unsigned char volatile RTC_INTCTRL               absolute 0x0402;
    const register unsigned short int COMPINTLVL0 = 2;
    sbit  COMPINTLVL0_bit at RTC_INTCTRL.B2;
    const register unsigned short int COMPINTLVL1 = 3;
    sbit  COMPINTLVL1_bit at RTC_INTCTRL.B3;
    const register unsigned short int OVFINTLVL0 = 0;
    sbit  OVFINTLVL0_bit at RTC_INTCTRL.B0;
    const register unsigned short int OVFINTLVL1 = 1;
    sbit  OVFINTLVL1_bit at RTC_INTCTRL.B1;

sfr data unsigned char volatile RTC_INTFLAGS              absolute 0x0403;
    const register unsigned short int COMPIF = 1;
    sbit  COMPIF_bit at RTC_INTFLAGS.B1;
    const register unsigned short int OVFIF = 0;
    sbit  OVFIF_bit at RTC_INTFLAGS.B0;

sfr data unsigned char volatile RTC_TEMP                  absolute 0x0404;
sfr data unsigned char volatile RTC_CALIB                 absolute 0x0406;
    const register unsigned short int SIGN = 7;
    sbit  SIGN_bit at RTC_CALIB.B7;
    const register unsigned short int ERROR0 = 0;
    sbit  ERROR0_bit at RTC_CALIB.B0;
    const register unsigned short int ERROR1 = 1;
    sbit  ERROR1_bit at RTC_CALIB.B1;
    const register unsigned short int ERROR2 = 2;
    sbit  ERROR2_bit at RTC_CALIB.B2;
    const register unsigned short int ERROR3 = 3;
    sbit  ERROR3_bit at RTC_CALIB.B3;
    const register unsigned short int ERROR4 = 4;
    sbit  ERROR4_bit at RTC_CALIB.B4;
    const register unsigned short int ERROR5 = 5;
    sbit  ERROR5_bit at RTC_CALIB.B5;
    const register unsigned short int ERROR6 = 6;
    sbit  ERROR6_bit at RTC_CALIB.B6;

sfr data unsigned int  volatile RTC_CNT                   absolute 0x0408;
sfr data unsigned char volatile RTC_CNTL                  absolute 0x0408;
sfr data unsigned char volatile RTC_CNTH                  absolute 0x0409;
sfr data unsigned int  volatile RTC_PER                   absolute 0x040A;
sfr data unsigned char volatile RTC_PERL                  absolute 0x040A;
sfr data unsigned char volatile RTC_PERH                  absolute 0x040B;
sfr data unsigned int  volatile RTC_COMP                  absolute 0x040C;
sfr data unsigned char volatile RTC_COMPL                 absolute 0x040C;
sfr data unsigned char volatile RTC_COMPH                 absolute 0x040D;
sfr data unsigned char volatile XCL_CTRLA                 absolute 0x0460;
    const register unsigned short int LUT0OUTEN0 = 6;
    sbit  LUT0OUTEN0_bit at XCL_CTRLA.B6;
    const register unsigned short int LUT0OUTEN1 = 7;
    sbit  LUT0OUTEN1_bit at XCL_CTRLA.B7;
    const register unsigned short int PORTSEL0 = 4;
    sbit  PORTSEL0_bit at XCL_CTRLA.B4;
    const register unsigned short int PORTSEL1 = 5;
    sbit  PORTSEL1_bit at XCL_CTRLA.B5;
    const register unsigned short int LUTCONF0 = 0;
    sbit  LUTCONF0_bit at XCL_CTRLA.B0;
    const register unsigned short int LUTCONF1 = 1;
    sbit  LUTCONF1_bit at XCL_CTRLA.B1;
    const register unsigned short int LUTCONF2 = 2;
    sbit  LUTCONF2_bit at XCL_CTRLA.B2;

sfr data unsigned char volatile XCL_CTRLB                 absolute 0x0461;
    const register unsigned short int IN3SEL0 = 6;
    sbit  IN3SEL0_bit at XCL_CTRLB.B6;
    const register unsigned short int IN3SEL1 = 7;
    sbit  IN3SEL1_bit at XCL_CTRLB.B7;
    const register unsigned short int IN2SEL0 = 4;
    sbit  IN2SEL0_bit at XCL_CTRLB.B4;
    const register unsigned short int IN2SEL1 = 5;
    sbit  IN2SEL1_bit at XCL_CTRLB.B5;
    const register unsigned short int IN1SEL0 = 2;
    sbit  IN1SEL0_bit at XCL_CTRLB.B2;
    const register unsigned short int IN1SEL1 = 3;
    sbit  IN1SEL1_bit at XCL_CTRLB.B3;
    const register unsigned short int IN0SEL0 = 0;
    sbit  IN0SEL0_bit at XCL_CTRLB.B0;
    const register unsigned short int IN0SEL1 = 1;
    sbit  IN0SEL1_bit at XCL_CTRLB.B1;

sfr data unsigned char volatile XCL_CTRLC                 absolute 0x0462;
    const register unsigned short int EVASYSEL1 = 7;
    sbit  EVASYSEL1_bit at XCL_CTRLC.B7;
    const register unsigned short int EVASYSEL0 = 6;
    sbit  EVASYSEL0_bit at XCL_CTRLC.B6;
    const register unsigned short int DLYSEL0 = 4;
    sbit  DLYSEL0_bit at XCL_CTRLC.B4;
    const register unsigned short int DLYSEL1 = 5;
    sbit  DLYSEL1_bit at XCL_CTRLC.B5;
    const register unsigned short int DLY1CONF0 = 2;
    sbit  DLY1CONF0_bit at XCL_CTRLC.B2;
    const register unsigned short int DLY1CONF1 = 3;
    sbit  DLY1CONF1_bit at XCL_CTRLC.B3;
    const register unsigned short int DLY0CONF0 = 0;
    sbit  DLY0CONF0_bit at XCL_CTRLC.B0;
    const register unsigned short int DLY0CONF1 = 1;
    sbit  DLY0CONF1_bit at XCL_CTRLC.B1;

sfr data unsigned char volatile XCL_CTRLD                 absolute 0x0463;
    const register unsigned short int TRUTH10 = 4;
    sbit  TRUTH10_bit at XCL_CTRLD.B4;
    const register unsigned short int TRUTH11 = 5;
    sbit  TRUTH11_bit at XCL_CTRLD.B5;
    const register unsigned short int TRUTH12 = 6;
    sbit  TRUTH12_bit at XCL_CTRLD.B6;
    const register unsigned short int TRUTH13 = 7;
    sbit  TRUTH13_bit at XCL_CTRLD.B7;
    const register unsigned short int TRUTH00 = 0;
    sbit  TRUTH00_bit at XCL_CTRLD.B0;
    const register unsigned short int TRUTH01 = 1;
    sbit  TRUTH01_bit at XCL_CTRLD.B1;
    const register unsigned short int TRUTH02 = 2;
    sbit  TRUTH02_bit at XCL_CTRLD.B2;
    const register unsigned short int TRUTH03 = 3;
    sbit  TRUTH03_bit at XCL_CTRLD.B3;

sfr data unsigned char volatile XCL_CTRLE                 absolute 0x0464;
    const register unsigned short int CMDSEL = 7;
    sbit  CMDSEL_bit at XCL_CTRLE.B7;
    const register unsigned short int TCSEL0 = 4;
    sbit  TCSEL0_bit at XCL_CTRLE.B4;
    const register unsigned short int TCSEL1 = 5;
    sbit  TCSEL1_bit at XCL_CTRLE.B5;
    const register unsigned short int TCSEL2 = 6;
    sbit  TCSEL2_bit at XCL_CTRLE.B6;
    const register unsigned short int CLKSEL0 = 0;
    sbit  CLKSEL0_bit at XCL_CTRLE.B0;
    const register unsigned short int CLKSEL1 = 1;
    sbit  CLKSEL1_bit at XCL_CTRLE.B1;
    const register unsigned short int CLKSEL2 = 2;
    sbit  CLKSEL2_bit at XCL_CTRLE.B2;
    const register unsigned short int CLKSEL3 = 3;
    sbit  CLKSEL3_bit at XCL_CTRLE.B3;

sfr data unsigned char volatile XCL_CTRLF                 absolute 0x0465;
    const register unsigned short int CMDEN0 = 6;
    sbit  CMDEN0_bit at XCL_CTRLF.B6;
    const register unsigned short int CMDEN1 = 7;
    sbit  CMDEN1_bit at XCL_CTRLF.B7;
    const register unsigned short int CMP1 = 5;
    sbit  CMP1_bit at XCL_CTRLF.B5;
    const register unsigned short int CMP0 = 4;
    sbit  CMP0_bit at XCL_CTRLF.B4;
    const register unsigned short int CCEN1 = 3;
    sbit  CCEN1_bit at XCL_CTRLF.B3;
    const register unsigned short int CCEN0 = 2;
    sbit  CCEN0_bit at XCL_CTRLF.B2;
    const register unsigned short int MODE0 = 0;
    sbit  MODE0_bit at XCL_CTRLF.B0;
    const register unsigned short int MODE1 = 1;
    sbit  MODE1_bit at XCL_CTRLF.B1;

sfr data unsigned char volatile XCL_CTRLG                 absolute 0x0466;
    const register unsigned short int EVACTEN = 7;
    sbit  EVACTEN_bit at XCL_CTRLG.B7;
    const register unsigned short int EVACT10 = 5;
    sbit  EVACT10_bit at XCL_CTRLG.B5;
    const register unsigned short int EVACT11 = 6;
    sbit  EVACT11_bit at XCL_CTRLG.B6;
    const register unsigned short int EVACT00 = 3;
    sbit  EVACT00_bit at XCL_CTRLG.B3;
    const register unsigned short int EVACT01 = 4;
    sbit  EVACT01_bit at XCL_CTRLG.B4;
    const register unsigned short int EVSRC0 = 0;
    sbit  EVSRC0_bit at XCL_CTRLG.B0;
    const register unsigned short int EVSRC1 = 1;
    sbit  EVSRC1_bit at XCL_CTRLG.B1;
    const register unsigned short int EVSRC2 = 2;
    sbit  EVSRC2_bit at XCL_CTRLG.B2;

sfr data unsigned char volatile XCL_INTCTRL               absolute 0x0467;
    const register unsigned short int UNF1IE = 7;
    sbit  UNF1IE_bit at XCL_INTCTRL.B7;
    const register unsigned short int PEC1IE = 7;
    sbit  PEC1IE_bit at XCL_INTCTRL.B7;
    const register unsigned short int PEC21IE = 7;
    sbit  PEC21IE_bit at XCL_INTCTRL.B7;
    const register unsigned short int UNF0IE = 6;
    sbit  UNF0IE_bit at XCL_INTCTRL.B6;
    const register unsigned short int PEC0IE = 6;
    sbit  PEC0IE_bit at XCL_INTCTRL.B6;
    const register unsigned short int CC1IE = 5;
    sbit  CC1IE_bit at XCL_INTCTRL.B5;
    const register unsigned short int PEC20IE = 5;
    sbit  PEC20IE_bit at XCL_INTCTRL.B5;
    const register unsigned short int CC0IE = 4;
    sbit  CC0IE_bit at XCL_INTCTRL.B4;
    const register unsigned short int UNFINTLVL0 = 2;
    sbit  UNFINTLVL0_bit at XCL_INTCTRL.B2;
    const register unsigned short int UNFINTLVL1 = 3;
    sbit  UNFINTLVL1_bit at XCL_INTCTRL.B3;
    const register unsigned short int CCINTLVL0 = 0;
    sbit  CCINTLVL0_bit at XCL_INTCTRL.B0;
    const register unsigned short int CCINTLVL1 = 1;
    sbit  CCINTLVL1_bit at XCL_INTCTRL.B1;

sfr data unsigned char volatile XCL_INTFLAGS              absolute 0x0468;
    const register unsigned short int UNF1IF = 7;
    sbit  UNF1IF_bit at XCL_INTFLAGS.B7;
    const register unsigned short int PEC1IF = 7;
    sbit  PEC1IF_bit at XCL_INTFLAGS.B7;
    const register unsigned short int PEC21IF = 7;
    sbit  PEC21IF_bit at XCL_INTFLAGS.B7;
    const register unsigned short int UNF0IF = 6;
    sbit  UNF0IF_bit at XCL_INTFLAGS.B6;
    const register unsigned short int PEC0IF = 6;
    sbit  PEC0IF_bit at XCL_INTFLAGS.B6;
    const register unsigned short int CC1IF = 5;
    sbit  CC1IF_bit at XCL_INTFLAGS.B5;
    const register unsigned short int PEC20IF = 5;
    sbit  PEC20IF_bit at XCL_INTFLAGS.B5;
    const register unsigned short int CC0IF = 4;
    sbit  CC0IF_bit at XCL_INTFLAGS.B4;

sfr data unsigned char volatile XCL_PLC                   absolute 0x0469;
    const register unsigned short int PLC0 = 0;
    sbit  PLC0_bit at XCL_PLC.B0;
    const register unsigned short int PLC1 = 1;
    sbit  PLC1_bit at XCL_PLC.B1;
    const register unsigned short int PLC2 = 2;
    sbit  PLC2_bit at XCL_PLC.B2;
    const register unsigned short int PLC3 = 3;
    sbit  PLC3_bit at XCL_PLC.B3;
    const register unsigned short int PLC4 = 4;
    sbit  PLC4_bit at XCL_PLC.B4;
    const register unsigned short int PLC5 = 5;
    sbit  PLC5_bit at XCL_PLC.B5;
    const register unsigned short int PLC6 = 6;
    sbit  PLC6_bit at XCL_PLC.B6;
    const register unsigned short int PLC7 = 7;
    sbit  PLC7_bit at XCL_PLC.B7;

sfr data unsigned char volatile XCL_CNTL                  absolute 0x046A;
    const register unsigned short int BCNTO0 = 0;
    sbit  BCNTO0_bit at XCL_CNTL.B0;
    const register unsigned short int BCNTO1 = 1;
    sbit  BCNTO1_bit at XCL_CNTL.B1;
    const register unsigned short int BCNTO2 = 2;
    sbit  BCNTO2_bit at XCL_CNTL.B2;
    const register unsigned short int BCNTO3 = 3;
    sbit  BCNTO3_bit at XCL_CNTL.B3;
    const register unsigned short int BCNTO4 = 4;
    sbit  BCNTO4_bit at XCL_CNTL.B4;
    const register unsigned short int BCNTO5 = 5;
    sbit  BCNTO5_bit at XCL_CNTL.B5;
    const register unsigned short int BCNTO6 = 6;
    sbit  BCNTO6_bit at XCL_CNTL.B6;
    const register unsigned short int BCNTO7 = 7;
    sbit  BCNTO7_bit at XCL_CNTL.B7;
    const register unsigned short int CNTL0 = 0;
    sbit  CNTL0_bit at XCL_CNTL.B0;
    const register unsigned short int CNTL1 = 1;
    sbit  CNTL1_bit at XCL_CNTL.B1;
    const register unsigned short int CNTL2 = 2;
    sbit  CNTL2_bit at XCL_CNTL.B2;
    const register unsigned short int CNTL3 = 3;
    sbit  CNTL3_bit at XCL_CNTL.B3;
    const register unsigned short int CNTL4 = 4;
    sbit  CNTL4_bit at XCL_CNTL.B4;
    const register unsigned short int CNTL5 = 5;
    sbit  CNTL5_bit at XCL_CNTL.B5;
    const register unsigned short int CNTL6 = 6;
    sbit  CNTL6_bit at XCL_CNTL.B6;
    const register unsigned short int CNTL7 = 7;
    sbit  CNTL7_bit at XCL_CNTL.B7;
    const register unsigned short int PCNTO0 = 0;
    sbit  PCNTO0_bit at XCL_CNTL.B0;
    const register unsigned short int PCNTO1 = 1;
    sbit  PCNTO1_bit at XCL_CNTL.B1;
    const register unsigned short int PCNTO2 = 2;
    sbit  PCNTO2_bit at XCL_CNTL.B2;
    const register unsigned short int PCNTO3 = 3;
    sbit  PCNTO3_bit at XCL_CNTL.B3;
    const register unsigned short int PCNTO4 = 4;
    sbit  PCNTO4_bit at XCL_CNTL.B4;
    const register unsigned short int PCNTO5 = 5;
    sbit  PCNTO5_bit at XCL_CNTL.B5;
    const register unsigned short int PCNTO6 = 6;
    sbit  PCNTO6_bit at XCL_CNTL.B6;
    const register unsigned short int PCNTO7 = 7;
    sbit  PCNTO7_bit at XCL_CNTL.B7;

sfr data unsigned char volatile XCL_CNTH                  absolute 0x046B;
    const register unsigned short int BCNT10 = 0;
    sbit  BCNT10_bit at XCL_CNTH.B0;
    const register unsigned short int BCNT11 = 1;
    sbit  BCNT11_bit at XCL_CNTH.B1;
    const register unsigned short int BCNT12 = 2;
    sbit  BCNT12_bit at XCL_CNTH.B2;
    const register unsigned short int BCNT13 = 3;
    sbit  BCNT13_bit at XCL_CNTH.B3;
    const register unsigned short int BCNT14 = 4;
    sbit  BCNT14_bit at XCL_CNTH.B4;
    const register unsigned short int BCNT15 = 5;
    sbit  BCNT15_bit at XCL_CNTH.B5;
    const register unsigned short int BCNT16 = 6;
    sbit  BCNT16_bit at XCL_CNTH.B6;
    const register unsigned short int BCNT17 = 7;
    sbit  BCNT17_bit at XCL_CNTH.B7;
    const register unsigned short int CNTH0 = 0;
    sbit  CNTH0_bit at XCL_CNTH.B0;
    const register unsigned short int CNTH1 = 1;
    sbit  CNTH1_bit at XCL_CNTH.B1;
    const register unsigned short int CNTH2 = 2;
    sbit  CNTH2_bit at XCL_CNTH.B2;
    const register unsigned short int CNTH3 = 3;
    sbit  CNTH3_bit at XCL_CNTH.B3;
    const register unsigned short int CNTH4 = 4;
    sbit  CNTH4_bit at XCL_CNTH.B4;
    const register unsigned short int CNTH5 = 5;
    sbit  CNTH5_bit at XCL_CNTH.B5;
    const register unsigned short int CNTH6 = 6;
    sbit  CNTH6_bit at XCL_CNTH.B6;
    const register unsigned short int CNTH7 = 7;
    sbit  CNTH7_bit at XCL_CNTH.B7;
    const register unsigned short int PCNT10 = 0;
    sbit  PCNT10_bit at XCL_CNTH.B0;
    const register unsigned short int PCNT11 = 1;
    sbit  PCNT11_bit at XCL_CNTH.B1;
    const register unsigned short int PCNT12 = 2;
    sbit  PCNT12_bit at XCL_CNTH.B2;
    const register unsigned short int PCNT13 = 3;
    sbit  PCNT13_bit at XCL_CNTH.B3;
    const register unsigned short int PCNT14 = 4;
    sbit  PCNT14_bit at XCL_CNTH.B4;
    const register unsigned short int PCNT15 = 5;
    sbit  PCNT15_bit at XCL_CNTH.B5;
    const register unsigned short int PCNT16 = 6;
    sbit  PCNT16_bit at XCL_CNTH.B6;
    const register unsigned short int PCNT17 = 7;
    sbit  PCNT17_bit at XCL_CNTH.B7;
    const register unsigned short int PCNT210 = 4;
    sbit  PCNT210_bit at XCL_CNTH.B4;
    const register unsigned short int PCNT211 = 5;
    sbit  PCNT211_bit at XCL_CNTH.B5;
    const register unsigned short int PCNT212 = 6;
    sbit  PCNT212_bit at XCL_CNTH.B6;
    const register unsigned short int PCNT213 = 7;
    sbit  PCNT213_bit at XCL_CNTH.B7;
    const register unsigned short int PCNT200 = 0;
    sbit  PCNT200_bit at XCL_CNTH.B0;
    const register unsigned short int PCNT201 = 1;
    sbit  PCNT201_bit at XCL_CNTH.B1;
    const register unsigned short int PCNT202 = 2;
    sbit  PCNT202_bit at XCL_CNTH.B2;
    const register unsigned short int PCNT203 = 3;
    sbit  PCNT203_bit at XCL_CNTH.B3;

sfr data unsigned char volatile XCL_CMPL                  absolute 0x046C;
    const register unsigned short int CMPL0 = 0;
    sbit  CMPL0_bit at XCL_CMPL.B0;
    const register unsigned short int CMPL1 = 1;
    sbit  CMPL1_bit at XCL_CMPL.B1;
    const register unsigned short int CMPL2 = 2;
    sbit  CMPL2_bit at XCL_CMPL.B2;
    const register unsigned short int CMPL3 = 3;
    sbit  CMPL3_bit at XCL_CMPL.B3;
    const register unsigned short int CMPL4 = 4;
    sbit  CMPL4_bit at XCL_CMPL.B4;
    const register unsigned short int CMPL5 = 5;
    sbit  CMPL5_bit at XCL_CMPL.B5;
    const register unsigned short int CMPL6 = 6;
    sbit  CMPL6_bit at XCL_CMPL.B6;
    const register unsigned short int CMPL7 = 7;
    sbit  CMPL7_bit at XCL_CMPL.B7;
    const register unsigned short int BCMP00 = 0;
    sbit  BCMP00_bit at XCL_CMPL.B0;
    const register unsigned short int BCMP01 = 1;
    sbit  BCMP01_bit at XCL_CMPL.B1;
    const register unsigned short int BCMP02 = 2;
    sbit  BCMP02_bit at XCL_CMPL.B2;
    const register unsigned short int BCMP03 = 3;
    sbit  BCMP03_bit at XCL_CMPL.B3;
    const register unsigned short int BCMP04 = 4;
    sbit  BCMP04_bit at XCL_CMPL.B4;
    const register unsigned short int BCMP05 = 5;
    sbit  BCMP05_bit at XCL_CMPL.B5;
    const register unsigned short int BCMP06 = 6;
    sbit  BCMP06_bit at XCL_CMPL.B6;
    const register unsigned short int BCMP07 = 7;
    sbit  BCMP07_bit at XCL_CMPL.B7;

sfr data unsigned char volatile XCL_CMPH                  absolute 0x046D;
    const register unsigned short int CMPH0 = 0;
    sbit  CMPH0_bit at XCL_CMPH.B0;
    const register unsigned short int CMPH1 = 1;
    sbit  CMPH1_bit at XCL_CMPH.B1;
    const register unsigned short int CMPH2 = 2;
    sbit  CMPH2_bit at XCL_CMPH.B2;
    const register unsigned short int CMPH3 = 3;
    sbit  CMPH3_bit at XCL_CMPH.B3;
    const register unsigned short int CMPH4 = 4;
    sbit  CMPH4_bit at XCL_CMPH.B4;
    const register unsigned short int CMPH5 = 5;
    sbit  CMPH5_bit at XCL_CMPH.B5;
    const register unsigned short int CMPH6 = 6;
    sbit  CMPH6_bit at XCL_CMPH.B6;
    const register unsigned short int CMPH7 = 7;
    sbit  CMPH7_bit at XCL_CMPH.B7;
    const register unsigned short int BCMP10 = 0;
    sbit  BCMP10_bit at XCL_CMPH.B0;
    const register unsigned short int BCMP11 = 1;
    sbit  BCMP11_bit at XCL_CMPH.B1;
    const register unsigned short int BCMP12 = 2;
    sbit  BCMP12_bit at XCL_CMPH.B2;
    const register unsigned short int BCMP13 = 3;
    sbit  BCMP13_bit at XCL_CMPH.B3;
    const register unsigned short int BCMP14 = 4;
    sbit  BCMP14_bit at XCL_CMPH.B4;
    const register unsigned short int BCMP15 = 5;
    sbit  BCMP15_bit at XCL_CMPH.B5;
    const register unsigned short int BCMP16 = 6;
    sbit  BCMP16_bit at XCL_CMPH.B6;
    const register unsigned short int BCMP17 = 7;
    sbit  BCMP17_bit at XCL_CMPH.B7;

sfr data unsigned char volatile XCL_PERCAPTL              absolute 0x046E;
    const register unsigned short int PERL0 = 0;
    sbit  PERL0_bit at XCL_PERCAPTL.B0;
    const register unsigned short int PERL1 = 1;
    sbit  PERL1_bit at XCL_PERCAPTL.B1;
    const register unsigned short int PERL2 = 2;
    sbit  PERL2_bit at XCL_PERCAPTL.B2;
    const register unsigned short int PERL3 = 3;
    sbit  PERL3_bit at XCL_PERCAPTL.B3;
    const register unsigned short int PERL4 = 4;
    sbit  PERL4_bit at XCL_PERCAPTL.B4;
    const register unsigned short int PERL5 = 5;
    sbit  PERL5_bit at XCL_PERCAPTL.B5;
    const register unsigned short int PERL6 = 6;
    sbit  PERL6_bit at XCL_PERCAPTL.B6;
    const register unsigned short int PERL7 = 7;
    sbit  PERL7_bit at XCL_PERCAPTL.B7;
    const register unsigned short int CAPTL0 = 0;
    sbit  CAPTL0_bit at XCL_PERCAPTL.B0;
    const register unsigned short int CAPTL1 = 1;
    sbit  CAPTL1_bit at XCL_PERCAPTL.B1;
    const register unsigned short int CAPTL2 = 2;
    sbit  CAPTL2_bit at XCL_PERCAPTL.B2;
    const register unsigned short int CAPTL3 = 3;
    sbit  CAPTL3_bit at XCL_PERCAPTL.B3;
    const register unsigned short int CAPTL4 = 4;
    sbit  CAPTL4_bit at XCL_PERCAPTL.B4;
    const register unsigned short int CAPTL5 = 5;
    sbit  CAPTL5_bit at XCL_PERCAPTL.B5;
    const register unsigned short int CAPTL6 = 6;
    sbit  CAPTL6_bit at XCL_PERCAPTL.B6;
    const register unsigned short int CAPTL7 = 7;
    sbit  CAPTL7_bit at XCL_PERCAPTL.B7;
    const register unsigned short int BPER00 = 0;
    sbit  BPER00_bit at XCL_PERCAPTL.B0;
    const register unsigned short int BPER01 = 1;
    sbit  BPER01_bit at XCL_PERCAPTL.B1;
    const register unsigned short int BPER02 = 2;
    sbit  BPER02_bit at XCL_PERCAPTL.B2;
    const register unsigned short int BPER03 = 3;
    sbit  BPER03_bit at XCL_PERCAPTL.B3;
    const register unsigned short int BPER04 = 4;
    sbit  BPER04_bit at XCL_PERCAPTL.B4;
    const register unsigned short int BPER05 = 5;
    sbit  BPER05_bit at XCL_PERCAPTL.B5;
    const register unsigned short int BPER06 = 6;
    sbit  BPER06_bit at XCL_PERCAPTL.B6;
    const register unsigned short int BPER07 = 7;
    sbit  BPER07_bit at XCL_PERCAPTL.B7;
    const register unsigned short int BCAPT00 = 0;
    sbit  BCAPT00_bit at XCL_PERCAPTL.B0;
    const register unsigned short int BCAPT01 = 1;
    sbit  BCAPT01_bit at XCL_PERCAPTL.B1;
    const register unsigned short int BCAPT02 = 2;
    sbit  BCAPT02_bit at XCL_PERCAPTL.B2;
    const register unsigned short int BCAPT03 = 3;
    sbit  BCAPT03_bit at XCL_PERCAPTL.B3;
    const register unsigned short int BCAPT04 = 4;
    sbit  BCAPT04_bit at XCL_PERCAPTL.B4;
    const register unsigned short int BCAPT05 = 5;
    sbit  BCAPT05_bit at XCL_PERCAPTL.B5;
    const register unsigned short int BCAPT06 = 6;
    sbit  BCAPT06_bit at XCL_PERCAPTL.B6;
    const register unsigned short int BCAPT07 = 7;
    sbit  BCAPT07_bit at XCL_PERCAPTL.B7;

sfr data unsigned char volatile XCL_PERCAPTH              absolute 0x046F;
    const register unsigned short int PERH0 = 0;
    sbit  PERH0_bit at XCL_PERCAPTH.B0;
    const register unsigned short int PERH1 = 1;
    sbit  PERH1_bit at XCL_PERCAPTH.B1;
    const register unsigned short int PERH2 = 2;
    sbit  PERH2_bit at XCL_PERCAPTH.B2;
    const register unsigned short int PERH3 = 3;
    sbit  PERH3_bit at XCL_PERCAPTH.B3;
    const register unsigned short int PERH4 = 4;
    sbit  PERH4_bit at XCL_PERCAPTH.B4;
    const register unsigned short int PERH5 = 5;
    sbit  PERH5_bit at XCL_PERCAPTH.B5;
    const register unsigned short int PERH6 = 6;
    sbit  PERH6_bit at XCL_PERCAPTH.B6;
    const register unsigned short int PERH7 = 7;
    sbit  PERH7_bit at XCL_PERCAPTH.B7;
    const register unsigned short int CAPTH0 = 0;
    sbit  CAPTH0_bit at XCL_PERCAPTH.B0;
    const register unsigned short int CAPTH1 = 1;
    sbit  CAPTH1_bit at XCL_PERCAPTH.B1;
    const register unsigned short int CAPTH2 = 2;
    sbit  CAPTH2_bit at XCL_PERCAPTH.B2;
    const register unsigned short int CAPTH3 = 3;
    sbit  CAPTH3_bit at XCL_PERCAPTH.B3;
    const register unsigned short int CAPTH4 = 4;
    sbit  CAPTH4_bit at XCL_PERCAPTH.B4;
    const register unsigned short int CAPTH5 = 5;
    sbit  CAPTH5_bit at XCL_PERCAPTH.B5;
    const register unsigned short int CAPTH6 = 6;
    sbit  CAPTH6_bit at XCL_PERCAPTH.B6;
    const register unsigned short int CAPTH7 = 7;
    sbit  CAPTH7_bit at XCL_PERCAPTH.B7;
    const register unsigned short int BPER10 = 0;
    sbit  BPER10_bit at XCL_PERCAPTH.B0;
    const register unsigned short int BPER11 = 1;
    sbit  BPER11_bit at XCL_PERCAPTH.B1;
    const register unsigned short int BPER12 = 2;
    sbit  BPER12_bit at XCL_PERCAPTH.B2;
    const register unsigned short int BPER13 = 3;
    sbit  BPER13_bit at XCL_PERCAPTH.B3;
    const register unsigned short int BPER14 = 4;
    sbit  BPER14_bit at XCL_PERCAPTH.B4;
    const register unsigned short int BPER15 = 5;
    sbit  BPER15_bit at XCL_PERCAPTH.B5;
    const register unsigned short int BPER16 = 6;
    sbit  BPER16_bit at XCL_PERCAPTH.B6;
    const register unsigned short int BPER17 = 7;
    sbit  BPER17_bit at XCL_PERCAPTH.B7;
    const register unsigned short int BCAPT10 = 0;
    sbit  BCAPT10_bit at XCL_PERCAPTH.B0;
    const register unsigned short int BCAPT11 = 1;
    sbit  BCAPT11_bit at XCL_PERCAPTH.B1;
    const register unsigned short int BCAPT12 = 2;
    sbit  BCAPT12_bit at XCL_PERCAPTH.B2;
    const register unsigned short int BCAPT13 = 3;
    sbit  BCAPT13_bit at XCL_PERCAPTH.B3;
    const register unsigned short int BCAPT14 = 4;
    sbit  BCAPT14_bit at XCL_PERCAPTH.B4;
    const register unsigned short int BCAPT15 = 5;
    sbit  BCAPT15_bit at XCL_PERCAPTH.B5;
    const register unsigned short int BCAPT16 = 6;
    sbit  BCAPT16_bit at XCL_PERCAPTH.B6;
    const register unsigned short int BCAPT17 = 7;
    sbit  BCAPT17_bit at XCL_PERCAPTH.B7;

sfr data unsigned char volatile TWIC_CTRL                 absolute 0x0480;
    const register unsigned short int BRIDGEEN = 7;
    sbit  BRIDGEEN_bit at TWIC_CTRL.B7;
    const register unsigned short int SFMPEN = 6;
    sbit  SFMPEN_bit at TWIC_CTRL.B6;
    const register unsigned short int SSDAHOLD0 = 4;
    sbit  SSDAHOLD0_bit at TWIC_CTRL.B4;
    const register unsigned short int SSDAHOLD1 = 5;
    sbit  SSDAHOLD1_bit at TWIC_CTRL.B5;
    const register unsigned short int FMPEN = 3;
    sbit  FMPEN_bit at TWIC_CTRL.B3;
    const register unsigned short int SDAHOLD0 = 1;
    sbit  SDAHOLD0_bit at TWIC_CTRL.B1;
    const register unsigned short int SDAHOLD1 = 2;
    sbit  SDAHOLD1_bit at TWIC_CTRL.B2;
    const register unsigned short int EDIEN = 0;
    sbit  EDIEN_bit at TWIC_CTRL.B0;

sfr data unsigned char volatile TWIC_MASTER_CTRLA         absolute 0x0481;
    sbit  INTLVL0_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B6;
    sbit  INTLVL1_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B7;
    const register unsigned short int RIEN = 5;
    sbit  RIEN_bit at TWIC_MASTER_CTRLA.B5;
    const register unsigned short int WIEN = 4;
    sbit  WIEN_bit at TWIC_MASTER_CTRLA.B4;
    sbit  ENABLE_TWIC_MASTER_CTRLA_bit at TWIC_MASTER_CTRLA.B3;

sfr data unsigned char volatile TWIC_MASTER_CTRLB         absolute 0x0482;
    const register unsigned short int TIMEOUT0 = 2;
    sbit  TIMEOUT0_bit at TWIC_MASTER_CTRLB.B2;
    const register unsigned short int TIMEOUT1 = 3;
    sbit  TIMEOUT1_bit at TWIC_MASTER_CTRLB.B3;
    const register unsigned short int QCEN = 1;
    sbit  QCEN_bit at TWIC_MASTER_CTRLB.B1;
    const register unsigned short int SMEN = 0;
    sbit  SMEN_bit at TWIC_MASTER_CTRLB.B0;
    const register unsigned short int TTOUTEN = 4;
    sbit  TTOUTEN_bit at TWIC_MASTER_CTRLB.B4;
    const register unsigned short int TSEXTEN = 5;
    sbit  TSEXTEN_bit at TWIC_MASTER_CTRLB.B5;
    const register unsigned short int TMEXTEN = 6;
    sbit  TMEXTEN_bit at TWIC_MASTER_CTRLB.B6;
    const register unsigned short int TOIE = 7;
    sbit  TOIE_bit at TWIC_MASTER_CTRLB.B7;

sfr data unsigned char volatile TWIC_MASTER_CTRLC         absolute 0x0483;
    const register unsigned short int ACKACT = 2;
    sbit  ACKACT_bit at TWIC_MASTER_CTRLC.B2;
    sbit  CMD0_TWIC_MASTER_CTRLC_bit at TWIC_MASTER_CTRLC.B0;
    sbit  CMD1_TWIC_MASTER_CTRLC_bit at TWIC_MASTER_CTRLC.B1;

sfr data unsigned char volatile TWIC_MASTER_STATUS        absolute 0x0484;
    const register unsigned short int RIF = 7;
    sbit  RIF_bit at TWIC_MASTER_STATUS.B7;
    sbit  WIF_TWIC_MASTER_STATUS_bit at TWIC_MASTER_STATUS.B6;
    const register unsigned short int CLKHOLD = 5;
    sbit  CLKHOLD_bit at TWIC_MASTER_STATUS.B5;
    const register unsigned short int RXACK = 4;
    sbit  RXACK_bit at TWIC_MASTER_STATUS.B4;
    const register unsigned short int ARBLOST = 3;
    sbit  ARBLOST_bit at TWIC_MASTER_STATUS.B3;
    const register unsigned short int BUSERR = 2;
    sbit  BUSERR_bit at TWIC_MASTER_STATUS.B2;
    const register unsigned short int BUSSTATE0 = 0;
    sbit  BUSSTATE0_bit at TWIC_MASTER_STATUS.B0;
    const register unsigned short int BUSSTATE1 = 1;
    sbit  BUSSTATE1_bit at TWIC_MASTER_STATUS.B1;

sfr data unsigned char volatile TWIC_MASTER_BAUD          absolute 0x0485;
sfr data unsigned char volatile TWIC_MASTER_ADDR          absolute 0x0486;
sfr data unsigned char volatile TWIC_MASTER_DATA          absolute 0x0487;
sfr data unsigned char volatile TWIC_SLAVE_CTRLA          absolute 0x0488;
    sbit  INTLVL0_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B6;
    sbit  INTLVL1_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B7;
    const register unsigned short int DIEN = 5;
    sbit  DIEN_bit at TWIC_SLAVE_CTRLA.B5;
    const register unsigned short int APIEN = 4;
    sbit  APIEN_bit at TWIC_SLAVE_CTRLA.B4;
    sbit  ENABLE_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B3;
    const register unsigned short int PIEN = 2;
    sbit  PIEN_bit at TWIC_SLAVE_CTRLA.B2;
    const register unsigned short int PMEN = 1;
    sbit  PMEN_bit at TWIC_SLAVE_CTRLA.B1;
    sbit  SMEN_TWIC_SLAVE_CTRLA_bit at TWIC_SLAVE_CTRLA.B0;

sfr data unsigned char volatile TWIC_SLAVE_CTRLB          absolute 0x0489;
    sbit  ACKACT_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B2;
    sbit  CMD0_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B0;
    sbit  CMD1_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B1;
    sbit  TTOUTEN_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B4;
    sbit  TOIE_TWIC_SLAVE_CTRLB_bit at TWIC_SLAVE_CTRLB.B7;

sfr data unsigned char volatile TWIC_SLAVE_STATUS         absolute 0x048A;
    const register unsigned short int DIF = 7;
    sbit  DIF_bit at TWIC_SLAVE_STATUS.B7;
    const register unsigned short int APIF = 6;
    sbit  APIF_bit at TWIC_SLAVE_STATUS.B6;
    sbit  CLKHOLD_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B5;
    sbit  RXACK_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B4;
    const register unsigned short int COLL = 3;
    sbit  COLL_bit at TWIC_SLAVE_STATUS.B3;
    sbit  BUSERR_TWIC_SLAVE_STATUS_bit at TWIC_SLAVE_STATUS.B2;
    const register unsigned short int DIR_ = 1;
    sbit  DIR_bit at TWIC_SLAVE_STATUS.B1;
    const register unsigned short int AP = 0;
    sbit  AP_bit at TWIC_SLAVE_STATUS.B0;

sfr data unsigned char volatile TWIC_SLAVE_ADDR           absolute 0x048B;
sfr data unsigned char volatile TWIC_SLAVE_DATA           absolute 0x048C;
sfr data unsigned char volatile TWIC_SLAVE_ADDRMASK       absolute 0x048D;
    const register unsigned short int ADDRMASK0 = 1;
    sbit  ADDRMASK0_bit at TWIC_SLAVE_ADDRMASK.B1;
    const register unsigned short int ADDRMASK1 = 2;
    sbit  ADDRMASK1_bit at TWIC_SLAVE_ADDRMASK.B2;
    const register unsigned short int ADDRMASK2 = 3;
    sbit  ADDRMASK2_bit at TWIC_SLAVE_ADDRMASK.B3;
    const register unsigned short int ADDRMASK3 = 4;
    sbit  ADDRMASK3_bit at TWIC_SLAVE_ADDRMASK.B4;
    const register unsigned short int ADDRMASK4 = 5;
    sbit  ADDRMASK4_bit at TWIC_SLAVE_ADDRMASK.B5;
    const register unsigned short int ADDRMASK5 = 6;
    sbit  ADDRMASK5_bit at TWIC_SLAVE_ADDRMASK.B6;
    const register unsigned short int ADDRMASK6 = 7;
    sbit  ADDRMASK6_bit at TWIC_SLAVE_ADDRMASK.B7;
    const register unsigned short int ADDREN = 0;
    sbit  ADDREN_bit at TWIC_SLAVE_ADDRMASK.B0;

sfr data unsigned char volatile TWIC_TIMEOUT_TOS          absolute 0x048E;
    const register unsigned short int TTOUTMIF = 0;
    sbit  TTOUTMIF_bit at TWIC_TIMEOUT_TOS.B0;
    const register unsigned short int TSEXTIF = 1;
    sbit  TSEXTIF_bit at TWIC_TIMEOUT_TOS.B1;
    const register unsigned short int TMEXTIF = 2;
    sbit  TMEXTIF_bit at TWIC_TIMEOUT_TOS.B2;
    const register unsigned short int TTOUTSIF = 4;
    sbit  TTOUTSIF_bit at TWIC_TIMEOUT_TOS.B4;

sfr data unsigned char volatile TWIC_TIMEOUT_TOCONF       absolute 0x048F;
    const register unsigned short int TTOUTMSEL0 = 0;
    sbit  TTOUTMSEL0_bit at TWIC_TIMEOUT_TOCONF.B0;
    const register unsigned short int TTOUTMSEL1 = 1;
    sbit  TTOUTMSEL1_bit at TWIC_TIMEOUT_TOCONF.B1;
    const register unsigned short int TTOUTMSEL2 = 2;
    sbit  TTOUTMSEL2_bit at TWIC_TIMEOUT_TOCONF.B2;
    const register unsigned short int TMSEXTSEL0 = 3;
    sbit  TMSEXTSEL0_bit at TWIC_TIMEOUT_TOCONF.B3;
    const register unsigned short int TMSEXTSEL1 = 4;
    sbit  TMSEXTSEL1_bit at TWIC_TIMEOUT_TOCONF.B4;
    const register unsigned short int TTOUTSSEL0 = 5;
    sbit  TTOUTSSEL0_bit at TWIC_TIMEOUT_TOCONF.B5;
    const register unsigned short int TTOUTSSEL1 = 6;
    sbit  TTOUTSSEL1_bit at TWIC_TIMEOUT_TOCONF.B6;
    const register unsigned short int TTOUTSSEL2 = 7;
    sbit  TTOUTSSEL2_bit at TWIC_TIMEOUT_TOCONF.B7;

sfr data unsigned char volatile PORTA_DIR                 absolute 0x0600;
sfr data unsigned char volatile PORTA_DIRSET              absolute 0x0601;
sfr data unsigned char volatile PORTA_DIRCLR              absolute 0x0602;
sfr data unsigned char volatile PORTA_DIRTGL              absolute 0x0603;
sfr data unsigned char volatile PORTA_OUT                 absolute 0x0604;
sfr data unsigned char volatile PORTA_OUTSET              absolute 0x0605;
sfr data unsigned char volatile PORTA_OUTCLR              absolute 0x0606;
sfr data unsigned char volatile PORTA_OUTTGL              absolute 0x0607;
sfr data unsigned char volatile PORTA_IN                  absolute 0x0608;
sfr data unsigned char volatile PORTA_INTCTRL             absolute 0x0609;
    sbit  INTLVL0_PORTA_INTCTRL_bit at PORTA_INTCTRL.B0;
    sbit  INTLVL1_PORTA_INTCTRL_bit at PORTA_INTCTRL.B1;

sfr data unsigned char volatile PORTA_INTMASK             absolute 0x060A;
sfr data unsigned char volatile PORTA_INTFLAGS            absolute 0x060C;
    sbit  INT7IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B7;
    sbit  INT6IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B6;
    sbit  INT5IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B5;
    sbit  INT4IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B4;
    sbit  INT3IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B3;
    sbit  INT2IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B2;
    sbit  INT1IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B1;
    sbit  INT0IF_PORTA_INTFLAGS_bit at PORTA_INTFLAGS.B0;

sfr data unsigned char volatile PORTA_REMAP               absolute 0x060E;
    sbit  USART0_PORTA_REMAP_bit at PORTA_REMAP.B4;
    const register unsigned short int TC4D = 3;
    sbit  TC4D_bit at PORTA_REMAP.B3;
    const register unsigned short int TC4C = 2;
    sbit  TC4C_bit at PORTA_REMAP.B2;
    const register unsigned short int TC4B = 1;
    sbit  TC4B_bit at PORTA_REMAP.B1;
    const register unsigned short int TC4A = 0;
    sbit  TC4A_bit at PORTA_REMAP.B0;

sfr data unsigned char volatile PORTA_PIN0CTRL            absolute 0x0610;
    const register unsigned short int INVEN = 6;
    sbit  INVEN_bit at PORTA_PIN0CTRL.B6;
    const register unsigned short int OPC0 = 3;
    sbit  OPC0_bit at PORTA_PIN0CTRL.B3;
    const register unsigned short int OPC1 = 4;
    sbit  OPC1_bit at PORTA_PIN0CTRL.B4;
    const register unsigned short int OPC2 = 5;
    sbit  OPC2_bit at PORTA_PIN0CTRL.B5;
    const register unsigned short int ISC0 = 0;
    sbit  ISC0_bit at PORTA_PIN0CTRL.B0;
    const register unsigned short int ISC1 = 1;
    sbit  ISC1_bit at PORTA_PIN0CTRL.B1;
    const register unsigned short int ISC2 = 2;
    sbit  ISC2_bit at PORTA_PIN0CTRL.B2;

sfr data unsigned char volatile PORTA_PIN1CTRL            absolute 0x0611;
    sbit  INVEN_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B6;
    sbit  OPC0_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B3;
    sbit  OPC1_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B4;
    sbit  OPC2_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B5;
    sbit  ISC0_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B0;
    sbit  ISC1_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B1;
    sbit  ISC2_PORTA_PIN1CTRL_bit at PORTA_PIN1CTRL.B2;

sfr data unsigned char volatile PORTA_PIN2CTRL            absolute 0x0612;
    sbit  INVEN_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B6;
    sbit  OPC0_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B3;
    sbit  OPC1_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B4;
    sbit  OPC2_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B5;
    sbit  ISC0_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B0;
    sbit  ISC1_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B1;
    sbit  ISC2_PORTA_PIN2CTRL_bit at PORTA_PIN2CTRL.B2;

sfr data unsigned char volatile PORTA_PIN3CTRL            absolute 0x0613;
    sbit  INVEN_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B6;
    sbit  OPC0_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B3;
    sbit  OPC1_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B4;
    sbit  OPC2_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B5;
    sbit  ISC0_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B0;
    sbit  ISC1_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B1;
    sbit  ISC2_PORTA_PIN3CTRL_bit at PORTA_PIN3CTRL.B2;

sfr data unsigned char volatile PORTA_PIN4CTRL            absolute 0x0614;
    sbit  INVEN_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B6;
    sbit  OPC0_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B3;
    sbit  OPC1_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B4;
    sbit  OPC2_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B5;
    sbit  ISC0_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B0;
    sbit  ISC1_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B1;
    sbit  ISC2_PORTA_PIN4CTRL_bit at PORTA_PIN4CTRL.B2;

sfr data unsigned char volatile PORTA_PIN5CTRL            absolute 0x0615;
    sbit  INVEN_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B6;
    sbit  OPC0_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B3;
    sbit  OPC1_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B4;
    sbit  OPC2_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B5;
    sbit  ISC0_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B0;
    sbit  ISC1_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B1;
    sbit  ISC2_PORTA_PIN5CTRL_bit at PORTA_PIN5CTRL.B2;

sfr data unsigned char volatile PORTA_PIN6CTRL            absolute 0x0616;
    sbit  INVEN_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B6;
    sbit  OPC0_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B3;
    sbit  OPC1_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B4;
    sbit  OPC2_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B5;
    sbit  ISC0_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B0;
    sbit  ISC1_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B1;
    sbit  ISC2_PORTA_PIN6CTRL_bit at PORTA_PIN6CTRL.B2;

sfr data unsigned char volatile PORTA_PIN7CTRL            absolute 0x0617;
    sbit  INVEN_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B6;
    sbit  OPC0_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B3;
    sbit  OPC1_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B4;
    sbit  OPC2_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B5;
    sbit  ISC0_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B0;
    sbit  ISC1_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B1;
    sbit  ISC2_PORTA_PIN7CTRL_bit at PORTA_PIN7CTRL.B2;

sfr data unsigned char volatile PORTC_DIR                 absolute 0x0640;
sfr data unsigned char volatile PORTC_DIRSET              absolute 0x0641;
sfr data unsigned char volatile PORTC_DIRCLR              absolute 0x0642;
sfr data unsigned char volatile PORTC_DIRTGL              absolute 0x0643;
sfr data unsigned char volatile PORTC_OUT                 absolute 0x0644;
sfr data unsigned char volatile PORTC_OUTSET              absolute 0x0645;
sfr data unsigned char volatile PORTC_OUTCLR              absolute 0x0646;
sfr data unsigned char volatile PORTC_OUTTGL              absolute 0x0647;
sfr data unsigned char volatile PORTC_IN                  absolute 0x0648;
sfr data unsigned char volatile PORTC_INTCTRL             absolute 0x0649;
    sbit  INTLVL0_PORTC_INTCTRL_bit at PORTC_INTCTRL.B0;
    sbit  INTLVL1_PORTC_INTCTRL_bit at PORTC_INTCTRL.B1;

sfr data unsigned char volatile PORTC_INTMASK             absolute 0x064A;
sfr data unsigned char volatile PORTC_INTFLAGS            absolute 0x064C;
    sbit  INT7IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B7;
    sbit  INT6IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B6;
    sbit  INT5IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B5;
    sbit  INT4IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B4;
    sbit  INT3IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B3;
    sbit  INT2IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B2;
    sbit  INT1IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B1;
    sbit  INT0IF_PORTC_INTFLAGS_bit at PORTC_INTFLAGS.B0;

sfr data unsigned char volatile PORTC_REMAP               absolute 0x064E;
    sbit  USART0_PORTC_REMAP_bit at PORTC_REMAP.B4;
    sbit  TC4D_PORTC_REMAP_bit at PORTC_REMAP.B3;
    sbit  TC4C_PORTC_REMAP_bit at PORTC_REMAP.B2;
    sbit  TC4B_PORTC_REMAP_bit at PORTC_REMAP.B1;
    sbit  TC4A_PORTC_REMAP_bit at PORTC_REMAP.B0;

sfr data unsigned char volatile PORTC_PIN0CTRL            absolute 0x0650;
    sbit  INVEN_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B6;
    sbit  OPC0_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B3;
    sbit  OPC1_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B4;
    sbit  OPC2_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B5;
    sbit  ISC0_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B0;
    sbit  ISC1_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B1;
    sbit  ISC2_PORTC_PIN0CTRL_bit at PORTC_PIN0CTRL.B2;

sfr data unsigned char volatile PORTC_PIN1CTRL            absolute 0x0651;
    sbit  INVEN_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B6;
    sbit  OPC0_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B3;
    sbit  OPC1_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B4;
    sbit  OPC2_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B5;
    sbit  ISC0_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B0;
    sbit  ISC1_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B1;
    sbit  ISC2_PORTC_PIN1CTRL_bit at PORTC_PIN1CTRL.B2;

sfr data unsigned char volatile PORTC_PIN2CTRL            absolute 0x0652;
    sbit  INVEN_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B6;
    sbit  OPC0_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B3;
    sbit  OPC1_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B4;
    sbit  OPC2_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B5;
    sbit  ISC0_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B0;
    sbit  ISC1_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B1;
    sbit  ISC2_PORTC_PIN2CTRL_bit at PORTC_PIN2CTRL.B2;

sfr data unsigned char volatile PORTC_PIN3CTRL            absolute 0x0653;
    sbit  INVEN_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B6;
    sbit  OPC0_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B3;
    sbit  OPC1_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B4;
    sbit  OPC2_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B5;
    sbit  ISC0_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B0;
    sbit  ISC1_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B1;
    sbit  ISC2_PORTC_PIN3CTRL_bit at PORTC_PIN3CTRL.B2;

sfr data unsigned char volatile PORTC_PIN4CTRL            absolute 0x0654;
    sbit  INVEN_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B6;
    sbit  OPC0_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B3;
    sbit  OPC1_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B4;
    sbit  OPC2_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B5;
    sbit  ISC0_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B0;
    sbit  ISC1_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B1;
    sbit  ISC2_PORTC_PIN4CTRL_bit at PORTC_PIN4CTRL.B2;

sfr data unsigned char volatile PORTC_PIN5CTRL            absolute 0x0655;
    sbit  INVEN_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B6;
    sbit  OPC0_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B3;
    sbit  OPC1_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B4;
    sbit  OPC2_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B5;
    sbit  ISC0_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B0;
    sbit  ISC1_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B1;
    sbit  ISC2_PORTC_PIN5CTRL_bit at PORTC_PIN5CTRL.B2;

sfr data unsigned char volatile PORTC_PIN6CTRL            absolute 0x0656;
    sbit  INVEN_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B6;
    sbit  OPC0_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B3;
    sbit  OPC1_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B4;
    sbit  OPC2_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B5;
    sbit  ISC0_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B0;
    sbit  ISC1_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B1;
    sbit  ISC2_PORTC_PIN6CTRL_bit at PORTC_PIN6CTRL.B2;

sfr data unsigned char volatile PORTC_PIN7CTRL            absolute 0x0657;
    sbit  INVEN_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B6;
    sbit  OPC0_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B3;
    sbit  OPC1_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B4;
    sbit  OPC2_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B5;
    sbit  ISC0_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B0;
    sbit  ISC1_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B1;
    sbit  ISC2_PORTC_PIN7CTRL_bit at PORTC_PIN7CTRL.B2;

sfr data unsigned char volatile PORTD_DIR                 absolute 0x0660;
sfr data unsigned char volatile PORTD_DIRSET              absolute 0x0661;
sfr data unsigned char volatile PORTD_DIRCLR              absolute 0x0662;
sfr data unsigned char volatile PORTD_DIRTGL              absolute 0x0663;
sfr data unsigned char volatile PORTD_OUT                 absolute 0x0664;
sfr data unsigned char volatile PORTD_OUTSET              absolute 0x0665;
sfr data unsigned char volatile PORTD_OUTCLR              absolute 0x0666;
sfr data unsigned char volatile PORTD_OUTTGL              absolute 0x0667;
sfr data unsigned char volatile PORTD_IN                  absolute 0x0668;
sfr data unsigned char volatile PORTD_INTCTRL             absolute 0x0669;
    sbit  INTLVL0_PORTD_INTCTRL_bit at PORTD_INTCTRL.B0;
    sbit  INTLVL1_PORTD_INTCTRL_bit at PORTD_INTCTRL.B1;

sfr data unsigned char volatile PORTD_INTMASK             absolute 0x066A;
sfr data unsigned char volatile PORTD_INTFLAGS            absolute 0x066C;
    sbit  INT7IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B7;
    sbit  INT6IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B6;
    sbit  INT5IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B5;
    sbit  INT4IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B4;
    sbit  INT3IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B3;
    sbit  INT2IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B2;
    sbit  INT1IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B1;
    sbit  INT0IF_PORTD_INTFLAGS_bit at PORTD_INTFLAGS.B0;

sfr data unsigned char volatile PORTD_REMAP               absolute 0x066E;
    sbit  USART0_PORTD_REMAP_bit at PORTD_REMAP.B4;
    sbit  TC4D_PORTD_REMAP_bit at PORTD_REMAP.B3;
    sbit  TC4C_PORTD_REMAP_bit at PORTD_REMAP.B2;
    sbit  TC4B_PORTD_REMAP_bit at PORTD_REMAP.B1;
    sbit  TC4A_PORTD_REMAP_bit at PORTD_REMAP.B0;

sfr data unsigned char volatile PORTD_PIN0CTRL            absolute 0x0670;
    sbit  INVEN_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B6;
    sbit  OPC0_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B3;
    sbit  OPC1_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B4;
    sbit  OPC2_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B5;
    sbit  ISC0_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B0;
    sbit  ISC1_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B1;
    sbit  ISC2_PORTD_PIN0CTRL_bit at PORTD_PIN0CTRL.B2;

sfr data unsigned char volatile PORTD_PIN1CTRL            absolute 0x0671;
    sbit  INVEN_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B6;
    sbit  OPC0_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B3;
    sbit  OPC1_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B4;
    sbit  OPC2_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B5;
    sbit  ISC0_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B0;
    sbit  ISC1_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B1;
    sbit  ISC2_PORTD_PIN1CTRL_bit at PORTD_PIN1CTRL.B2;

sfr data unsigned char volatile PORTD_PIN2CTRL            absolute 0x0672;
    sbit  INVEN_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B6;
    sbit  OPC0_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B3;
    sbit  OPC1_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B4;
    sbit  OPC2_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B5;
    sbit  ISC0_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B0;
    sbit  ISC1_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B1;
    sbit  ISC2_PORTD_PIN2CTRL_bit at PORTD_PIN2CTRL.B2;

sfr data unsigned char volatile PORTD_PIN3CTRL            absolute 0x0673;
    sbit  INVEN_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B6;
    sbit  OPC0_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B3;
    sbit  OPC1_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B4;
    sbit  OPC2_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B5;
    sbit  ISC0_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B0;
    sbit  ISC1_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B1;
    sbit  ISC2_PORTD_PIN3CTRL_bit at PORTD_PIN3CTRL.B2;

sfr data unsigned char volatile PORTD_PIN4CTRL            absolute 0x0674;
    sbit  INVEN_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B6;
    sbit  OPC0_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B3;
    sbit  OPC1_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B4;
    sbit  OPC2_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B5;
    sbit  ISC0_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B0;
    sbit  ISC1_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B1;
    sbit  ISC2_PORTD_PIN4CTRL_bit at PORTD_PIN4CTRL.B2;

sfr data unsigned char volatile PORTD_PIN5CTRL            absolute 0x0675;
    sbit  INVEN_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B6;
    sbit  OPC0_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B3;
    sbit  OPC1_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B4;
    sbit  OPC2_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B5;
    sbit  ISC0_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B0;
    sbit  ISC1_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B1;
    sbit  ISC2_PORTD_PIN5CTRL_bit at PORTD_PIN5CTRL.B2;

sfr data unsigned char volatile PORTD_PIN6CTRL            absolute 0x0676;
    sbit  INVEN_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B6;
    sbit  OPC0_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B3;
    sbit  OPC1_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B4;
    sbit  OPC2_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B5;
    sbit  ISC0_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B0;
    sbit  ISC1_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B1;
    sbit  ISC2_PORTD_PIN6CTRL_bit at PORTD_PIN6CTRL.B2;

sfr data unsigned char volatile PORTD_PIN7CTRL            absolute 0x0677;
    sbit  INVEN_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B6;
    sbit  OPC0_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B3;
    sbit  OPC1_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B4;
    sbit  OPC2_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B5;
    sbit  ISC0_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B0;
    sbit  ISC1_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B1;
    sbit  ISC2_PORTD_PIN7CTRL_bit at PORTD_PIN7CTRL.B2;

sfr data unsigned char volatile PORTR_DIR                 absolute 0x07E0;
sfr data unsigned char volatile PORTR_DIRSET              absolute 0x07E1;
sfr data unsigned char volatile PORTR_DIRCLR              absolute 0x07E2;
sfr data unsigned char volatile PORTR_DIRTGL              absolute 0x07E3;
sfr data unsigned char volatile PORTR_OUT                 absolute 0x07E4;
sfr data unsigned char volatile PORTR_OUTSET              absolute 0x07E5;
sfr data unsigned char volatile PORTR_OUTCLR              absolute 0x07E6;
sfr data unsigned char volatile PORTR_OUTTGL              absolute 0x07E7;
sfr data unsigned char volatile PORTR_IN                  absolute 0x07E8;
sfr data unsigned char volatile PORTR_INTCTRL             absolute 0x07E9;
    sbit  INTLVL0_PORTR_INTCTRL_bit at PORTR_INTCTRL.B0;
    sbit  INTLVL1_PORTR_INTCTRL_bit at PORTR_INTCTRL.B1;

sfr data unsigned char volatile PORTR_INTMASK             absolute 0x07EA;
sfr data unsigned char volatile PORTR_INTFLAGS            absolute 0x07EC;
    sbit  INT7IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B7;
    sbit  INT6IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B6;
    sbit  INT5IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B5;
    sbit  INT4IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B4;
    sbit  INT3IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B3;
    sbit  INT2IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B2;
    sbit  INT1IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B1;
    sbit  INT0IF_PORTR_INTFLAGS_bit at PORTR_INTFLAGS.B0;

sfr data unsigned char volatile PORTR_REMAP               absolute 0x07EE;
    sbit  USART0_PORTR_REMAP_bit at PORTR_REMAP.B4;
    sbit  TC4D_PORTR_REMAP_bit at PORTR_REMAP.B3;
    sbit  TC4C_PORTR_REMAP_bit at PORTR_REMAP.B2;
    sbit  TC4B_PORTR_REMAP_bit at PORTR_REMAP.B1;
    sbit  TC4A_PORTR_REMAP_bit at PORTR_REMAP.B0;

sfr data unsigned char volatile PORTR_PIN0CTRL            absolute 0x07F0;
    sbit  INVEN_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B6;
    sbit  OPC0_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B3;
    sbit  OPC1_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B4;
    sbit  OPC2_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B5;
    sbit  ISC0_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B0;
    sbit  ISC1_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B1;
    sbit  ISC2_PORTR_PIN0CTRL_bit at PORTR_PIN0CTRL.B2;

sfr data unsigned char volatile PORTR_PIN1CTRL            absolute 0x07F1;
    sbit  INVEN_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B6;
    sbit  OPC0_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B3;
    sbit  OPC1_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B4;
    sbit  OPC2_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B5;
    sbit  ISC0_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B0;
    sbit  ISC1_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B1;
    sbit  ISC2_PORTR_PIN1CTRL_bit at PORTR_PIN1CTRL.B2;

sfr data unsigned char volatile PORTR_PIN2CTRL            absolute 0x07F2;
    sbit  INVEN_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B6;
    sbit  OPC0_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B3;
    sbit  OPC1_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B4;
    sbit  OPC2_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B5;
    sbit  ISC0_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B0;
    sbit  ISC1_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B1;
    sbit  ISC2_PORTR_PIN2CTRL_bit at PORTR_PIN2CTRL.B2;

sfr data unsigned char volatile PORTR_PIN3CTRL            absolute 0x07F3;
    sbit  INVEN_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B6;
    sbit  OPC0_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B3;
    sbit  OPC1_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B4;
    sbit  OPC2_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B5;
    sbit  ISC0_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B0;
    sbit  ISC1_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B1;
    sbit  ISC2_PORTR_PIN3CTRL_bit at PORTR_PIN3CTRL.B2;

sfr data unsigned char volatile PORTR_PIN4CTRL            absolute 0x07F4;
    sbit  INVEN_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B6;
    sbit  OPC0_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B3;
    sbit  OPC1_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B4;
    sbit  OPC2_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B5;
    sbit  ISC0_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B0;
    sbit  ISC1_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B1;
    sbit  ISC2_PORTR_PIN4CTRL_bit at PORTR_PIN4CTRL.B2;

sfr data unsigned char volatile PORTR_PIN5CTRL            absolute 0x07F5;
    sbit  INVEN_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B6;
    sbit  OPC0_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B3;
    sbit  OPC1_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B4;
    sbit  OPC2_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B5;
    sbit  ISC0_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B0;
    sbit  ISC1_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B1;
    sbit  ISC2_PORTR_PIN5CTRL_bit at PORTR_PIN5CTRL.B2;

sfr data unsigned char volatile PORTR_PIN6CTRL            absolute 0x07F6;
    sbit  INVEN_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B6;
    sbit  OPC0_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B3;
    sbit  OPC1_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B4;
    sbit  OPC2_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B5;
    sbit  ISC0_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B0;
    sbit  ISC1_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B1;
    sbit  ISC2_PORTR_PIN6CTRL_bit at PORTR_PIN6CTRL.B2;

sfr data unsigned char volatile PORTR_PIN7CTRL            absolute 0x07F7;
    sbit  INVEN_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B6;
    sbit  OPC0_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B3;
    sbit  OPC1_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B4;
    sbit  OPC2_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B5;
    sbit  ISC0_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B0;
    sbit  ISC1_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B1;
    sbit  ISC2_PORTR_PIN7CTRL_bit at PORTR_PIN7CTRL.B2;

sfr data unsigned char volatile TCC4_CTRLA                absolute 0x0800;
    const register unsigned short int SYNCHEN = 6;
    sbit  SYNCHEN_bit at TCC4_CTRLA.B6;
    const register unsigned short int EVSTART = 5;
    sbit  EVSTART_bit at TCC4_CTRLA.B5;
    const register unsigned short int UPSTOP = 4;
    sbit  UPSTOP_bit at TCC4_CTRLA.B4;
    sbit  CLKSEL0_TCC4_CTRLA_bit at TCC4_CTRLA.B0;
    sbit  CLKSEL1_TCC4_CTRLA_bit at TCC4_CTRLA.B1;
    sbit  CLKSEL2_TCC4_CTRLA_bit at TCC4_CTRLA.B2;
    sbit  CLKSEL3_TCC4_CTRLA_bit at TCC4_CTRLA.B3;

sfr data unsigned char volatile TCC4_CTRLB                absolute 0x0801;
    const register unsigned short int BYTEM0 = 6;
    sbit  BYTEM0_bit at TCC4_CTRLB.B6;
    const register unsigned short int BYTEM1 = 7;
    sbit  BYTEM1_bit at TCC4_CTRLB.B7;
    const register unsigned short int CIRCEN0 = 4;
    sbit  CIRCEN0_bit at TCC4_CTRLB.B4;
    const register unsigned short int CIRCEN1 = 5;
    sbit  CIRCEN1_bit at TCC4_CTRLB.B5;
    const register unsigned short int WGMODE0 = 0;
    sbit  WGMODE0_bit at TCC4_CTRLB.B0;
    const register unsigned short int WGMODE1 = 1;
    sbit  WGMODE1_bit at TCC4_CTRLB.B1;
    const register unsigned short int WGMODE2 = 2;
    sbit  WGMODE2_bit at TCC4_CTRLB.B2;

sfr data unsigned char volatile TCC4_CTRLC                absolute 0x0802;
    const register unsigned short int POLD = 7;
    sbit  POLD_bit at TCC4_CTRLC.B7;
    const register unsigned short int POLC = 6;
    sbit  POLC_bit at TCC4_CTRLC.B6;
    const register unsigned short int POLB = 5;
    sbit  POLB_bit at TCC4_CTRLC.B5;
    const register unsigned short int POLA = 4;
    sbit  POLA_bit at TCC4_CTRLC.B4;
    const register unsigned short int CMPD = 3;
    sbit  CMPD_bit at TCC4_CTRLC.B3;
    const register unsigned short int CMPC = 2;
    sbit  CMPC_bit at TCC4_CTRLC.B2;
    const register unsigned short int CMPB = 1;
    sbit  CMPB_bit at TCC4_CTRLC.B1;
    const register unsigned short int CMPA = 0;
    sbit  CMPA_bit at TCC4_CTRLC.B0;
    const register unsigned short int HCMPD = 7;
    sbit  HCMPD_bit at TCC4_CTRLC.B7;
    const register unsigned short int HCMPC = 6;
    sbit  HCMPC_bit at TCC4_CTRLC.B6;
    const register unsigned short int HCMPB = 5;
    sbit  HCMPB_bit at TCC4_CTRLC.B5;
    const register unsigned short int HCMPA = 4;
    sbit  HCMPA_bit at TCC4_CTRLC.B4;
    const register unsigned short int LCMPD = 3;
    sbit  LCMPD_bit at TCC4_CTRLC.B3;
    const register unsigned short int LCMPC = 2;
    sbit  LCMPC_bit at TCC4_CTRLC.B2;
    const register unsigned short int LCMPB = 1;
    sbit  LCMPB_bit at TCC4_CTRLC.B1;
    const register unsigned short int LCMPA = 0;
    sbit  LCMPA_bit at TCC4_CTRLC.B0;

sfr data unsigned char volatile TCC4_CTRLD                absolute 0x0803;
    sbit  EVACT0_TCC4_CTRLD_bit at TCC4_CTRLD.B5;
    sbit  EVACT1_TCC4_CTRLD_bit at TCC4_CTRLD.B6;
    sbit  EVACT2_TCC4_CTRLD_bit at TCC4_CTRLD.B7;
    const register unsigned short int EVDLY = 4;
    sbit  EVDLY_bit at TCC4_CTRLD.B4;
    sbit  EVSEL0_TCC4_CTRLD_bit at TCC4_CTRLD.B0;
    sbit  EVSEL1_TCC4_CTRLD_bit at TCC4_CTRLD.B1;
    sbit  EVSEL2_TCC4_CTRLD_bit at TCC4_CTRLD.B2;
    const register unsigned short int EVSEL3 = 3;
    sbit  EVSEL3_bit at TCC4_CTRLD.B3;

sfr data unsigned char volatile TCC4_CTRLE                absolute 0x0804;
    const register unsigned short int CCDMODE0 = 6;
    sbit  CCDMODE0_bit at TCC4_CTRLE.B6;
    const register unsigned short int CCDMODE1 = 7;
    sbit  CCDMODE1_bit at TCC4_CTRLE.B7;
    const register unsigned short int CCCMODE0 = 4;
    sbit  CCCMODE0_bit at TCC4_CTRLE.B4;
    const register unsigned short int CCCMODE1 = 5;
    sbit  CCCMODE1_bit at TCC4_CTRLE.B5;
    const register unsigned short int CCBMODE0 = 2;
    sbit  CCBMODE0_bit at TCC4_CTRLE.B2;
    const register unsigned short int CCBMODE1 = 3;
    sbit  CCBMODE1_bit at TCC4_CTRLE.B3;
    const register unsigned short int CCAMODE0 = 0;
    sbit  CCAMODE0_bit at TCC4_CTRLE.B0;
    const register unsigned short int CCAMODE1 = 1;
    sbit  CCAMODE1_bit at TCC4_CTRLE.B1;
    const register unsigned short int LCCDMODE0 = 6;
    sbit  LCCDMODE0_bit at TCC4_CTRLE.B6;
    const register unsigned short int LCCDMODE1 = 7;
    sbit  LCCDMODE1_bit at TCC4_CTRLE.B7;
    const register unsigned short int LCCCMODE0 = 4;
    sbit  LCCCMODE0_bit at TCC4_CTRLE.B4;
    const register unsigned short int LCCCMODE1 = 5;
    sbit  LCCCMODE1_bit at TCC4_CTRLE.B5;
    const register unsigned short int LCCBMODE0 = 2;
    sbit  LCCBMODE0_bit at TCC4_CTRLE.B2;
    const register unsigned short int LCCBMODE1 = 3;
    sbit  LCCBMODE1_bit at TCC4_CTRLE.B3;
    const register unsigned short int LCCAMODE0 = 0;
    sbit  LCCAMODE0_bit at TCC4_CTRLE.B0;
    const register unsigned short int LCCAMODE1 = 1;
    sbit  LCCAMODE1_bit at TCC4_CTRLE.B1;

sfr data unsigned char volatile TCC4_CTRLF                absolute 0x0805;
    const register unsigned short int HCCDMODE0 = 6;
    sbit  HCCDMODE0_bit at TCC4_CTRLF.B6;
    const register unsigned short int HCCDMODE1 = 7;
    sbit  HCCDMODE1_bit at TCC4_CTRLF.B7;
    const register unsigned short int HCCCMODE0 = 4;
    sbit  HCCCMODE0_bit at TCC4_CTRLF.B4;
    const register unsigned short int HCCCMODE1 = 5;
    sbit  HCCCMODE1_bit at TCC4_CTRLF.B5;
    const register unsigned short int HCCBMODE0 = 2;
    sbit  HCCBMODE0_bit at TCC4_CTRLF.B2;
    const register unsigned short int HCCBMODE1 = 3;
    sbit  HCCBMODE1_bit at TCC4_CTRLF.B3;
    const register unsigned short int HCCAMODE0 = 0;
    sbit  HCCAMODE0_bit at TCC4_CTRLF.B0;
    const register unsigned short int HCCAMODE1 = 1;
    sbit  HCCAMODE1_bit at TCC4_CTRLF.B1;

sfr data unsigned char volatile TCC4_INTCTRLA             absolute 0x0806;
    const register unsigned short int TRGINTLVL0 = 4;
    sbit  TRGINTLVL0_bit at TCC4_INTCTRLA.B4;
    const register unsigned short int TRGINTLVL1 = 5;
    sbit  TRGINTLVL1_bit at TCC4_INTCTRLA.B5;
    sbit  ERRINTLVL0_TCC4_INTCTRLA_bit at TCC4_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCC4_INTCTRLA_bit at TCC4_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCC4_INTCTRLA_bit at TCC4_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCC4_INTCTRLA_bit at TCC4_INTCTRLA.B1;

sfr data unsigned char volatile TCC4_INTCTRLB             absolute 0x0807;
    const register unsigned short int CCDINTLVL0 = 6;
    sbit  CCDINTLVL0_bit at TCC4_INTCTRLB.B6;
    const register unsigned short int CCDINTLVL1 = 7;
    sbit  CCDINTLVL1_bit at TCC4_INTCTRLB.B7;
    const register unsigned short int CCCINTLVL0 = 4;
    sbit  CCCINTLVL0_bit at TCC4_INTCTRLB.B4;
    const register unsigned short int CCCINTLVL1 = 5;
    sbit  CCCINTLVL1_bit at TCC4_INTCTRLB.B5;
    const register unsigned short int CCBINTLVL0 = 2;
    sbit  CCBINTLVL0_bit at TCC4_INTCTRLB.B2;
    const register unsigned short int CCBINTLVL1 = 3;
    sbit  CCBINTLVL1_bit at TCC4_INTCTRLB.B3;
    const register unsigned short int CCAINTLVL0 = 0;
    sbit  CCAINTLVL0_bit at TCC4_INTCTRLB.B0;
    const register unsigned short int CCAINTLVL1 = 1;
    sbit  CCAINTLVL1_bit at TCC4_INTCTRLB.B1;
    const register unsigned short int LCCDINTLVL0 = 6;
    sbit  LCCDINTLVL0_bit at TCC4_INTCTRLB.B6;
    const register unsigned short int LCCDINTLVL1 = 7;
    sbit  LCCDINTLVL1_bit at TCC4_INTCTRLB.B7;
    const register unsigned short int LCCCINTLVL0 = 4;
    sbit  LCCCINTLVL0_bit at TCC4_INTCTRLB.B4;
    const register unsigned short int LCCCINTLVL1 = 5;
    sbit  LCCCINTLVL1_bit at TCC4_INTCTRLB.B5;
    const register unsigned short int LCCBINTLVL0 = 2;
    sbit  LCCBINTLVL0_bit at TCC4_INTCTRLB.B2;
    const register unsigned short int LCCBINTLVL1 = 3;
    sbit  LCCBINTLVL1_bit at TCC4_INTCTRLB.B3;
    const register unsigned short int LCCAINTLVL0 = 0;
    sbit  LCCAINTLVL0_bit at TCC4_INTCTRLB.B0;
    const register unsigned short int LCCAINTLVL1 = 1;
    sbit  LCCAINTLVL1_bit at TCC4_INTCTRLB.B1;

sfr data unsigned char volatile TCC4_CTRLGCLR             absolute 0x0808;
    const register unsigned short int STOP_ = 5;
    sbit  STOP_bit at TCC4_CTRLGCLR.B5;
    sbit  CMD0_TCC4_CTRLGCLR_bit at TCC4_CTRLGCLR.B2;
    sbit  CMD1_TCC4_CTRLGCLR_bit at TCC4_CTRLGCLR.B3;
    const register unsigned short int LUPD = 1;
    sbit  LUPD_bit at TCC4_CTRLGCLR.B1;
    sbit  DIR__TCC4_CTRLGCLR_bit at TCC4_CTRLGCLR.B0;

sfr data unsigned char volatile TCC4_CTRLGSET             absolute 0x0809;
    sbit  STOP__TCC4_CTRLGSET_bit at TCC4_CTRLGSET.B5;
    sbit  CMD0_TCC4_CTRLGSET_bit at TCC4_CTRLGSET.B2;
    sbit  CMD1_TCC4_CTRLGSET_bit at TCC4_CTRLGSET.B3;
    sbit  LUPD_TCC4_CTRLGSET_bit at TCC4_CTRLGSET.B1;
    sbit  DIR__TCC4_CTRLGSET_bit at TCC4_CTRLGSET.B0;

sfr data unsigned char volatile TCC4_CTRLHCLR             absolute 0x080A;
    const register unsigned short int CCDBV = 4;
    sbit  CCDBV_bit at TCC4_CTRLHCLR.B4;
    const register unsigned short int CCCBV = 3;
    sbit  CCCBV_bit at TCC4_CTRLHCLR.B3;
    const register unsigned short int CCBBV = 2;
    sbit  CCBBV_bit at TCC4_CTRLHCLR.B2;
    const register unsigned short int CCABV = 1;
    sbit  CCABV_bit at TCC4_CTRLHCLR.B1;
    const register unsigned short int PERBV = 0;
    sbit  PERBV_bit at TCC4_CTRLHCLR.B0;
    const register unsigned short int LCCDBV = 4;
    sbit  LCCDBV_bit at TCC4_CTRLHCLR.B4;
    const register unsigned short int LCCCBV = 3;
    sbit  LCCCBV_bit at TCC4_CTRLHCLR.B3;
    const register unsigned short int LCCBBV = 2;
    sbit  LCCBBV_bit at TCC4_CTRLHCLR.B2;
    const register unsigned short int LCCABV = 1;
    sbit  LCCABV_bit at TCC4_CTRLHCLR.B1;
    const register unsigned short int LPERBV = 0;
    sbit  LPERBV_bit at TCC4_CTRLHCLR.B0;

sfr data unsigned char volatile TCC4_CTRLHSET             absolute 0x080B;
    sbit  CCDBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B4;
    sbit  CCCBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B3;
    sbit  CCBBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B2;
    sbit  CCABV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B1;
    sbit  PERBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B0;
    sbit  LCCDBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B4;
    sbit  LCCCBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B3;
    sbit  LCCBBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B2;
    sbit  LCCABV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B1;
    sbit  LPERBV_TCC4_CTRLHSET_bit at TCC4_CTRLHSET.B0;

sfr data unsigned char volatile TCC4_INTFLAGS             absolute 0x080C;
    const register unsigned short int CCDIF = 7;
    sbit  CCDIF_bit at TCC4_INTFLAGS.B7;
    const register unsigned short int CCCIF = 6;
    sbit  CCCIF_bit at TCC4_INTFLAGS.B6;
    const register unsigned short int CCBIF = 5;
    sbit  CCBIF_bit at TCC4_INTFLAGS.B5;
    const register unsigned short int CCAIF = 4;
    sbit  CCAIF_bit at TCC4_INTFLAGS.B4;
    const register unsigned short int TRGIF = 2;
    sbit  TRGIF_bit at TCC4_INTFLAGS.B2;
    sbit  ERRIF_TCC4_INTFLAGS_bit at TCC4_INTFLAGS.B1;
    sbit  OVFIF_TCC4_INTFLAGS_bit at TCC4_INTFLAGS.B0;
    const register unsigned short int LCCDIF = 7;
    sbit  LCCDIF_bit at TCC4_INTFLAGS.B7;
    const register unsigned short int LCCCIF = 6;
    sbit  LCCCIF_bit at TCC4_INTFLAGS.B6;
    const register unsigned short int LCCBIF = 5;
    sbit  LCCBIF_bit at TCC4_INTFLAGS.B5;
    const register unsigned short int LCCAIF = 4;
    sbit  LCCAIF_bit at TCC4_INTFLAGS.B4;

sfr data unsigned char volatile TCC4_TEMP                 absolute 0x080F;
sfr data unsigned int  volatile TCC4_CNT                  absolute 0x0820;
sfr data unsigned int  volatile TCC4_PER                  absolute 0x0826;
sfr data unsigned char volatile TCC4_PERL                 absolute 0x0826;
sfr data unsigned char volatile TCC4_PERH                 absolute 0x0827;
sfr data unsigned int  volatile TCC4_CCA                  absolute 0x0828;
sfr data unsigned char volatile TCC4_CCAL                 absolute 0x0828;
sfr data unsigned char volatile TCC4_CCAH                 absolute 0x0829;
sfr data unsigned int  volatile TCC4_CCB                  absolute 0x082A;
sfr data unsigned char volatile TCC4_CCBL                 absolute 0x082A;
sfr data unsigned char volatile TCC4_CCBH                 absolute 0x082B;
sfr data unsigned int  volatile TCC4_CCC                  absolute 0x082C;
sfr data unsigned char volatile TCC4_CCCL                 absolute 0x082C;
sfr data unsigned char volatile TCC4_CCCH                 absolute 0x082D;
sfr data unsigned int  volatile TCC4_CCD                  absolute 0x082E;
sfr data unsigned char volatile TCC4_CCDL                 absolute 0x082E;
sfr data unsigned char volatile TCC4_CCDH                 absolute 0x082F;
sfr data unsigned int  volatile TCC4_PERBUF               absolute 0x0836;
sfr data unsigned char volatile TCC4_PERBUFL              absolute 0x0836;
sfr data unsigned char volatile TCC4_PERBUFH              absolute 0x0837;
sfr data unsigned int  volatile TCC4_CCABUF               absolute 0x0838;
sfr data unsigned char volatile TCC4_CCABUFL              absolute 0x0838;
sfr data unsigned char volatile TCC4_CCABUFH              absolute 0x0839;
sfr data unsigned int  volatile TCC4_CCBBUF               absolute 0x083A;
sfr data unsigned char volatile TCC4_CCBBUFL              absolute 0x083A;
sfr data unsigned char volatile TCC4_CCBBUFH              absolute 0x083B;
sfr data unsigned int  volatile TCC4_CCCBUF               absolute 0x083C;
sfr data unsigned char volatile TCC4_CCCBUFL              absolute 0x083C;
sfr data unsigned char volatile TCC4_CCCBUFH              absolute 0x083D;
sfr data unsigned int  volatile TCC4_CCDBUF               absolute 0x083E;
sfr data unsigned char volatile TCC4_CCDBUFL              absolute 0x083E;
sfr data unsigned char volatile TCC4_CCDBUFH              absolute 0x083F;
sfr data unsigned char volatile TCC5_CTRLA                absolute 0x0840;
    sbit  SYNCHEN_TCC5_CTRLA_bit at TCC5_CTRLA.B6;
    sbit  EVSTART_TCC5_CTRLA_bit at TCC5_CTRLA.B5;
    sbit  UPSTOP_TCC5_CTRLA_bit at TCC5_CTRLA.B4;
    sbit  CLKSEL0_TCC5_CTRLA_bit at TCC5_CTRLA.B0;
    sbit  CLKSEL1_TCC5_CTRLA_bit at TCC5_CTRLA.B1;
    sbit  CLKSEL2_TCC5_CTRLA_bit at TCC5_CTRLA.B2;
    sbit  CLKSEL3_TCC5_CTRLA_bit at TCC5_CTRLA.B3;

sfr data unsigned char volatile TCC5_CTRLB                absolute 0x0841;
    sbit  BYTEM0_TCC5_CTRLB_bit at TCC5_CTRLB.B6;
    sbit  BYTEM1_TCC5_CTRLB_bit at TCC5_CTRLB.B7;
    sbit  CIRCEN0_TCC5_CTRLB_bit at TCC5_CTRLB.B4;
    sbit  CIRCEN1_TCC5_CTRLB_bit at TCC5_CTRLB.B5;
    sbit  WGMODE0_TCC5_CTRLB_bit at TCC5_CTRLB.B0;
    sbit  WGMODE1_TCC5_CTRLB_bit at TCC5_CTRLB.B1;
    sbit  WGMODE2_TCC5_CTRLB_bit at TCC5_CTRLB.B2;

sfr data unsigned char volatile TCC5_CTRLC                absolute 0x0842;
    sbit  POLB_TCC5_CTRLC_bit at TCC5_CTRLC.B5;
    sbit  POLA_TCC5_CTRLC_bit at TCC5_CTRLC.B4;
    sbit  CMPB_TCC5_CTRLC_bit at TCC5_CTRLC.B1;
    sbit  CMPA_TCC5_CTRLC_bit at TCC5_CTRLC.B0;
    sbit  HCMPB_TCC5_CTRLC_bit at TCC5_CTRLC.B5;
    sbit  HCMPA_TCC5_CTRLC_bit at TCC5_CTRLC.B4;
    sbit  LCMPB_TCC5_CTRLC_bit at TCC5_CTRLC.B1;
    sbit  LCMPA_TCC5_CTRLC_bit at TCC5_CTRLC.B0;

sfr data unsigned char volatile TCC5_CTRLD                absolute 0x0843;
    sbit  EVACT0_TCC5_CTRLD_bit at TCC5_CTRLD.B5;
    sbit  EVACT1_TCC5_CTRLD_bit at TCC5_CTRLD.B6;
    sbit  EVACT2_TCC5_CTRLD_bit at TCC5_CTRLD.B7;
    sbit  EVDLY_TCC5_CTRLD_bit at TCC5_CTRLD.B4;
    sbit  EVSEL0_TCC5_CTRLD_bit at TCC5_CTRLD.B0;
    sbit  EVSEL1_TCC5_CTRLD_bit at TCC5_CTRLD.B1;
    sbit  EVSEL2_TCC5_CTRLD_bit at TCC5_CTRLD.B2;
    sbit  EVSEL3_TCC5_CTRLD_bit at TCC5_CTRLD.B3;

sfr data unsigned char volatile TCC5_CTRLE                absolute 0x0844;
    sbit  CCBMODE0_TCC5_CTRLE_bit at TCC5_CTRLE.B2;
    sbit  CCBMODE1_TCC5_CTRLE_bit at TCC5_CTRLE.B3;
    sbit  CCAMODE0_TCC5_CTRLE_bit at TCC5_CTRLE.B0;
    sbit  CCAMODE1_TCC5_CTRLE_bit at TCC5_CTRLE.B1;
    sbit  LCCBMODE0_TCC5_CTRLE_bit at TCC5_CTRLE.B2;
    sbit  LCCBMODE1_TCC5_CTRLE_bit at TCC5_CTRLE.B3;
    sbit  LCCAMODE0_TCC5_CTRLE_bit at TCC5_CTRLE.B0;
    sbit  LCCAMODE1_TCC5_CTRLE_bit at TCC5_CTRLE.B1;

sfr data unsigned char volatile TCC5_CTRLF                absolute 0x0845;
    sbit  HCCBMODE0_TCC5_CTRLF_bit at TCC5_CTRLF.B2;
    sbit  HCCBMODE1_TCC5_CTRLF_bit at TCC5_CTRLF.B3;
    sbit  HCCAMODE0_TCC5_CTRLF_bit at TCC5_CTRLF.B0;
    sbit  HCCAMODE1_TCC5_CTRLF_bit at TCC5_CTRLF.B1;

sfr data unsigned char volatile TCC5_INTCTRLA             absolute 0x0846;
    sbit  TRGINTLVL0_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B4;
    sbit  TRGINTLVL1_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B5;
    sbit  ERRINTLVL0_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCC5_INTCTRLA_bit at TCC5_INTCTRLA.B1;

sfr data unsigned char volatile TCC5_INTCTRLB             absolute 0x0847;
    sbit  CCBINTLVL0_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B1;
    sbit  LCCBINTLVL0_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B2;
    sbit  LCCBINTLVL1_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B3;
    sbit  LCCAINTLVL0_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B0;
    sbit  LCCAINTLVL1_TCC5_INTCTRLB_bit at TCC5_INTCTRLB.B1;

sfr data unsigned char volatile TCC5_CTRLGCLR             absolute 0x0848;
    sbit  STOP__TCC5_CTRLGCLR_bit at TCC5_CTRLGCLR.B5;
    sbit  CMD0_TCC5_CTRLGCLR_bit at TCC5_CTRLGCLR.B2;
    sbit  CMD1_TCC5_CTRLGCLR_bit at TCC5_CTRLGCLR.B3;
    sbit  LUPD_TCC5_CTRLGCLR_bit at TCC5_CTRLGCLR.B1;
    sbit  DIR__TCC5_CTRLGCLR_bit at TCC5_CTRLGCLR.B0;

sfr data unsigned char volatile TCC5_CTRLGSET             absolute 0x0849;
    sbit  STOP__TCC5_CTRLGSET_bit at TCC5_CTRLGSET.B4;
    sbit  CMD0_TCC5_CTRLGSET_bit at TCC5_CTRLGSET.B2;
    sbit  CMD1_TCC5_CTRLGSET_bit at TCC5_CTRLGSET.B3;
    sbit  LUPD_TCC5_CTRLGSET_bit at TCC5_CTRLGSET.B1;
    sbit  DIR__TCC5_CTRLGSET_bit at TCC5_CTRLGSET.B0;

sfr data unsigned char volatile TCC5_CTRLHCLR             absolute 0x084A;
    sbit  CCBBV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B2;
    sbit  CCABV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B1;
    sbit  PERBV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B0;
    sbit  LCCBBV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B2;
    sbit  LCCABV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B1;
    sbit  LPERBV_TCC5_CTRLHCLR_bit at TCC5_CTRLHCLR.B0;

sfr data unsigned char volatile TCC5_CTRLHSET             absolute 0x084B;
    sbit  CCBBV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B2;
    sbit  CCABV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B1;
    sbit  PERBV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B0;
    sbit  LCCBBV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B2;
    sbit  LCCABV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B1;
    sbit  LPERBV_TCC5_CTRLHSET_bit at TCC5_CTRLHSET.B0;

sfr data unsigned char volatile TCC5_INTFLAGS             absolute 0x084C;
    sbit  CCBIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B5;
    sbit  CCAIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B4;
    sbit  TRGIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B2;
    sbit  ERRIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B1;
    sbit  OVFIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B0;
    sbit  LCCBIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B5;
    sbit  LCCAIF_TCC5_INTFLAGS_bit at TCC5_INTFLAGS.B4;

sfr data unsigned char volatile TCC5_TEMP                 absolute 0x084F;
sfr data unsigned int  volatile TCC5_CNT                  absolute 0x0860;
sfr data unsigned int  volatile TCC5_PER                  absolute 0x0866;
sfr data unsigned char volatile TCC5_PERL                 absolute 0x0866;
sfr data unsigned char volatile TCC5_PERH                 absolute 0x0867;
sfr data unsigned int  volatile TCC5_CCA                  absolute 0x0868;
sfr data unsigned char volatile TCC5_CCAL                 absolute 0x0868;
sfr data unsigned char volatile TCC5_CCAH                 absolute 0x0869;
sfr data unsigned int  volatile TCC5_CCB                  absolute 0x086A;
sfr data unsigned char volatile TCC5_CCBL                 absolute 0x086A;
sfr data unsigned char volatile TCC5_CCBH                 absolute 0x086B;
sfr data unsigned int  volatile TCC5_PERBUF               absolute 0x0876;
sfr data unsigned char volatile TCC5_PERBUFL              absolute 0x0876;
sfr data unsigned char volatile TCC5_PERBUFH              absolute 0x0877;
sfr data unsigned int  volatile TCC5_CCABUF               absolute 0x0878;
sfr data unsigned char volatile TCC5_CCABUFL              absolute 0x0878;
sfr data unsigned char volatile TCC5_CCABUFH              absolute 0x0879;
sfr data unsigned int  volatile TCC5_CCBBUF               absolute 0x087A;
sfr data unsigned char volatile TCC5_CCBBUFL              absolute 0x087A;
sfr data unsigned char volatile TCC5_CCBBUFH              absolute 0x087B;
sfr data unsigned char volatile TCD5_CTRLA                absolute 0x0940;
    sbit  SYNCHEN_TCD5_CTRLA_bit at TCD5_CTRLA.B6;
    sbit  EVSTART_TCD5_CTRLA_bit at TCD5_CTRLA.B5;
    sbit  UPSTOP_TCD5_CTRLA_bit at TCD5_CTRLA.B4;
    sbit  CLKSEL0_TCD5_CTRLA_bit at TCD5_CTRLA.B0;
    sbit  CLKSEL1_TCD5_CTRLA_bit at TCD5_CTRLA.B1;
    sbit  CLKSEL2_TCD5_CTRLA_bit at TCD5_CTRLA.B2;
    sbit  CLKSEL3_TCD5_CTRLA_bit at TCD5_CTRLA.B3;

sfr data unsigned char volatile TCD5_CTRLB                absolute 0x0941;
    sbit  BYTEM0_TCD5_CTRLB_bit at TCD5_CTRLB.B6;
    sbit  BYTEM1_TCD5_CTRLB_bit at TCD5_CTRLB.B7;
    sbit  CIRCEN0_TCD5_CTRLB_bit at TCD5_CTRLB.B4;
    sbit  CIRCEN1_TCD5_CTRLB_bit at TCD5_CTRLB.B5;
    sbit  WGMODE0_TCD5_CTRLB_bit at TCD5_CTRLB.B0;
    sbit  WGMODE1_TCD5_CTRLB_bit at TCD5_CTRLB.B1;
    sbit  WGMODE2_TCD5_CTRLB_bit at TCD5_CTRLB.B2;

sfr data unsigned char volatile TCD5_CTRLC                absolute 0x0942;
    sbit  POLB_TCD5_CTRLC_bit at TCD5_CTRLC.B5;
    sbit  POLA_TCD5_CTRLC_bit at TCD5_CTRLC.B4;
    sbit  CMPB_TCD5_CTRLC_bit at TCD5_CTRLC.B1;
    sbit  CMPA_TCD5_CTRLC_bit at TCD5_CTRLC.B0;
    sbit  HCMPB_TCD5_CTRLC_bit at TCD5_CTRLC.B5;
    sbit  HCMPA_TCD5_CTRLC_bit at TCD5_CTRLC.B4;
    sbit  LCMPB_TCD5_CTRLC_bit at TCD5_CTRLC.B1;
    sbit  LCMPA_TCD5_CTRLC_bit at TCD5_CTRLC.B0;

sfr data unsigned char volatile TCD5_CTRLD                absolute 0x0943;
    sbit  EVACT0_TCD5_CTRLD_bit at TCD5_CTRLD.B5;
    sbit  EVACT1_TCD5_CTRLD_bit at TCD5_CTRLD.B6;
    sbit  EVACT2_TCD5_CTRLD_bit at TCD5_CTRLD.B7;
    sbit  EVDLY_TCD5_CTRLD_bit at TCD5_CTRLD.B4;
    sbit  EVSEL0_TCD5_CTRLD_bit at TCD5_CTRLD.B0;
    sbit  EVSEL1_TCD5_CTRLD_bit at TCD5_CTRLD.B1;
    sbit  EVSEL2_TCD5_CTRLD_bit at TCD5_CTRLD.B2;
    sbit  EVSEL3_TCD5_CTRLD_bit at TCD5_CTRLD.B3;

sfr data unsigned char volatile TCD5_CTRLE                absolute 0x0944;
    sbit  CCBMODE0_TCD5_CTRLE_bit at TCD5_CTRLE.B2;
    sbit  CCBMODE1_TCD5_CTRLE_bit at TCD5_CTRLE.B3;
    sbit  CCAMODE0_TCD5_CTRLE_bit at TCD5_CTRLE.B0;
    sbit  CCAMODE1_TCD5_CTRLE_bit at TCD5_CTRLE.B1;
    sbit  LCCBMODE0_TCD5_CTRLE_bit at TCD5_CTRLE.B2;
    sbit  LCCBMODE1_TCD5_CTRLE_bit at TCD5_CTRLE.B3;
    sbit  LCCAMODE0_TCD5_CTRLE_bit at TCD5_CTRLE.B0;
    sbit  LCCAMODE1_TCD5_CTRLE_bit at TCD5_CTRLE.B1;

sfr data unsigned char volatile TCD5_CTRLF                absolute 0x0945;
    sbit  HCCBMODE0_TCD5_CTRLF_bit at TCD5_CTRLF.B2;
    sbit  HCCBMODE1_TCD5_CTRLF_bit at TCD5_CTRLF.B3;
    sbit  HCCAMODE0_TCD5_CTRLF_bit at TCD5_CTRLF.B0;
    sbit  HCCAMODE1_TCD5_CTRLF_bit at TCD5_CTRLF.B1;

sfr data unsigned char volatile TCD5_INTCTRLA             absolute 0x0946;
    sbit  TRGINTLVL0_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B4;
    sbit  TRGINTLVL1_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B5;
    sbit  ERRINTLVL0_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B2;
    sbit  ERRINTLVL1_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B3;
    sbit  OVFINTLVL0_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B0;
    sbit  OVFINTLVL1_TCD5_INTCTRLA_bit at TCD5_INTCTRLA.B1;

sfr data unsigned char volatile TCD5_INTCTRLB             absolute 0x0947;
    sbit  CCBINTLVL0_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B2;
    sbit  CCBINTLVL1_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B3;
    sbit  CCAINTLVL0_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B0;
    sbit  CCAINTLVL1_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B1;
    sbit  LCCBINTLVL0_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B2;
    sbit  LCCBINTLVL1_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B3;
    sbit  LCCAINTLVL0_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B0;
    sbit  LCCAINTLVL1_TCD5_INTCTRLB_bit at TCD5_INTCTRLB.B1;

sfr data unsigned char volatile TCD5_CTRLGCLR             absolute 0x0948;
    sbit  STOP__TCD5_CTRLGCLR_bit at TCD5_CTRLGCLR.B5;
    sbit  CMD0_TCD5_CTRLGCLR_bit at TCD5_CTRLGCLR.B2;
    sbit  CMD1_TCD5_CTRLGCLR_bit at TCD5_CTRLGCLR.B3;
    sbit  LUPD_TCD5_CTRLGCLR_bit at TCD5_CTRLGCLR.B1;
    sbit  DIR__TCD5_CTRLGCLR_bit at TCD5_CTRLGCLR.B0;

sfr data unsigned char volatile TCD5_CTRLGSET             absolute 0x0949;
    sbit  STOP__TCD5_CTRLGSET_bit at TCD5_CTRLGSET.B4;
    sbit  CMD0_TCD5_CTRLGSET_bit at TCD5_CTRLGSET.B2;
    sbit  CMD1_TCD5_CTRLGSET_bit at TCD5_CTRLGSET.B3;
    sbit  LUPD_TCD5_CTRLGSET_bit at TCD5_CTRLGSET.B1;
    sbit  DIR__TCD5_CTRLGSET_bit at TCD5_CTRLGSET.B0;

sfr data unsigned char volatile TCD5_CTRLHCLR             absolute 0x094A;
    sbit  CCBBV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B2;
    sbit  CCABV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B1;
    sbit  PERBV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B0;
    sbit  LCCBBV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B2;
    sbit  LCCABV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B1;
    sbit  LPERBV_TCD5_CTRLHCLR_bit at TCD5_CTRLHCLR.B0;

sfr data unsigned char volatile TCD5_CTRLHSET             absolute 0x094B;
    sbit  CCBBV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B2;
    sbit  CCABV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B1;
    sbit  PERBV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B0;
    sbit  LCCBBV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B2;
    sbit  LCCABV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B1;
    sbit  LPERBV_TCD5_CTRLHSET_bit at TCD5_CTRLHSET.B0;

sfr data unsigned char volatile TCD5_INTFLAGS             absolute 0x094C;
    sbit  CCBIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B5;
    sbit  CCAIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B4;
    sbit  TRGIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B2;
    sbit  ERRIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B1;
    sbit  OVFIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B0;
    sbit  LCCBIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B5;
    sbit  LCCAIF_TCD5_INTFLAGS_bit at TCD5_INTFLAGS.B4;

sfr data unsigned char volatile TCD5_TEMP                 absolute 0x094F;
sfr data unsigned int  volatile TCD5_CNT                  absolute 0x0960;
sfr data unsigned int  volatile TCD5_PER                  absolute 0x0966;
sfr data unsigned char volatile TCD5_PERL                 absolute 0x0966;
sfr data unsigned char volatile TCD5_PERH                 absolute 0x0967;
sfr data unsigned int  volatile TCD5_CCA                  absolute 0x0968;
sfr data unsigned char volatile TCD5_CCAL                 absolute 0x0968;
sfr data unsigned char volatile TCD5_CCAH                 absolute 0x0969;
sfr data unsigned int  volatile TCD5_CCB                  absolute 0x096A;
sfr data unsigned char volatile TCD5_CCBL                 absolute 0x096A;
sfr data unsigned char volatile TCD5_CCBH                 absolute 0x096B;
sfr data unsigned int  volatile TCD5_PERBUF               absolute 0x0976;
sfr data unsigned char volatile TCD5_PERBUFL              absolute 0x0976;
sfr data unsigned char volatile TCD5_PERBUFH              absolute 0x0977;
sfr data unsigned int  volatile TCD5_CCABUF               absolute 0x0978;
sfr data unsigned char volatile TCD5_CCABUFL              absolute 0x0978;
sfr data unsigned char volatile TCD5_CCABUFH              absolute 0x0979;
sfr data unsigned int  volatile TCD5_CCBBUF               absolute 0x097A;
sfr data unsigned char volatile TCD5_CCBBUFL              absolute 0x097A;
sfr data unsigned char volatile TCD5_CCBBUFH              absolute 0x097B;
sfr data unsigned char volatile FAULTC4_CTRLA             absolute 0x0880;
    const register unsigned short int RAMP0 = 6;
    sbit  RAMP0_bit at FAULTC4_CTRLA.B6;
    const register unsigned short int RAMP1 = 7;
    sbit  RAMP1_bit at FAULTC4_CTRLA.B7;
    const register unsigned short int FDDBD = 5;
    sbit  FDDBD_bit at FAULTC4_CTRLA.B5;
    const register unsigned short int PORTCTRL = 4;
    sbit  PORTCTRL_bit at FAULTC4_CTRLA.B4;
    const register unsigned short int FUSE = 3;
    sbit  FUSE_bit at FAULTC4_CTRLA.B3;
    const register unsigned short int FILTERE = 2;
    sbit  FILTERE_bit at FAULTC4_CTRLA.B2;
    const register unsigned short int SRCE0 = 0;
    sbit  SRCE0_bit at FAULTC4_CTRLA.B0;
    const register unsigned short int SRCE1 = 1;
    sbit  SRCE1_bit at FAULTC4_CTRLA.B1;

sfr data unsigned char volatile FAULTC4_CTRLB             absolute 0x0881;
    const register unsigned short int SOFTA = 7;
    sbit  SOFTA_bit at FAULTC4_CTRLB.B7;
    const register unsigned short int HALTA0 = 5;
    sbit  HALTA0_bit at FAULTC4_CTRLB.B5;
    const register unsigned short int HALTA1 = 6;
    sbit  HALTA1_bit at FAULTC4_CTRLB.B6;
    const register unsigned short int RESTARTA = 4;
    sbit  RESTARTA_bit at FAULTC4_CTRLB.B4;
    const register unsigned short int KEEPA = 3;
    sbit  KEEPA_bit at FAULTC4_CTRLB.B3;
    const register unsigned short int SRCA0 = 0;
    sbit  SRCA0_bit at FAULTC4_CTRLB.B0;
    const register unsigned short int SRCA1 = 1;
    sbit  SRCA1_bit at FAULTC4_CTRLB.B1;

sfr data unsigned char volatile FAULTC4_CTRLC             absolute 0x0882;
    const register unsigned short int CAPTA = 5;
    sbit  CAPTA_bit at FAULTC4_CTRLC.B5;
    const register unsigned short int FILTERA = 2;
    sbit  FILTERA_bit at FAULTC4_CTRLC.B2;
    const register unsigned short int BLANKA = 1;
    sbit  BLANKA_bit at FAULTC4_CTRLC.B1;
    const register unsigned short int QUALA = 0;
    sbit  QUALA_bit at FAULTC4_CTRLC.B0;

sfr data unsigned char volatile FAULTC4_CTRLD             absolute 0x0883;
    const register unsigned short int SOFTB = 7;
    sbit  SOFTB_bit at FAULTC4_CTRLD.B7;
    const register unsigned short int HALTB0 = 5;
    sbit  HALTB0_bit at FAULTC4_CTRLD.B5;
    const register unsigned short int HALTB1 = 6;
    sbit  HALTB1_bit at FAULTC4_CTRLD.B6;
    const register unsigned short int RESTARTB = 4;
    sbit  RESTARTB_bit at FAULTC4_CTRLD.B4;
    const register unsigned short int KEEPB = 3;
    sbit  KEEPB_bit at FAULTC4_CTRLD.B3;
    const register unsigned short int SRCB0 = 0;
    sbit  SRCB0_bit at FAULTC4_CTRLD.B0;
    const register unsigned short int SRCB1 = 1;
    sbit  SRCB1_bit at FAULTC4_CTRLD.B1;

sfr data unsigned char volatile FAULTC4_CTRLE             absolute 0x0884;
    const register unsigned short int CAPTB = 5;
    sbit  CAPTB_bit at FAULTC4_CTRLE.B5;
    const register unsigned short int FILTERB = 2;
    sbit  FILTERB_bit at FAULTC4_CTRLE.B2;
    const register unsigned short int BLANKB = 1;
    sbit  BLANKB_bit at FAULTC4_CTRLE.B1;
    const register unsigned short int QUALB = 0;
    sbit  QUALB_bit at FAULTC4_CTRLE.B0;

sfr data unsigned char volatile FAULTC4_STATUS            absolute 0x0885;
    const register unsigned short int STATEB = 7;
    sbit  STATEB_bit at FAULTC4_STATUS.B7;
    const register unsigned short int STATEA = 6;
    sbit  STATEA_bit at FAULTC4_STATUS.B6;
    const register unsigned short int STATEE = 5;
    sbit  STATEE_bit at FAULTC4_STATUS.B5;
    const register unsigned short int IDX = 3;
    sbit  IDX_bit at FAULTC4_STATUS.B3;
    const register unsigned short int FAULTBIN = 2;
    sbit  FAULTBIN_bit at FAULTC4_STATUS.B2;
    const register unsigned short int FAULTAIN = 1;
    sbit  FAULTAIN_bit at FAULTC4_STATUS.B1;
    const register unsigned short int FAULTEIN = 0;
    sbit  FAULTEIN_bit at FAULTC4_STATUS.B0;

sfr data unsigned char volatile FAULTC4_CTRLGCLR          absolute 0x0886;
    const register unsigned short int HALTBCLR = 7;
    sbit  HALTBCLR_bit at FAULTC4_CTRLGCLR.B7;
    const register unsigned short int HALTACLR = 6;
    sbit  HALTACLR_bit at FAULTC4_CTRLGCLR.B6;
    const register unsigned short int STATEECLR = 5;
    sbit  STATEECLR_bit at FAULTC4_CTRLGCLR.B5;
    const register unsigned short int FAULTB = 2;
    sbit  FAULTB_bit at FAULTC4_CTRLGCLR.B2;
    const register unsigned short int FAULTA = 1;
    sbit  FAULTA_bit at FAULTC4_CTRLGCLR.B1;
    const register unsigned short int FAULTE = 0;
    sbit  FAULTE_bit at FAULTC4_CTRLGCLR.B0;

sfr data unsigned char volatile FAULTC4_CTRLGSET          absolute 0x0887;
    const register unsigned short int FAULTBSW = 7;
    sbit  FAULTBSW_bit at FAULTC4_CTRLGSET.B7;
    const register unsigned short int FAULTASW = 6;
    sbit  FAULTASW_bit at FAULTC4_CTRLGSET.B6;
    const register unsigned short int FAULTESW = 5;
    sbit  FAULTESW_bit at FAULTC4_CTRLGSET.B5;
    const register unsigned short int IDXCMD0 = 3;
    sbit  IDXCMD0_bit at FAULTC4_CTRLGSET.B3;
    const register unsigned short int IDXCMD1 = 4;
    sbit  IDXCMD1_bit at FAULTC4_CTRLGSET.B4;

sfr data unsigned char volatile FAULTC5_CTRLA             absolute 0x0890;
    sbit  RAMP0_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B6;
    sbit  RAMP1_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B7;
    sbit  FDDBD_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B5;
    sbit  PORTCTRL_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B4;
    sbit  FUSE_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B3;
    sbit  FILTERE_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B2;
    sbit  SRCE0_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B0;
    sbit  SRCE1_FAULTC5_CTRLA_bit at FAULTC5_CTRLA.B1;

sfr data unsigned char volatile FAULTC5_CTRLB             absolute 0x0891;
    sbit  SOFTA_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B7;
    sbit  HALTA0_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B5;
    sbit  HALTA1_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B6;
    sbit  RESTARTA_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B4;
    sbit  KEEPA_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B3;
    sbit  SRCA0_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B0;
    sbit  SRCA1_FAULTC5_CTRLB_bit at FAULTC5_CTRLB.B1;

sfr data unsigned char volatile FAULTC5_CTRLC             absolute 0x0892;
    sbit  CAPTA_FAULTC5_CTRLC_bit at FAULTC5_CTRLC.B5;
    sbit  FILTERA_FAULTC5_CTRLC_bit at FAULTC5_CTRLC.B2;
    sbit  BLANKA_FAULTC5_CTRLC_bit at FAULTC5_CTRLC.B1;
    sbit  QUALA_FAULTC5_CTRLC_bit at FAULTC5_CTRLC.B0;

sfr data unsigned char volatile FAULTC5_CTRLD             absolute 0x0893;
    sbit  SOFTB_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B7;
    sbit  HALTB0_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B5;
    sbit  HALTB1_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B6;
    sbit  RESTARTB_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B4;
    sbit  KEEPB_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B3;
    sbit  SRCB0_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B0;
    sbit  SRCB1_FAULTC5_CTRLD_bit at FAULTC5_CTRLD.B1;

sfr data unsigned char volatile FAULTC5_CTRLE             absolute 0x0894;
    sbit  CAPTB_FAULTC5_CTRLE_bit at FAULTC5_CTRLE.B5;
    sbit  FILTERB_FAULTC5_CTRLE_bit at FAULTC5_CTRLE.B2;
    sbit  BLANKB_FAULTC5_CTRLE_bit at FAULTC5_CTRLE.B1;
    sbit  QUALB_FAULTC5_CTRLE_bit at FAULTC5_CTRLE.B0;

sfr data unsigned char volatile FAULTC5_STATUS            absolute 0x0895;
    sbit  STATEB_FAULTC5_STATUS_bit at FAULTC5_STATUS.B7;
    sbit  STATEA_FAULTC5_STATUS_bit at FAULTC5_STATUS.B6;
    sbit  STATEE_FAULTC5_STATUS_bit at FAULTC5_STATUS.B5;
    sbit  IDX_FAULTC5_STATUS_bit at FAULTC5_STATUS.B3;
    sbit  FAULTBIN_FAULTC5_STATUS_bit at FAULTC5_STATUS.B2;
    sbit  FAULTAIN_FAULTC5_STATUS_bit at FAULTC5_STATUS.B1;
    sbit  FAULTEIN_FAULTC5_STATUS_bit at FAULTC5_STATUS.B0;

sfr data unsigned char volatile FAULTC5_CTRLGCLR          absolute 0x0896;
    sbit  HALTBCLR_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B7;
    sbit  HALTACLR_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B6;
    sbit  STATEECLR_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B5;
    sbit  FAULTB_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B2;
    sbit  FAULTA_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B1;
    sbit  FAULTE_FAULTC5_CTRLGCLR_bit at FAULTC5_CTRLGCLR.B0;

sfr data unsigned char volatile FAULTC5_CTRLGSET          absolute 0x0897;
    sbit  FAULTBSW_FAULTC5_CTRLGSET_bit at FAULTC5_CTRLGSET.B7;
    sbit  FAULTASW_FAULTC5_CTRLGSET_bit at FAULTC5_CTRLGSET.B6;
    sbit  FAULTESW_FAULTC5_CTRLGSET_bit at FAULTC5_CTRLGSET.B5;
    sbit  IDXCMD0_FAULTC5_CTRLGSET_bit at FAULTC5_CTRLGSET.B3;
    sbit  IDXCMD1_FAULTC5_CTRLGSET_bit at FAULTC5_CTRLGSET.B4;

sfr data unsigned char volatile WEXC_CTRL                 absolute 0x08A0;
    const register unsigned short int UPSEL = 7;
    sbit  UPSEL_bit at WEXC_CTRL.B7;
    const register unsigned short int OTMX0 = 4;
    sbit  OTMX0_bit at WEXC_CTRL.B4;
    const register unsigned short int OTMX1 = 5;
    sbit  OTMX1_bit at WEXC_CTRL.B5;
    const register unsigned short int OTMX2 = 6;
    sbit  OTMX2_bit at WEXC_CTRL.B6;
    const register unsigned short int DTI3EN = 3;
    sbit  DTI3EN_bit at WEXC_CTRL.B3;
    const register unsigned short int DTI2EN = 2;
    sbit  DTI2EN_bit at WEXC_CTRL.B2;
    const register unsigned short int DTI1EN = 1;
    sbit  DTI1EN_bit at WEXC_CTRL.B1;
    const register unsigned short int DTI0EN = 0;
    sbit  DTI0EN_bit at WEXC_CTRL.B0;

sfr data unsigned char volatile WEXC_DTBOTH               absolute 0x08A1;
sfr data unsigned char volatile WEXC_DTLS                 absolute 0x08A2;
sfr data unsigned char volatile WEXC_DTHS                 absolute 0x08A3;
sfr data unsigned char volatile WEXC_STATUSCLR            absolute 0x08A4;
    const register unsigned short int SWAPBUF = 2;
    sbit  SWAPBUF_bit at WEXC_STATUSCLR.B2;
    const register unsigned short int PGVBUFV = 1;
    sbit  PGVBUFV_bit at WEXC_STATUSCLR.B1;
    const register unsigned short int PGOBUFV = 0;
    sbit  PGOBUFV_bit at WEXC_STATUSCLR.B0;

sfr data unsigned char volatile WEXC_STATUSSET            absolute 0x08A5;
    sbit  SWAPBUF_WEXC_STATUSSET_bit at WEXC_STATUSSET.B2;
    sbit  PGVBUFV_WEXC_STATUSSET_bit at WEXC_STATUSSET.B1;
    sbit  PGOBUFV_WEXC_STATUSSET_bit at WEXC_STATUSSET.B0;

sfr data unsigned char volatile WEXC_SWAP                 absolute 0x08A6;
    const register unsigned short int SWAP3 = 3;
    sbit  SWAP3_bit at WEXC_SWAP.B3;
    const register unsigned short int SWAP2 = 2;
    sbit  SWAP2_bit at WEXC_SWAP.B2;
    const register unsigned short int SWAP1 = 1;
    sbit  SWAP1_bit at WEXC_SWAP.B1;
    const register unsigned short int SWAP0 = 0;
    sbit  SWAP0_bit at WEXC_SWAP.B0;

sfr data unsigned char volatile WEXC_PGO                  absolute 0x08A7;
sfr data unsigned char volatile WEXC_PGV                  absolute 0x08A8;
sfr data unsigned char volatile WEXC_SWAPBUF              absolute 0x08AA;
    const register unsigned short int SWAP3BUF = 3;
    sbit  SWAP3BUF_bit at WEXC_SWAPBUF.B3;
    const register unsigned short int SWAP2BUF = 2;
    sbit  SWAP2BUF_bit at WEXC_SWAPBUF.B2;
    const register unsigned short int SWAP1BUF = 1;
    sbit  SWAP1BUF_bit at WEXC_SWAPBUF.B1;
    const register unsigned short int SWAP0BUF = 0;
    sbit  SWAP0BUF_bit at WEXC_SWAPBUF.B0;

sfr data unsigned char volatile WEXC_PGOBUF               absolute 0x08AB;
sfr data unsigned char volatile WEXC_PGVBUF               absolute 0x08AC;
sfr data unsigned char volatile WEXC_OUTOVDIS             absolute 0x08AF;
sfr data unsigned char volatile HIRESC_CTRLA              absolute 0x08B0;
    const register unsigned short int HRPLUS0 = 2;
    sbit  HRPLUS0_bit at HIRESC_CTRLA.B2;
    const register unsigned short int HRPLUS1 = 3;
    sbit  HRPLUS1_bit at HIRESC_CTRLA.B3;
    const register unsigned short int HREN0 = 0;
    sbit  HREN0_bit at HIRESC_CTRLA.B0;
    const register unsigned short int HREN1 = 1;
    sbit  HREN1_bit at HIRESC_CTRLA.B1;

sfr data unsigned char volatile USARTC0_DATA              absolute 0x08C0;
sfr data unsigned char volatile USARTC0_STATUS            absolute 0x08C1;
    const register unsigned short int RXCIF = 7;
    sbit  RXCIF_bit at USARTC0_STATUS.B7;
    const register unsigned short int TXCIF = 6;
    sbit  TXCIF_bit at USARTC0_STATUS.B6;
    const register unsigned short int DREIF = 5;
    sbit  DREIF_bit at USARTC0_STATUS.B5;
    const register unsigned short int FERR = 4;
    sbit  FERR_bit at USARTC0_STATUS.B4;
    const register unsigned short int BUFOVF = 3;
    sbit  BUFOVF_bit at USARTC0_STATUS.B3;
    const register unsigned short int PERR = 2;
    sbit  PERR_bit at USARTC0_STATUS.B2;
    const register unsigned short int RXSIF = 1;
    sbit  RXSIF_bit at USARTC0_STATUS.B1;
    const register unsigned short int RXB8 = 0;
    sbit  RXB8_bit at USARTC0_STATUS.B0;
    const register unsigned short int DRIF = 0;
    sbit  DRIF_bit at USARTC0_STATUS.B0;

sfr data unsigned char volatile USARTC0_CTRLA             absolute 0x08C2;
    const register unsigned short int RXSIE = 7;
    sbit  RXSIE_bit at USARTC0_CTRLA.B7;
    const register unsigned short int DRIE = 6;
    sbit  DRIE_bit at USARTC0_CTRLA.B6;
    const register unsigned short int RXCINTLVL0 = 4;
    sbit  RXCINTLVL0_bit at USARTC0_CTRLA.B4;
    const register unsigned short int RXCINTLVL1 = 5;
    sbit  RXCINTLVL1_bit at USARTC0_CTRLA.B5;
    const register unsigned short int TXCINTLVL0 = 2;
    sbit  TXCINTLVL0_bit at USARTC0_CTRLA.B2;
    const register unsigned short int TXCINTLVL1 = 3;
    sbit  TXCINTLVL1_bit at USARTC0_CTRLA.B3;
    const register unsigned short int DREINTLVL0 = 0;
    sbit  DREINTLVL0_bit at USARTC0_CTRLA.B0;
    const register unsigned short int DREINTLVL1 = 1;
    sbit  DREINTLVL1_bit at USARTC0_CTRLA.B1;

sfr data unsigned char volatile USARTC0_CTRLB             absolute 0x08C3;
    const register unsigned short int ONEWIRE = 7;
    sbit  ONEWIRE_bit at USARTC0_CTRLB.B7;
    const register unsigned short int SFDEN = 6;
    sbit  SFDEN_bit at USARTC0_CTRLB.B6;
    const register unsigned short int RXEN = 4;
    sbit  RXEN_bit at USARTC0_CTRLB.B4;
    const register unsigned short int TXEN = 3;
    sbit  TXEN_bit at USARTC0_CTRLB.B3;
    const register unsigned short int CLK2X = 2;
    sbit  CLK2X_bit at USARTC0_CTRLB.B2;
    const register unsigned short int MPCM = 1;
    sbit  MPCM_bit at USARTC0_CTRLB.B1;
    const register unsigned short int TXB8 = 0;
    sbit  TXB8_bit at USARTC0_CTRLB.B0;

sfr data unsigned char volatile USARTC0_CTRLC             absolute 0x08C4;
    const register unsigned short int CMODE0 = 6;
    sbit  CMODE0_bit at USARTC0_CTRLC.B6;
    const register unsigned short int CMODE1 = 7;
    sbit  CMODE1_bit at USARTC0_CTRLC.B7;
    const register unsigned short int PMODE0 = 4;
    sbit  PMODE0_bit at USARTC0_CTRLC.B4;
    const register unsigned short int PMODE1 = 5;
    sbit  PMODE1_bit at USARTC0_CTRLC.B5;
    const register unsigned short int SBMODE = 3;
    sbit  SBMODE_bit at USARTC0_CTRLC.B3;
    const register unsigned short int CHSIZE0 = 0;
    sbit  CHSIZE0_bit at USARTC0_CTRLC.B0;
    const register unsigned short int CHSIZE1 = 1;
    sbit  CHSIZE1_bit at USARTC0_CTRLC.B1;
    const register unsigned short int CHSIZE2 = 2;
    sbit  CHSIZE2_bit at USARTC0_CTRLC.B2;

sfr data unsigned char volatile USARTC0_CTRLD             absolute 0x08C5;
    const register unsigned short int DECTYPE0 = 4;
    sbit  DECTYPE0_bit at USARTC0_CTRLD.B4;
    const register unsigned short int DECTYPE1 = 5;
    sbit  DECTYPE1_bit at USARTC0_CTRLD.B5;
    const register unsigned short int LUTACT0 = 2;
    sbit  LUTACT0_bit at USARTC0_CTRLD.B2;
    const register unsigned short int LUTACT1 = 3;
    sbit  LUTACT1_bit at USARTC0_CTRLD.B3;
    const register unsigned short int PECACT0 = 0;
    sbit  PECACT0_bit at USARTC0_CTRLD.B0;
    const register unsigned short int PECACT1 = 1;
    sbit  PECACT1_bit at USARTC0_CTRLD.B1;

sfr data unsigned char volatile USARTC0_BAUDCTRLA         absolute 0x08C6;
    const register unsigned short int BSEL0 = 0;
    sbit  BSEL0_bit at USARTC0_BAUDCTRLA.B0;
    const register unsigned short int BSEL1 = 1;
    sbit  BSEL1_bit at USARTC0_BAUDCTRLA.B1;
    const register unsigned short int BSEL2 = 2;
    sbit  BSEL2_bit at USARTC0_BAUDCTRLA.B2;
    const register unsigned short int BSEL3 = 3;
    sbit  BSEL3_bit at USARTC0_BAUDCTRLA.B3;
    const register unsigned short int BSEL4 = 4;
    sbit  BSEL4_bit at USARTC0_BAUDCTRLA.B4;
    const register unsigned short int BSEL5 = 5;
    sbit  BSEL5_bit at USARTC0_BAUDCTRLA.B5;
    const register unsigned short int BSEL6 = 6;
    sbit  BSEL6_bit at USARTC0_BAUDCTRLA.B6;
    const register unsigned short int BSEL7 = 7;
    sbit  BSEL7_bit at USARTC0_BAUDCTRLA.B7;

sfr data unsigned char volatile USARTC0_BAUDCTRLB         absolute 0x08C7;
    const register unsigned short int BSCALE0 = 4;
    sbit  BSCALE0_bit at USARTC0_BAUDCTRLB.B4;
    const register unsigned short int BSCALE1 = 5;
    sbit  BSCALE1_bit at USARTC0_BAUDCTRLB.B5;
    const register unsigned short int BSCALE2 = 6;
    sbit  BSCALE2_bit at USARTC0_BAUDCTRLB.B6;
    const register unsigned short int BSCALE3 = 7;
    sbit  BSCALE3_bit at USARTC0_BAUDCTRLB.B7;
    sbit  BSEL0_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B0;
    sbit  BSEL1_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B1;
    sbit  BSEL2_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B2;
    sbit  BSEL3_USARTC0_BAUDCTRLB_bit at USARTC0_BAUDCTRLB.B3;

sfr data unsigned char volatile USARTD0_DATA              absolute 0x09C0;
sfr data unsigned char volatile USARTD0_STATUS            absolute 0x09C1;
    sbit  RXCIF_USARTD0_STATUS_bit at USARTD0_STATUS.B7;
    sbit  TXCIF_USARTD0_STATUS_bit at USARTD0_STATUS.B6;
    sbit  DREIF_USARTD0_STATUS_bit at USARTD0_STATUS.B5;
    sbit  FERR_USARTD0_STATUS_bit at USARTD0_STATUS.B4;
    sbit  BUFOVF_USARTD0_STATUS_bit at USARTD0_STATUS.B3;
    sbit  PERR_USARTD0_STATUS_bit at USARTD0_STATUS.B2;
    sbit  RXSIF_USARTD0_STATUS_bit at USARTD0_STATUS.B1;
    sbit  RXB8_USARTD0_STATUS_bit at USARTD0_STATUS.B0;
    sbit  DRIF_USARTD0_STATUS_bit at USARTD0_STATUS.B0;

sfr data unsigned char volatile USARTD0_CTRLA             absolute 0x09C2;
    sbit  RXSIE_USARTD0_CTRLA_bit at USARTD0_CTRLA.B7;
    sbit  DRIE_USARTD0_CTRLA_bit at USARTD0_CTRLA.B6;
    sbit  RXCINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B4;
    sbit  RXCINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B5;
    sbit  TXCINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B2;
    sbit  TXCINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B3;
    sbit  DREINTLVL0_USARTD0_CTRLA_bit at USARTD0_CTRLA.B0;
    sbit  DREINTLVL1_USARTD0_CTRLA_bit at USARTD0_CTRLA.B1;

sfr data unsigned char volatile USARTD0_CTRLB             absolute 0x09C3;
    sbit  ONEWIRE_USARTD0_CTRLB_bit at USARTD0_CTRLB.B7;
    sbit  SFDEN_USARTD0_CTRLB_bit at USARTD0_CTRLB.B6;
    sbit  RXEN_USARTD0_CTRLB_bit at USARTD0_CTRLB.B4;
    sbit  TXEN_USARTD0_CTRLB_bit at USARTD0_CTRLB.B3;
    sbit  CLK2X_USARTD0_CTRLB_bit at USARTD0_CTRLB.B2;
    sbit  MPCM_USARTD0_CTRLB_bit at USARTD0_CTRLB.B1;
    sbit  TXB8_USARTD0_CTRLB_bit at USARTD0_CTRLB.B0;

sfr data unsigned char volatile USARTD0_CTRLC             absolute 0x09C4;
    sbit  CMODE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B6;
    sbit  CMODE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B7;
    sbit  PMODE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B4;
    sbit  PMODE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B5;
    sbit  SBMODE_USARTD0_CTRLC_bit at USARTD0_CTRLC.B3;
    sbit  CHSIZE0_USARTD0_CTRLC_bit at USARTD0_CTRLC.B0;
    sbit  CHSIZE1_USARTD0_CTRLC_bit at USARTD0_CTRLC.B1;
    sbit  CHSIZE2_USARTD0_CTRLC_bit at USARTD0_CTRLC.B2;

sfr data unsigned char volatile USARTD0_CTRLD             absolute 0x09C5;
    sbit  DECTYPE0_USARTD0_CTRLD_bit at USARTD0_CTRLD.B4;
    sbit  DECTYPE1_USARTD0_CTRLD_bit at USARTD0_CTRLD.B5;
    sbit  LUTACT0_USARTD0_CTRLD_bit at USARTD0_CTRLD.B2;
    sbit  LUTACT1_USARTD0_CTRLD_bit at USARTD0_CTRLD.B3;
    sbit  PECACT0_USARTD0_CTRLD_bit at USARTD0_CTRLD.B0;
    sbit  PECACT1_USARTD0_CTRLD_bit at USARTD0_CTRLD.B1;

sfr data unsigned char volatile USARTD0_BAUDCTRLA         absolute 0x09C6;
    sbit  BSEL0_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B0;
    sbit  BSEL1_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B1;
    sbit  BSEL2_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B2;
    sbit  BSEL3_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B3;
    sbit  BSEL4_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B4;
    sbit  BSEL5_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B5;
    sbit  BSEL6_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B6;
    sbit  BSEL7_USARTD0_BAUDCTRLA_bit at USARTD0_BAUDCTRLA.B7;

sfr data unsigned char volatile USARTD0_BAUDCTRLB         absolute 0x09C7;
    sbit  BSCALE0_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B4;
    sbit  BSCALE1_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B5;
    sbit  BSCALE2_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B6;
    sbit  BSCALE3_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B7;
    sbit  BSEL0_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B0;
    sbit  BSEL1_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B1;
    sbit  BSEL2_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B2;
    sbit  BSEL3_USARTD0_BAUDCTRLB_bit at USARTD0_BAUDCTRLB.B3;

sfr data unsigned char volatile SPIC_CTRL                 absolute 0x08E0;
    sbit  CLK2X_SPIC_CTRL_bit at SPIC_CTRL.B7;
    sbit  ENABLE_SPIC_CTRL_bit at SPIC_CTRL.B6;
    const register unsigned short int DORD = 5;
    sbit  DORD_bit at SPIC_CTRL.B5;
    const register unsigned short int MASTER = 4;
    sbit  MASTER_bit at SPIC_CTRL.B4;
    sbit  MODE0_SPIC_CTRL_bit at SPIC_CTRL.B2;
    sbit  MODE1_SPIC_CTRL_bit at SPIC_CTRL.B3;
    sbit  PRESCALER0_SPIC_CTRL_bit at SPIC_CTRL.B0;
    sbit  PRESCALER1_SPIC_CTRL_bit at SPIC_CTRL.B1;

sfr data unsigned char volatile SPIC_INTCTRL              absolute 0x08E1;
    const register unsigned short int RXCIE = 7;
    sbit  RXCIE_bit at SPIC_INTCTRL.B7;
    const register unsigned short int TXCIE = 6;
    sbit  TXCIE_bit at SPIC_INTCTRL.B6;
    const register unsigned short int DREIE = 5;
    sbit  DREIE_bit at SPIC_INTCTRL.B5;
    const register unsigned short int SSIE = 4;
    sbit  SSIE_bit at SPIC_INTCTRL.B4;
    sbit  INTLVL0_SPIC_INTCTRL_bit at SPIC_INTCTRL.B0;
    sbit  INTLVL1_SPIC_INTCTRL_bit at SPIC_INTCTRL.B1;

sfr data unsigned char volatile SPIC_STATUS               absolute 0x08E2;
    sbit  IF__SPIC_STATUS_bit at SPIC_STATUS.B7;
    sbit  RXCIF_SPIC_STATUS_bit at SPIC_STATUS.B7;
    const register unsigned short int WRCOL = 6;
    sbit  WRCOL_bit at SPIC_STATUS.B6;
    sbit  TXCIF_SPIC_STATUS_bit at SPIC_STATUS.B6;
    sbit  DREIF_SPIC_STATUS_bit at SPIC_STATUS.B5;
    const register unsigned short int SSIF = 4;
    sbit  SSIF_bit at SPIC_STATUS.B4;
    sbit  BUFOVF_SPIC_STATUS_bit at SPIC_STATUS.B0;

sfr data unsigned char volatile SPIC_DATA                 absolute 0x08E3;
sfr data unsigned char volatile SPIC_CTRLB                absolute 0x08E4;
    const register unsigned short int BUFMODE0 = 6;
    sbit  BUFMODE0_bit at SPIC_CTRLB.B6;
    const register unsigned short int BUFMODE1 = 7;
    sbit  BUFMODE1_bit at SPIC_CTRLB.B7;
    const register unsigned short int SSD = 2;
    sbit  SSD_bit at SPIC_CTRLB.B2;

sfr data unsigned char volatile IRCOM_CTRL                absolute 0x08F8;
    sbit  EVSEL0_IRCOM_CTRL_bit at IRCOM_CTRL.B0;
    sbit  EVSEL1_IRCOM_CTRL_bit at IRCOM_CTRL.B1;
    sbit  EVSEL2_IRCOM_CTRL_bit at IRCOM_CTRL.B2;
    sbit  EVSEL3_IRCOM_CTRL_bit at IRCOM_CTRL.B3;

sfr data unsigned char volatile IRCOM_TXPLCTRL            absolute 0x08F9;
sfr data unsigned char volatile IRCOM_RXPLCTRL            absolute 0x08FA;
sfr io   unsigned char volatile FUSE_FUSEBYTE1            absolute 0x0001;
    const register unsigned short int WDWP0 = 4;
    sbit  WDWP0_bit at FUSE_FUSEBYTE1.B4;
    const register unsigned short int WDWP1 = 5;
    sbit  WDWP1_bit at FUSE_FUSEBYTE1.B5;
    const register unsigned short int WDWP2 = 6;
    sbit  WDWP2_bit at FUSE_FUSEBYTE1.B6;
    const register unsigned short int WDWP3 = 7;
    sbit  WDWP3_bit at FUSE_FUSEBYTE1.B7;
    const register unsigned short int WDP0 = 0;
    sbit  WDP0_bit at FUSE_FUSEBYTE1.B0;
    const register unsigned short int WDP1 = 1;
    sbit  WDP1_bit at FUSE_FUSEBYTE1.B1;
    const register unsigned short int WDP2 = 2;
    sbit  WDP2_bit at FUSE_FUSEBYTE1.B2;
    const register unsigned short int WDP3 = 3;
    sbit  WDP3_bit at FUSE_FUSEBYTE1.B3;

sfr io   unsigned char volatile FUSE_FUSEBYTE2            absolute 0x0002;
    const register unsigned short int BOOTRST = 6;
    sbit  BOOTRST_bit at FUSE_FUSEBYTE2.B6;
    const register unsigned short int BODPD0 = 0;
    sbit  BODPD0_bit at FUSE_FUSEBYTE2.B0;
    const register unsigned short int BODPD1 = 1;
    sbit  BODPD1_bit at FUSE_FUSEBYTE2.B1;

sfr io   unsigned char volatile FUSE_FUSEBYTE4            absolute 0x0004;
    const register unsigned short int RSTDISBL = 4;
    sbit  RSTDISBL_bit at FUSE_FUSEBYTE4.B4;
    const register unsigned short int SUT0 = 2;
    sbit  SUT0_bit at FUSE_FUSEBYTE4.B2;
    const register unsigned short int SUT1 = 3;
    sbit  SUT1_bit at FUSE_FUSEBYTE4.B3;
    const register unsigned short int WDLOCK = 1;
    sbit  WDLOCK_bit at FUSE_FUSEBYTE4.B1;

sfr io   unsigned char volatile FUSE_FUSEBYTE5            absolute 0x0005;
    const register unsigned short int BODACT0 = 4;
    sbit  BODACT0_bit at FUSE_FUSEBYTE5.B4;
    const register unsigned short int BODACT1 = 5;
    sbit  BODACT1_bit at FUSE_FUSEBYTE5.B5;
    const register unsigned short int EESAVE = 3;
    sbit  EESAVE_bit at FUSE_FUSEBYTE5.B3;
    const register unsigned short int BODLVL0 = 0;
    sbit  BODLVL0_bit at FUSE_FUSEBYTE5.B0;
    const register unsigned short int BODLVL1 = 1;
    sbit  BODLVL1_bit at FUSE_FUSEBYTE5.B1;
    const register unsigned short int BODLVL2 = 2;
    sbit  BODLVL2_bit at FUSE_FUSEBYTE5.B2;

sfr io   unsigned char volatile FUSE_FUSEBYTE6            absolute 0x0006;
    const register unsigned short int FDACT5 = 7;
    sbit  FDACT5_bit at FUSE_FUSEBYTE6.B7;
    const register unsigned short int FDACT4 = 6;
    sbit  FDACT4_bit at FUSE_FUSEBYTE6.B6;
    const register unsigned short int VALUE0 = 0;
    sbit  VALUE0_bit at FUSE_FUSEBYTE6.B0;
    const register unsigned short int VALUE1 = 1;
    sbit  VALUE1_bit at FUSE_FUSEBYTE6.B1;
    const register unsigned short int VALUE2 = 2;
    sbit  VALUE2_bit at FUSE_FUSEBYTE6.B2;
    const register unsigned short int VALUE3 = 3;
    sbit  VALUE3_bit at FUSE_FUSEBYTE6.B3;
    const register unsigned short int VALUE4 = 4;
    sbit  VALUE4_bit at FUSE_FUSEBYTE6.B4;
    const register unsigned short int VALUE5 = 5;
    sbit  VALUE5_bit at FUSE_FUSEBYTE6.B5;

sfr io   unsigned char volatile LOCKBIT_LOCKBITS          absolute 0x0000;
    sbit  BLBB0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B6;
    sbit  BLBB1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B7;
    sbit  BLBA0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B4;
    sbit  BLBA1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B5;
    sbit  BLBAT0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B2;
    sbit  BLBAT1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B3;
    sbit  LB0_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B0;
    sbit  LB1_LOCKBIT_LOCKBITS_bit at LOCKBIT_LOCKBITS.B1;

sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC8M   absolute 0x0000;
sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC32K  absolute 0x0002;
sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC32M  absolute 0x0003;
sfr io   unsigned char volatile PROD_SIGNATURES_RCOSC32MA absolute 0x0004;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM0   absolute 0x0008;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM1   absolute 0x0009;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM2   absolute 0x000A;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM3   absolute 0x000B;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM4   absolute 0x000C;
sfr io   unsigned char volatile PROD_SIGNATURES_LOTNUM5   absolute 0x000D;
sfr io   unsigned char volatile PROD_SIGNATURES_WAFNUM    absolute 0x0010;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDX0   absolute 0x0012;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDX1   absolute 0x0013;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDY0   absolute 0x0014;
sfr io   unsigned char volatile PROD_SIGNATURES_COORDY1   absolute 0x0015;
sfr io   unsigned char volatile PROD_SIGNATURES_ROOMTEMP  absolute 0x001E;
sfr io   unsigned char volatile PROD_SIGNATURES_HOTTEMP   absolute 0x001F;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCACAL0  absolute 0x0020;
sfr io   unsigned char volatile PROD_SIGNATURES_ADCACAL1  absolute 0x0021;
sfr io   unsigned char volatile PROD_SIGNATURES_ACACURRCAL absolute 0x0028;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE2 absolute 0x002C;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE3 absolute 0x002D;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE0 absolute 0x002E;
sfr io   unsigned char volatile PROD_SIGNATURES_TEMPSENSE1 absolute 0x002F;
sfr io   unsigned char volatile PROD_SIGNATURES_DACA0OFFCAL absolute 0x0030;
sfr io   unsigned char volatile PROD_SIGNATURES_DACA0GAINCAL absolute 0x0031;
sfr io   unsigned char volatile PROD_SIGNATURES_DACA1OFFCAL absolute 0x0034;
sfr io   unsigned char volatile PROD_SIGNATURES_DACA1GAINCAL absolute 0x0035;
