
---------- Begin Simulation Statistics ----------
final_tick                                51537158000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717224                       # Number of bytes of host memory used
host_op_rate                                   127168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1305.52                       # Real time elapsed on the host
host_tick_rate                               39476456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051537                       # Number of seconds simulated
sim_ticks                                 51537158000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33829702                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73573199                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030743                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030743                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47836425                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29605033                       # number of floating regfile writes
system.cpu.idleCycles                          195440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                23084                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5915508                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.890898                       # Inst execution rate
system.cpu.iew.exec_refs                     54906187                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16875202                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18780808                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38069306                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                257                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1668                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17520114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196129854                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38030985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            131630                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194903042                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  51982                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3147963                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 299336                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3174622                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            604                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8238                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257437785                       # num instructions consuming a value
system.cpu.iew.wb_count                     191438823                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570848                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146957844                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.857289                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194696043                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321224799                       # number of integer regfile reads
system.cpu.int_regfile_writes               144652341                       # number of integer regfile writes
system.cpu.ipc                               0.970174                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970174                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4177387      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111770933     57.31%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313554      3.24%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101969      0.05%     62.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448958      0.74%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3069      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862992      1.47%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7667      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869756      1.47%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2329      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781125      2.45%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386457      1.22%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347072      1.72%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26446347     13.56%     85.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10643231      5.46%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11635270      5.97%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6236188      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195034675                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39364419                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76867639                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37132760                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49837598                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3657452                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018753                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  584624     15.98%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     80      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     51      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 406340     11.11%     27.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                788021     21.55%     48.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1630417     44.58%     93.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           247835      6.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155150321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419758288                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154306063                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176403155                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196067053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195034675                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62801                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30110321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20251                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          57412                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5609432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102878877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.895770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.152814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44359139     43.12%     43.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9892496      9.62%     52.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13111798     12.74%     65.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11195703     10.88%     76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9956820      9.68%     86.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6369567      6.19%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3838624      3.73%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2613225      2.54%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1541505      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102878877                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.892175                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2258635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1706308                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38069306                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17520114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70504266                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103074317                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1277                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6504108                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4681764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3415130                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3404583                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.691168                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  613751                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          593970                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             583233                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10737                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1586                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24573302                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19258                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99630298                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.666355                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.564849                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50261129     50.45%     50.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19865814     19.94%     70.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8640613      8.67%     79.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3078892      3.09%     82.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3168062      3.18%     85.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1822605      1.83%     87.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1164619      1.17%     88.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2165760      2.17%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9462804      9.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99630298                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9462804                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42488543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42488543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43824718                       # number of overall hits
system.cpu.dcache.overall_hits::total        43824718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       528615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         528615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       682763                       # number of overall misses
system.cpu.dcache.overall_misses::total        682763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34256944443                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34256944443                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34256944443                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34256944443                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43017158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43017158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44507481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44507481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64805.093391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64805.093391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50173.990745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50173.990745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       488004                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8701                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.085967                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172393                       # number of writebacks
system.cpu.dcache.writebacks::total            172393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       163018                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       163018                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       163018                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       163018                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422494                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24229118943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24229118943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28508113443                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28508113443                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66272.750988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66272.750988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67475.782953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67475.782953                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34133102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34133102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       360772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21920824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21920824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34493874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34493874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60760.879447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60760.879447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       163007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       163007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12061161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12061161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60987.341036                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60987.341036                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12336120443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12336120443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73497.973958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73497.973958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12167957443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12167957443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72500.818932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72500.818932                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1336175                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1336175                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154148                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154148                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1490323                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1490323                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103433                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103433                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4278994500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4278994500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75205.977468                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75205.977468                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.688407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44247213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.729114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.688407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89437454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89437454                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7713483                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              69215518                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10954260                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14696280                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 299336                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3077532                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1884                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198623100                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9355                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37976543                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16875294                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5604                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188501                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12945804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118069943                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6504108                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4601567                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89623769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  602356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  986                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7102                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12658624                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9941                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102878877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.032058                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.203206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68277757     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2012694      1.96%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3574002      3.47%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2545423      2.47%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2032144      1.98%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2075513      2.02%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1364949      1.33%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2408105      2.34%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18588290     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102878877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063101                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145484                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12653705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12653705                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12653705                       # number of overall hits
system.cpu.icache.overall_hits::total        12653705                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4919                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4919                       # number of overall misses
system.cpu.icache.overall_misses::total          4919                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    284735500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    284735500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    284735500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    284735500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12658624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12658624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12658624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12658624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57884.834316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57884.834316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57884.834316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57884.834316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          823                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.722222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3392                       # number of writebacks
system.cpu.icache.writebacks::total              3392                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1013                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1013                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1013                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1013                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    229245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    229245500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229245500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58690.604199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58690.604199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58690.604199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58690.604199                       # average overall mshr miss latency
system.cpu.icache.replacements                   3392                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12653705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12653705                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4919                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    284735500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    284735500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12658624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12658624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57884.834316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57884.834316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1013                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1013                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    229245500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229245500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58690.604199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58690.604199                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.530623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12657611                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3240.555812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.530623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25321154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25321154                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12659732                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1381                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1982378                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7328358                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 604                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8996909                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9276                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51537158000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 299336                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12431176                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25565596                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3111                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20703880                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43875778                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196704188                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11939                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22058462                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1530951                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17173091                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249402406                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   479171724                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                324620448                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48487492                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24286417                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      45                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66686262                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277126036                       # The number of ROB reads
system.cpu.rob.writes                       384434559                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37679                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 958                       # number of overall hits
system.l2.overall_hits::.cpu.data               37679                       # number of overall hits
system.l2.overall_hits::total                   38637                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384814                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387757                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2943                       # number of overall misses
system.l2.overall_misses::.cpu.data            384814                       # number of overall misses
system.l2.overall_misses::total                387757                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    213054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27455602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27668656000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    213054000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27455602000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27668656000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.754422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.754422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72393.476045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71347.721237                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71355.658312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72393.476045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71347.721237                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71355.658312                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    182995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23521585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23704580500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    182995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23521585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23704580500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909387                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909387                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62179.918451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61124.556279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61132.566272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62179.918451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61124.556279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61132.566272                       # average overall mshr miss latency
system.l2.replacements                         380275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3387                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3387                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3387                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3387                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2127                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165705                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11876261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11876261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71671.111312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71671.111312                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10181925750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10181925750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61446.098488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61446.098488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    213054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    213054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.754422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72393.476045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72393.476045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    182995500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    182995500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62179.918451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62179.918451                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15579340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15579340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71103.151856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71103.151856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13339659250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13339659250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60881.384379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60881.384379                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.252661                       # Cycle average of tags in use
system.l2.tags.total_refs                      851709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.192487                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.976668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.962954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8037.313039                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2917                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7202435                       # Number of tag accesses
system.l2.tags.data_accesses                  7202435                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004037636500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387756                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.981291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.479205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    237.422363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9905     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           20      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.670589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6751     67.90%     67.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              130      1.31%     69.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2758     27.74%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      2.13%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.71%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.19%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24816384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51537069000                       # Total gap between requests
system.mem_ctrls.avgGap                      93109.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24627456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10607296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3654683.480994431302                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477858247.441583812237                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205818411.640005439520                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2943                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384813                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85872750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10822637500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1272762469750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29178.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28124.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7678576.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24628032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24816384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387756                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3654683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477869424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481524107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3654683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3654683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205838281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205838281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205838281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3654683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477869424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687362388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387747                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165739                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3638254000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10908510250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9383.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28133.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326554                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139098                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.288610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.325201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.038299                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22540     25.66%     25.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17368     19.78%     45.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9014     10.26%     55.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9112     10.37%     66.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5507      6.27%     72.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3657      4.16%     76.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4788      5.45%     81.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3741      4.26%     86.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12101     13.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24815808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10607296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.512931                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.818412                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       312067980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165856680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390629240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429799140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4067687520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19221247020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3603955680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29191243260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.411583                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9126178500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1720680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40690299500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315066780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167450580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377884340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435358440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4067687520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18980086290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3807038400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29150572350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.622426                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9651729500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1720680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40164748500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222051                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213283                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165705                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222051                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154551                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35424704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35424704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35424704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387757                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357453750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484695000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3392                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3906                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11199                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1266969                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1278168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       466752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38072640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38539392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380280                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001620                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805369     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1307      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806676                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51537158000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601671500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5860497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         633741495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
