`timescale 1ns / 1ps

`include "ctrl_encode_def.v"
//ALUè¿ç®—æ¨¡å—
module ALU(
    input [31:0] A, //ALUè¿ç®—ç¬¬ä¸€ä¸ªæ“ä½œæ•°
    input [31:0] B, //ALUè¿ç®—ç¬¬äºŒä¸ªæ“ä½œæ•°
    input [4:0]  ALUop,//é€‰æ‹©å“ªç§è¿ç®—
    output[31:0] result,//è¿ç®—ç»“æœ
    output       Zero //ç”¨äºåˆ¤æ–­æ˜¯å¦è·³è½¬  1 è·?

    );
    
    reg [31:0] result_reg;
    integer  i;
    
    always @ (A or B or ALUop)
    begin
        case(ALUop)
            `ALUOP_ADD : result_reg = A + B;                   //ADD  ADDI
            `ALUOP_SLT : result_reg = (A < B) ? 32'd1 : 32'd0; //SLT  SLTI
            `ALUOP_SLTU: result_reg = ({1'b0,A}<{1'b0,B}) ? 32'd1 : 32'd0; //æ— ç¬¦å·æ¯”è¾? SLTU SLTIU
            `ALUOP_AND : result_reg = A & B;                   //AND  ANDI
            `ALUOP_OR  : result_reg = A | B;                   //OR  ORI
            `ALUOP_XOR : result_reg = A ^ B;                   //XOR XORI
            `ALUOP_SLL : result_reg = (A << B[4:0]);           //SLL SLLI
            `ALUOP_SRL : result_reg = (A >> B[4:0]);           //SRL SRLI
            `ALUOP_SUB : result_reg = A - B;                   //SUB
            `ALUOP_SRA : begin                                 //SRA SRAI
//                for(i = 1; i <= B[4:0]; i = i+1)
//                    result_reg[32 - i] = A[31]; //ç¬¦å·ä½?
//                for(i = 31-B[4:0]; i >= 0; i = i-1)
//                    result_reg[i] = A[i + B[4:0]];
            result_reg = A >> B;
          end
             
            
            `ALUOP_LUI : result_reg = B; //lui
            `ALUOP_AUIPC:result_reg = A + B; //auipc
            `ALUOP_JALR: result_reg = A + B; //jalr
            
            `ALUOP_BEQ : result_reg = (A == B) ? 32'd1 : 32'd0;//BEQ
            `ALUOP_BNE : result_reg = (A != B) ? 32'd1 : 32'd0;//BNE
            `ALUOP_BLT : result_reg = (A < B)  ? 32'd1 : 32'd0;//BLT
            `ALUOP_BLTU: result_reg = ({1'b0,A}<{1'b0,B}) ? 32'd1 : 32'd0;
            `ALUOP_BGE : result_reg = (A > B)  ? 32'd1 : 32'd0;//BGE
            `ALUOP_BGEU: result_reg = ({1'b0,A}>{1'b0,B}) ? 32'd1 : 32'd0;
            default:     result_reg = 32'd0;
        endcase
    end
    
    assign result =  result_reg;
    assign Zero   = (result_reg == 32'd1) ? 1'b1 : 1'b0;
        
    
endmodule
