<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element DATA_FREGEN
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element DATA_FREGEN.s1
   {
      datum baseAddress
      {
         value = "67117184";
         type = "String";
      }
   }
   element EMPTY
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element EMPTY.s1
   {
      datum baseAddress
      {
         value = "67117168";
         type = "String";
      }
   }
   element FIFO_FULL
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element FIFO_FULL.s1
   {
      datum baseAddress
      {
         value = "67117200";
         type = "String";
      }
   }
   element OUT_DATA_AUDIO
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element OUT_DATA_AUDIO.s1
   {
      datum baseAddress
      {
         value = "67117280";
         type = "String";
      }
   }
   element OUT_PAUSE
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element OUT_PAUSE.s1
   {
      datum baseAddress
      {
         value = "67117264";
         type = "String";
      }
   }
   element OUT_STOP
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element OUT_STOP.s1
   {
      datum baseAddress
      {
         value = "67117216";
         type = "String";
      }
   }
   element WRCLK
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element WRCLK.s1
   {
      datum baseAddress
      {
         value = "67117232";
         type = "String";
      }
   }
   element WRREQ
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element WRREQ.s1
   {
      datum baseAddress
      {
         value = "67117248";
         type = "String";
      }
   }
   element clk_sys
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element fifo_used
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element fifo_used.s1
   {
      datum baseAddress
      {
         value = "67117152";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="EP4CE22F17C6" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName">DE0_NANO_SD_card.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_sys.clk_in" type="clock" dir="end" />
 <interface
   name="data_divfrec"
   internal="DATA_FREGEN.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="data_fregen_s1"
   internal="DATA_FREGEN.s1"
   type="avalon"
   dir="end" />
 <interface
   name="empty"
   internal="EMPTY.external_connection"
   type="conduit"
   dir="end" />
 <interface name="empty_s1" internal="EMPTY.s1" type="avalon" dir="end" />
 <interface
   name="fifo_full"
   internal="FIFO_FULL.external_connection"
   type="conduit"
   dir="end" />
 <interface name="fifo_full_s1" internal="FIFO_FULL.s1" type="avalon" dir="end" />
 <interface
   name="fifo_used"
   internal="fifo_used.external_connection"
   type="conduit"
   dir="end" />
 <interface name="fifo_used_s1" internal="fifo_used.s1" type="avalon" dir="end" />
 <interface
   name="out_data_audio"
   internal="OUT_DATA_AUDIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="out_data_audio_s1"
   internal="OUT_DATA_AUDIO.s1"
   type="avalon"
   dir="end" />
 <interface
   name="out_pause"
   internal="OUT_PAUSE.external_connection"
   type="conduit"
   dir="end" />
 <interface name="out_pause_s1" internal="OUT_PAUSE.s1" type="avalon" dir="end" />
 <interface
   name="out_stop"
   internal="OUT_STOP.external_connection"
   type="conduit"
   dir="end" />
 <interface name="out_stop_s1" internal="OUT_STOP.s1" type="avalon" dir="end" />
 <interface name="reset" internal="clk_sys.clk_in_reset" type="reset" dir="end" />
 <interface
   name="wrclk"
   internal="WRCLK.external_connection"
   type="conduit"
   dir="end" />
 <interface name="wrclk_s1" internal="WRCLK.s1" type="avalon" dir="end" />
 <interface
   name="wrreq"
   internal="WRREQ.external_connection"
   type="conduit"
   dir="end" />
 <interface name="wrreq_s1" internal="WRREQ.s1" type="avalon" dir="end" />
 <module
   name="DATA_FREGEN"
   kind="altera_avalon_pio"
   version="14.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="EMPTY" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="FIFO_FULL" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="OUT_DATA_AUDIO"
   kind="altera_avalon_pio"
   version="14.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="OUT_PAUSE" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="OUT_STOP" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="WRCLK" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="WRREQ" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="clk_sys" kind="clock_source" version="14.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module name="fifo_used" kind="altera_avalon_pio" version="14.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="12" />
 </module>
 <connection
   kind="clock"
   version="14.1"
   start="clk_sys.clk"
   end="OUT_DATA_AUDIO.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="OUT_PAUSE.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="WRREQ.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="WRCLK.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="OUT_STOP.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="FIFO_FULL.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="DATA_FREGEN.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="EMPTY.clk" />
 <connection kind="clock" version="14.1" start="clk_sys.clk" end="fifo_used.clk" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="OUT_DATA_AUDIO.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="OUT_PAUSE.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="WRREQ.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="OUT_STOP.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="FIFO_FULL.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="DATA_FREGEN.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="WRCLK.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="EMPTY.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_sys.clk_reset"
   end="fifo_used.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
</system>
