# Quartus_Verilog_GuessNumber
The final demo project for NCKU Course 111-1_Experiment on digital system

#Something We Learned
1. 使用引入其他module時，若少傳入input，Compile會過，且其值為1
2. Variables with less bits can be assgined a number with more bits,(Overflow) Compile也會過

![image](https://github.com/kuanyi0226/Quartus_Verilog_GuessNumber/blob/main/323384300_1476772199513456_7130878458256090085_n.jpg)
