* OPA2310 - Rev. A
* Created by Jerry Madalvanos 6/24/2022
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
* Copyright 2022 by Texas Instruments Corporation
******************************************************
* MACRO-MODEL SIMULATED PARAMETERS:
******************************************************
* Note: Offset voltage not correctly modeled in PSpice for TI
* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* UNITY GAIN BANDWIDTH (GBW)
* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* DIFFERENTIAL INPUT IMPEDANCE (Zid)
* COMMON-MODE INPUT IMPEDANCE (Zic)
* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* QUIESCENT CURRENT (Iq)
* SETTLING TIME VS. CAPACITIVE LOAD (ts)
* SLEW RATE (SR)
* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* LARGE SIGNAL RESPONSE
* OVERLOAD RECOVERY TIME (tor)
* INPUT BIAS CURRENT (Ib)
* INPUT OFFSET CURRENT (Ios)
* INPUT OFFSET VOLTAGE (Vos)
* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
******************************************************
.subckt OPA2310 IN+ IN- VCC VEE OUT
VS1         21 22 205U
V_GRp       48 MID 1.51K
V_GRn       49 MID -1.49K
I_OS        ESDn MID 500F
I_B         21 MID 1P
V_ISCp      63 MID 150
V_ISCn      64 MID -150
V_ORn       62 VCLP -2.25
V11         68 61 0
V_ORp       60 VCLP 2.25
V12         67 59 0
V4          35 OUT 0
VCM_MIN     80 VEE_B -100M
VCM_MAX     81 VCC_B 100M
I_Q         VCC VEE 165U
XCLAWp      VIMON MID 23 VCC_B VCCS_LIM_CLAW+_0
XCLAWn      MID VIMON VEE_B 24 VCCS_LIM_CLAW-_0
R34         MID VEE_CLP R_RES_1 1K 
G9          VEE_CLP MID 25 MID  -1M
R31         VCC_CLP MID R_RES_2 1K 
G8          VCC_CLP MID 26 MID  -1M
C8          MID 26 1F 
C9          25 MID 1F 
R33         25 24 R_RES_3 1M 
R32         VEE_B 24 R_RES_4 1K 
R30         23 26 R_RES_5 1M 
R29         23 VCC_B R_RES_6 1K 
Xi_np       MID 21 FEMT_0
Xi_nn       ESDn MID FEMT_0
R19         MID 27 R_RES_7 2K 
C5          27 28 15.92P 
R18         28 27 R_RES_8 100MEG 
GVCCS2      28 MID VCC_B MID  -500M
R17         MID 28 R_RES_9 1 
R14         MID 29 R_RES_10 1 
G_1         29 MID VEE_B MID  -500M
R15         29 30 R_RES_11 100MEG 
C4          30 29 15.92P 
R16         30 MID R_RES_12 2K 
C2          31 MID 10F IC=0 
R70         MID 31 R_RES_13 1MEG 
GVCCS3      31 MID VSENSE MID  -1U
XVCCS_LIM_2 32 MID MID CLAMP VCCS_LIM_2_0
XVCCS_LIM_1 33 34 MID 32 VCCS_LIM_1_0
C20         CLAMP MID 80N IC=0 
R61         MID CLAMP R_RES_14 1MEG 
R60         MID 32 R_RES_15 1MEG 
Rdummy      MID 35 R_RES_16 80K 
C22         36 37 1.3P IC=0 
R69         37 MID R_RES_17 1K 
R68         37 36 R_RES_18 10K 
GVCCS7      39 MID 38 MID  -9.5
R67         38 MID R_RES_19 1K 
C21         40 38 200N IC=0 
R64         38 40 R_RES_20 10K 
GVCCS6      40 MID CL_CLAMP 35  -90.91
R63         36 MID R_RES_21 1 
GVCCS5      36 MID 41 MID  -1.3
C6          39 41 40P IC=0 
R24         41 MID R_RES_22 25K 
R23         41 39 R_RES_23 10K 
R22         39 MID R_RES_24 1 
R20         40 MID R_RES_25 1 
R11         42 MID 1 
XU1         37 MID MID 42 VCCS_LIM_ZO_0
R7          35 42 R_RES_26 800K 
Xe_n        ESDp 21 VNSE_0
C_CMn       ESDn MID 500F 
C_CMp       MID ESDp 500F 
C_DIFF      ESDp ESDn 1.4P 
R13         MID 43 R_RES_27 233.9K 
C1          43 44 454.7F 
R12         44 43 R_RES_28 100MEG 
G_adjust    44 MID ESDp MID  -7.621M
Rsrc        MID 44 R_RES_29 1 
R6          MID 45 R_RES_30 1 
G_2         45 MID 46 MID  -2.174
R2b         MID 46 R_RES_31 8.519K 
C1b         46 47 6.92P 
R1b         47 46 R_RES_32 10K 
R5          MID 47 R_RES_33 1 
GVCCS1      47 MID 43 MID  -1
XGR_AMP     48 49 50 MID 51 52 CLAMP_AMP_HI_0
R49         48 MID R_RES_34 1G 
R54         49 MID R_RES_35 1G 
R55         VSENSE 50 R_RES_36 1M 
C16         50 MID 1F 
R50         51 MID R_RES_37 1 
R53         MID 52 R_RES_38 1 
R51         51 53 R_RES_39 1M 
R52         52 54 R_RES_40 1M 
C14         53 MID 1F 
C15         MID 54 1F 
XGR_SRC     53 54 CLAMP MID VCCS_LIM_GR_0
S5          VEE ESDp VEE ESDp  S_VSWITCH_1
S4          VEE ESDn VEE ESDn  S_VSWITCH_2
C18         55 MID 1P 
R57         56 55 R_RES_41 100 
C17         57 MID 1P 
R56         58 57 R_RES_42 100 
R48         MID 59 R_RES_43 1 
G11         59 MID 60 MID  -1
R47         61 MID R_RES_44 1 
G10         61 MID 62 MID  -1
XIQp        VIMON MID MID VCC VCCS_LIMIT_IQ_0
XIQn        MID VIMON VEE MID VCCS_LIMIT_IQ_0
XCL_AMP     63 64 VIMON MID 65 66 CLAMP_AMP_LO_0
SOR_SWp     CLAMP 67 CLAMP 67  S_VSWITCH_3
SOR_SWn     68 CLAMP 68 CLAMP  S_VSWITCH_4
R42         65 MID R_RES_45 1 
R45         MID 66 R_RES_46 1 
R43         65 69 R_RES_47 1M 
R44         66 70 R_RES_48 1M 
C12         69 MID 1F 
C13         MID 70 1F 
XCL_SRC     69 70 CL_CLAMP MID VCCS_LIM_4_0
R41         63 MID R_RES_49 1G 
R46         MID 64 R_RES_50 1G 
XCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 71 72 CLAMP_AMP_LO_0
R35         VCC_CLP MID R_RES_51 1G 
R40         VEE_CLP MID R_RES_52 1G 
R36         71 MID R_RES_53 1 
R39         MID 72 R_RES_54 1 
R37         71 73 R_RES_55 1M 
R38         72 74 R_RES_56 1M 
C10         73 MID 1F 
C11         MID 74 1F 
XCLAW_SRC   73 74 CLAW_CLAMP MID VCCS_LIM_3_0
H2          58 MID V11 -1
H3          56 MID V12 1
C19         SW_OL MID 1P 
R59         75 SW_OL R_RES_57 100 
R58         75 MID R_RES_58 1 
XOL_SENSE   MID 75 57 55 OL_SENSE_0
S1          40 38 SW_OL MID  S_VSWITCH_5
H3_2        76 MID V4 1K
S7          VEE OUT VEE OUT  S_VSWITCH_6
S6          OUT VCC OUT VCC  S_VSWITCH_7
R83         MID 77 R_RES_59 1G 
R_VOUT_S    77 VOUT_S R_RES_60 100 
C_VOUT_S    VOUT_S MID 1N 
E3          77 MID OUT MID  1
C_VIMON     VIMON MID 1N 
R_VIMON     76 VIMON R_RES_61 100 
R81         MID 76 R_RES_62 1G 
R_VCLP      78 VCLP R_RES_63 100 
C_VCLP      VCLP MID 100P 
E2          78 MID CL_CLAMP MID  1
R66         MID CL_CLAMP R_RES_64 1K 
G16         CL_CLAMP MID CLAW_CLAMP MID  -1M
R65         MID CLAW_CLAMP R_RES_65 1K 
G15         CLAW_CLAMP MID 31 MID  -1M
R62         MID VSENSE R_RES_66 1K 
G12         VSENSE MID CLAMP MID  -1M
C7          33 MID 1F 
R28         33 79 R_RES_67 1M 
R25         MID 80 R_RES_68 1G 
R26         81 MID R_RES_69 1G 
R27         MID 79 R_RES_70 1 
XVCM_CLAMP  82 MID 79 MID 81 80 VCCS_EXT_LIM_0
E6          MID 0 83 0  1
R109        VEE_B 0 R_RES_71 1 
R113        84 VEE_B R_RES_72 1M 
C35         84 0 1F 
R112        83 84 R_RES_73 1MEG 
C34         83 0 100N 
R108        83 0 R_RES_74 1T 
R111        85 83 R_RES_75 1MEG 
C33         85 0 1F 
R110        VCC_B 85 R_RES_76 1M 
R107        VCC_B 0 R_RES_77 1 
G37         VEE_B 0 VEE 0  -1
G36         VCC_B 0 VCC 0  -1
R21         86 82 R_RES_78 1K 
G6          82 86 27 30  -1M
R10         34 ESDn R_RES_79 1M 
R9          86 22 R_RES_80 1M 
R8          87 22 R_RES_81 1K 
G2          22 87 45 MID  -1M
R4          ESDn MID R_RES_82 1T 
R3          MID ESDp R_RES_83 1T 
R2          IN- ESDn R_RES_84 10M 
R1          IN+ ESDp R_RES_85 10M 

.MODEL R_RES_1 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_2 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_3 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_4 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_5 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_6 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_7 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_8 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_9 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_10 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_11 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_12 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_13 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_14 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_15 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_16 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_17 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_18 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_19 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_20 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_21 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_22 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_23 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_24 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_25 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_26 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_27 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_28 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_29 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_30 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_31 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_32 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_33 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_34 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_35 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_36 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_37 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_38 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_39 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_40 RES ( TCE=0 T_ABS=-273.15)
.MODEL S_VSWITCH_1 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_2 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL R_RES_41 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_42 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_43 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_44 RES ( TCE=0 T_ABS=-273.15)
.MODEL S_VSWITCH_3 VSWITCH (RON=10M ROFF=1G VON=10M VOFF=0)
.MODEL S_VSWITCH_4 VSWITCH (RON=10M ROFF=1G VON=10M VOFF=0)
.MODEL R_RES_45 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_46 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_47 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_48 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_49 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_50 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_51 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_52 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_53 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_54 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_55 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_56 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_57 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_58 RES ( TCE=0 T_ABS=-273.15)
.MODEL S_VSWITCH_5 VSWITCH (RON=1M ROFF=1G VON=900M VOFF=800M)
.MODEL S_VSWITCH_6 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_7 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL R_RES_59 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_60 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_61 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_62 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_63 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_64 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_65 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_66 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_67 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_68 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_69 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_70 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_71 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_72 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_73 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_74 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_75 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_76 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_77 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_78 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_79 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_80 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_81 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_82 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_83 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_84 RES ( TCE=0 T_ABS=-273.15)
.MODEL R_RES_85 RES ( TCE=0 T_ABS=-273.15)

.ends OPA2310
* VOLTAGE-CONTROLLED CURRENT SOURCE (TABLE-DEFINED) - CLAW+
.SUBCKT VCCS_LIM_CLAW+_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0, 4.35E-08)
+(120, 2.84E-04)
+(130, 4.34E-04)
+(140, 6.70E-04)
+(150, 1.87E-03)
+(160, 3.00E-03)
+(170, 4.61E-03)
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE (TABLE-DEFINED) - CLAW-
.SUBCKT VCCS_LIM_CLAW-_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0, 9.34E-08)
+(140, 3.24E-04)
+(170, 4.19E-04)
+(180, 5.08E-04)
+(190, 8.97E-04)
+(200, 1.99E-03)
+(210, 4.52E-03)
.ENDS



* FEMT - INPUT CURRENT NOISE IN FA/RT-HZ
.SUBCKT FEMT_0  1 2
.PARAM NVRF=19.4
.PARAM RNVF={1.184*PWR(NVRF,2)}
E1 3 0 5 0 10
R1 5 0 {RNVF}
R2 5 0 {RNVF}
G1 1 2 3 0 1E-6
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - AOL SECOND STAGE
.SUBCKT VCCS_LIM_2_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 3.201E-02
.PARAM IPOS = .24
.PARAM INEG = -.24
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - AOL FIRST STAGE
.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-4
.PARAM IPOS = .5
.PARAM INEG = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - ZO OUTPUT
.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 11
.PARAM IPOS = 240E6
.PARAM INEG = -240E6
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* VNSE - INPUT VOLTAGE NOISE IN NV/RT-HZ
.SUBCKT VNSE_0  1 2
* INPUT VARIABLES
* SET UP 1/F NOISE
* FLW = 1/F FREQUENCY IN HZ
.PARAM FLW=1
* NLF = VOLTAGE NOISE DENSITY AT 1/F FREQUENCY IN NV/RT(HZ)
.PARAM NLF=450
* SET UP BROADBAND NOISE
* NVR = BROADBAND VOLTAGE NOISE DENSITY IN NV/RT(HZ)
.PARAM NVR=16
* CALCULATED VALUES
.PARAM GLF={PWR(FLW,0.25)*NLF/1164}
.PARAM RNV={1.184*PWR(NVR,2)}
.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
* CIRCUIT CONNECTIONS
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ENDS


* CLAMP AMP - OVERLOAD AND GROSS CLAMP
.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-
*  PINS     CLAMP V+  CLAMP V-  VIN  COM   VOUT+  VOUT-
.PARAM G=10
* OUTPUT G(COM,0) WHEN CONDITION NOT MET
GVO+ COM VO+ VALUE = {MAX(((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {MAX(((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - GROSS CLAMP
.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 1
.PARAM INEG = -1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* VOLTAGE-CONTROLLED SOURCE WITH LIMITS - IOUT DRAW
.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-3
G1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}
.ENDS


* CLAMP AMP - CLAW AND CURRENT LIMIT CLAMP
.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-
*  PINS     CLAMP V+  CLAMP V-  VIN  COM   VOUT+  VOUT-
.PARAM G=1
* OUTPUT G(COM,0) WHEN CONDITION NOT MET
GVO+ COM VO+ VALUE = {MAX(((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {MAX(((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - CURRENT LIMIT CLAMP
.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 7.5
.PARAM INEG = -7.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH LIMITS - CLAW CLAMP
.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 3.5
.PARAM INEG = -3.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS


* OVERLOAD SENSE FOR ZO SWITCHES
.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP
* PINS          COM SW+ OLN OLP
GSW+ COM SW+ VALUE = {Limit((V(OLN,COM)-9m)*1E3,0,1)+Limit((V(OLP,COM)-9m)*1E3,0,1)}
.ENDS


* VOLTAGE-CONTROLLED CURRENT SOURCE WITH EXTERNAL LIMITS - VCM CLAMP
.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-
.PARAM GAIN = 1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ENDS