#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 12 16:00:06 2019
# Process ID: 3987
# Current directory: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1
# Command line: vivado -log test_bench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_bench.tcl -notrace
# Log file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench.vdi
# Journal file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_bench.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp' for cell 'data_memory'
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp' for cell 'program_memory'
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1435.547 ; gain = 110.031 ; free physical = 286 ; free virtual = 12507
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 12ddfa2ab

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa63ed63

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 138 ; free virtual = 12181

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 87 cells.
Phase 2 Constant propagation | Checksum: 1c31e14d4

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 138 ; free virtual = 12181

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 124 unconnected nets.
INFO: [Opt 31-11] Eliminated 94 unconnected cells.
Phase 3 Sweep | Checksum: 1586e6d24

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 137 ; free virtual = 12180

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1586e6d24

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 137 ; free virtual = 12180

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 137 ; free virtual = 12180
Ending Logic Optimization Task | Checksum: 1586e6d24

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 137 ; free virtual = 12180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1586e6d24

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1842.977 ; gain = 0.000 ; free physical = 136 ; free virtual = 12180
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1842.977 ; gain = 517.461 ; free physical = 136 ; free virtual = 12180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1866.988 ; gain = 0.000 ; free physical = 135 ; free virtual = 12180
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.008 ; gain = 0.000 ; free physical = 132 ; free virtual = 12142
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.008 ; gain = 0.000 ; free physical = 132 ; free virtual = 12142

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b0e1205

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1912.992 ; gain = 5.984 ; free physical = 132 ; free virtual = 12141

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 18342c782

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1912.992 ; gain = 5.984 ; free physical = 130 ; free virtual = 12142

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18342c782

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1912.992 ; gain = 5.984 ; free physical = 130 ; free virtual = 12142
Phase 1 Placer Initialization | Checksum: 18342c782

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1912.992 ; gain = 5.984 ; free physical = 130 ; free virtual = 12142

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 142891c83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 125 ; free virtual = 12138

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142891c83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 126 ; free virtual = 12139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2375e5e78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 125 ; free virtual = 12139

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d9480fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 125 ; free virtual = 12139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d9480fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 125 ; free virtual = 12139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 123 ; free virtual = 12138

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 123 ; free virtual = 12138

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 123 ; free virtual = 12138
Phase 3 Detail Placement | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 123 ; free virtual = 12138

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12138

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12139

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12139

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12139
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8213656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12139
Ending Placer Task | Checksum: 11746e67c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2001.035 ; gain = 94.027 ; free physical = 124 ; free virtual = 12139
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 122 ; free virtual = 12139
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 151 ; free virtual = 12133
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 150 ; free virtual = 12132
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 150 ; free virtual = 12132
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3d366274 ConstDB: 0 ShapeSum: da108408 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 193237ca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12050

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 193237ca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 134 ; free virtual = 12020

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 193237ca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 134 ; free virtual = 12020
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: a3cf9ee7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 130 ; free virtual = 12017

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 135e6297b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016
Phase 4 Rip-up And Reroute | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016
Phase 6 Post Hold Fix | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0511839 %
  Global Horizontal Routing Utilization  = 0.0521864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a999094

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 130 ; free virtual = 12013

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1720b16b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 130 ; free virtual = 12013
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 130 ; free virtual = 12013

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 134 ; free virtual = 12013
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2001.035 ; gain = 0.000 ; free physical = 133 ; free virtual = 12014
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file test_bench_power_routed.rpt -pb test_bench_power_summary_routed.pb -rpx test_bench_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 16:00:38 2019...
