circuit test :
  extmodule testBox :
    input reg_data : UInt<64>[32]
    defname = testBox

  module test :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<64>, rdata : UInt<64>}

    wire _reg_file_WIRE : UInt<64>[32] @[test.scala 42:34]
    _reg_file_WIRE[0] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[1] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[2] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[3] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[4] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[5] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[6] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[7] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[8] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[9] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[10] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[11] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[12] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[13] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[14] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[15] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[16] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[17] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[18] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[19] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[20] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[21] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[22] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[23] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[24] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[25] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[26] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[27] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[28] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[29] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[30] <= UInt<64>("h0") @[test.scala 42:34]
    _reg_file_WIRE[31] <= UInt<64>("h0") @[test.scala 42:34]
    reg reg_file : UInt<64>[32], clock with :
      reset => (reset, _reg_file_WIRE) @[test.scala 42:25]
    when io.wen : @[test.scala 44:3]
      reg_file[io.waddr] <= io.wdata @[test.scala 45:24]
    io.rdata <= reg_file[io.waddr] @[test.scala 48:12]
    inst Box of testBox @[test.scala 51:19]
    Box.reg_data is invalid
    Box.reg_data[0] <= reg_file[0] @[test.scala 52:19]
    Box.reg_data[1] <= reg_file[1] @[test.scala 52:19]
    Box.reg_data[2] <= reg_file[2] @[test.scala 52:19]
    Box.reg_data[3] <= reg_file[3] @[test.scala 52:19]
    Box.reg_data[4] <= reg_file[4] @[test.scala 52:19]
    Box.reg_data[5] <= reg_file[5] @[test.scala 52:19]
    Box.reg_data[6] <= reg_file[6] @[test.scala 52:19]
    Box.reg_data[7] <= reg_file[7] @[test.scala 52:19]
    Box.reg_data[8] <= reg_file[8] @[test.scala 52:19]
    Box.reg_data[9] <= reg_file[9] @[test.scala 52:19]
    Box.reg_data[10] <= reg_file[10] @[test.scala 52:19]
    Box.reg_data[11] <= reg_file[11] @[test.scala 52:19]
    Box.reg_data[12] <= reg_file[12] @[test.scala 52:19]
    Box.reg_data[13] <= reg_file[13] @[test.scala 52:19]
    Box.reg_data[14] <= reg_file[14] @[test.scala 52:19]
    Box.reg_data[15] <= reg_file[15] @[test.scala 52:19]
    Box.reg_data[16] <= reg_file[16] @[test.scala 52:19]
    Box.reg_data[17] <= reg_file[17] @[test.scala 52:19]
    Box.reg_data[18] <= reg_file[18] @[test.scala 52:19]
    Box.reg_data[19] <= reg_file[19] @[test.scala 52:19]
    Box.reg_data[20] <= reg_file[20] @[test.scala 52:19]
    Box.reg_data[21] <= reg_file[21] @[test.scala 52:19]
    Box.reg_data[22] <= reg_file[22] @[test.scala 52:19]
    Box.reg_data[23] <= reg_file[23] @[test.scala 52:19]
    Box.reg_data[24] <= reg_file[24] @[test.scala 52:19]
    Box.reg_data[25] <= reg_file[25] @[test.scala 52:19]
    Box.reg_data[26] <= reg_file[26] @[test.scala 52:19]
    Box.reg_data[27] <= reg_file[27] @[test.scala 52:19]
    Box.reg_data[28] <= reg_file[28] @[test.scala 52:19]
    Box.reg_data[29] <= reg_file[29] @[test.scala 52:19]
    Box.reg_data[30] <= reg_file[30] @[test.scala 52:19]
    Box.reg_data[31] <= reg_file[31] @[test.scala 52:19]

