Source Block: hdl/library/axi_dacfifo/axi_dacfifo_rd.v@129:139@HdlIdDef
  input                           axi_dready;

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 32'b0;
  reg                             axi_rd = 1'b0;
  reg                             axi_rd_active = 1'b0;
  reg                             axi_arvalid = 1'b0;
  reg     [ 31:0]                 axi_araddr = 32'b0;
  reg     [(AXI_DATA_WIDTH-1):0]  axi_ddata = 'b0;
  reg                             axi_dvalid = 1'b0;

Diff Content:
- 134   reg                             axi_rd = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dacfifo/axi_dacfifo_rd.v@128:138
  output  [(AXI_DATA_WIDTH-1):0]  axi_ddata;
  input                           axi_dready;

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 32'b0;
  reg                             axi_rd = 1'b0;
  reg                             axi_rd_active = 1'b0;
  reg                             axi_arvalid = 1'b0;
  reg     [ 31:0]                 axi_araddr = 32'b0;
  reg     [(AXI_DATA_WIDTH-1):0]  axi_ddata = 'b0;

Clone Blocks 2:
hdl/library/axi_adcfifo/axi_adcfifo_rd.v@144:154
  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 'd0;
  reg                             axi_rd = 'd0;
  reg                             axi_rd_active = 'd0;
  reg     [  2:0]                 axi_xfer_req_m = 'd0;
  reg                             axi_xfer_init = 'd0;
  reg                             axi_xfer_enable = 'd0;
  reg                             axi_arvalid = 'd0;
  reg     [ 31:0]                 axi_araddr = 'd0;
  reg                             axi_drst = 'd0;

Clone Blocks 3:
hdl/library/axi_adcfifo/axi_adcfifo_rd.v@142:152
  input                           axi_dready;

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 'd0;
  reg                             axi_rd = 'd0;
  reg                             axi_rd_active = 'd0;
  reg     [  2:0]                 axi_xfer_req_m = 'd0;
  reg                             axi_xfer_init = 'd0;
  reg                             axi_xfer_enable = 'd0;
  reg                             axi_arvalid = 'd0;

Clone Blocks 4:
hdl/library/axi_adcfifo/axi_adcfifo_rd.v@145:155

  reg     [ 31:0]                 axi_rd_addr_h = 'd0;
  reg                             axi_rd = 'd0;
  reg                             axi_rd_active = 'd0;
  reg     [  2:0]                 axi_xfer_req_m = 'd0;
  reg                             axi_xfer_init = 'd0;
  reg                             axi_xfer_enable = 'd0;
  reg                             axi_arvalid = 'd0;
  reg     [ 31:0]                 axi_araddr = 'd0;
  reg                             axi_drst = 'd0;
  reg                             axi_dvalid = 'd0;

Clone Blocks 5:
hdl/library/axi_dacfifo/axi_dacfifo_rd.v@137:147
  reg     [ 31:0]                 axi_araddr = 32'b0;
  reg     [(AXI_DATA_WIDTH-1):0]  axi_ddata = 'b0;
  reg                             axi_dvalid = 1'b0;
  reg                             axi_rready = 1'b0;
  reg                             axi_rerror = 1'b0;
  reg     [ 1:0]                  axi_xfer_req_m = 2'b0;

  // internal signals

  wire                            axi_ready_s;
  wire                            axi_xfer_req_init;

Clone Blocks 6:
hdl/library/axi_adcfifo/axi_adcfifo_rd.v@143:153

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 'd0;
  reg                             axi_rd = 'd0;
  reg                             axi_rd_active = 'd0;
  reg     [  2:0]                 axi_xfer_req_m = 'd0;
  reg                             axi_xfer_init = 'd0;
  reg                             axi_xfer_enable = 'd0;
  reg                             axi_arvalid = 'd0;
  reg     [ 31:0]                 axi_araddr = 'd0;

Clone Blocks 7:
hdl/library/axi_dacfifo/axi_dacfifo_rd.v@130:140

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 32'b0;
  reg                             axi_rd = 1'b0;
  reg                             axi_rd_active = 1'b0;
  reg                             axi_arvalid = 1'b0;
  reg     [ 31:0]                 axi_araddr = 32'b0;
  reg     [(AXI_DATA_WIDTH-1):0]  axi_ddata = 'b0;
  reg                             axi_dvalid = 1'b0;
  reg                             axi_rready = 1'b0;

Clone Blocks 8:
hdl/library/axi_adcfifo/axi_adcfifo_rd.v@141:151
  output  [AXI_DATA_WIDTH-1:0]    axi_ddata;
  input                           axi_dready;

  // internal registers

  reg     [ 31:0]                 axi_rd_addr_h = 'd0;
  reg                             axi_rd = 'd0;
  reg                             axi_rd_active = 'd0;
  reg     [  2:0]                 axi_xfer_req_m = 'd0;
  reg                             axi_xfer_init = 'd0;
  reg                             axi_xfer_enable = 'd0;

