Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs