{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_colector_display_1_0",
    "cell_name": "colector_display_1",
    "component_reference": "xilinx.com:hls:colector_display:1.0",
    "ip_revision": "2113190207",
    "gen_directory": "../../../../../../proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_colector_display_1_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "7", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "1", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "1", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "C_S_AXI_AXI_LITE_ADDR_WIDTH": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_AXI_LITE_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zybo-z7-20:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2113190207" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../proj_4HP.gen/sources_1/bd/design_1/ip/design_1_colector_display_1_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "s_axi_Axi_lite_AWADDR": [ { "direction": "in", "size_left": "6", "size_right": "0" } ],
        "s_axi_Axi_lite_AWVALID": [ { "direction": "in" } ],
        "s_axi_Axi_lite_AWREADY": [ { "direction": "out" } ],
        "s_axi_Axi_lite_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "s_axi_Axi_lite_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "s_axi_Axi_lite_WVALID": [ { "direction": "in" } ],
        "s_axi_Axi_lite_WREADY": [ { "direction": "out" } ],
        "s_axi_Axi_lite_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_Axi_lite_BVALID": [ { "direction": "out" } ],
        "s_axi_Axi_lite_BREADY": [ { "direction": "in" } ],
        "s_axi_Axi_lite_ARADDR": [ { "direction": "in", "size_left": "6", "size_right": "0" } ],
        "s_axi_Axi_lite_ARVALID": [ { "direction": "in" } ],
        "s_axi_Axi_lite_ARREADY": [ { "direction": "out" } ],
        "s_axi_Axi_lite_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_Axi_lite_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_Axi_lite_RVALID": [ { "direction": "out" } ],
        "s_axi_Axi_lite_RREADY": [ { "direction": "in" } ],
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst_n": [ { "direction": "in" } ],
        "strm_in_TVALID": [ { "direction": "in" } ],
        "strm_in_TREADY": [ { "direction": "out" } ],
        "strm_in_TDATA": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "strm_in_TDEST": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "strm_in_TKEEP": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "255" } ],
        "strm_in_TSTRB": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "255" } ],
        "strm_in_TUSER": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "strm_in_TLAST": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "strm_in_TID": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "received": [ { "direction": "out", "size_left": "0", "size_right": "0" } ]
      },
      "interfaces": {
        "s_axi_Axi_lite": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "s_axi_Axi_lite",
          "parameters": {
            "ADDR_WIDTH": [ { "value": "7", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "AWADDR": [ { "physical_name": "s_axi_Axi_lite_AWADDR" } ],
            "AWVALID": [ { "physical_name": "s_axi_Axi_lite_AWVALID" } ],
            "AWREADY": [ { "physical_name": "s_axi_Axi_lite_AWREADY" } ],
            "WDATA": [ { "physical_name": "s_axi_Axi_lite_WDATA" } ],
            "WSTRB": [ { "physical_name": "s_axi_Axi_lite_WSTRB" } ],
            "WVALID": [ { "physical_name": "s_axi_Axi_lite_WVALID" } ],
            "WREADY": [ { "physical_name": "s_axi_Axi_lite_WREADY" } ],
            "BRESP": [ { "physical_name": "s_axi_Axi_lite_BRESP" } ],
            "BVALID": [ { "physical_name": "s_axi_Axi_lite_BVALID" } ],
            "BREADY": [ { "physical_name": "s_axi_Axi_lite_BREADY" } ],
            "ARADDR": [ { "physical_name": "s_axi_Axi_lite_ARADDR" } ],
            "ARVALID": [ { "physical_name": "s_axi_Axi_lite_ARVALID" } ],
            "ARREADY": [ { "physical_name": "s_axi_Axi_lite_ARREADY" } ],
            "RDATA": [ { "physical_name": "s_axi_Axi_lite_RDATA" } ],
            "RRESP": [ { "physical_name": "s_axi_Axi_lite_RRESP" } ],
            "RVALID": [ { "physical_name": "s_axi_Axi_lite_RVALID" } ],
            "RREADY": [ { "physical_name": "s_axi_Axi_lite_RREADY" } ]
          }
        },
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "s_axi_Axi_lite:strm_in", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "ap_rst_n", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst_n" } ]
          }
        },
        "strm_in": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TID_WIDTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "usage": "all" } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TVALID": [ { "physical_name": "strm_in_TVALID" } ],
            "TREADY": [ { "physical_name": "strm_in_TREADY" } ],
            "TDATA": [ { "physical_name": "strm_in_TDATA" } ],
            "TDEST": [ { "physical_name": "strm_in_TDEST" } ],
            "TKEEP": [ { "physical_name": "strm_in_TKEEP" } ],
            "TSTRB": [ { "physical_name": "strm_in_TSTRB" } ],
            "TUSER": [ { "physical_name": "strm_in_TUSER" } ],
            "TLAST": [ { "physical_name": "strm_in_TLAST" } ],
            "TID": [ { "physical_name": "strm_in_TID" } ]
          }
        },
        "received": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "received" } ]
          }
        }
      },
      "memory_maps": {
        "s_axi_Axi_lite": {
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "65536",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S_AXI_AXI_LITE_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S_AXI_AXI_LITE_HIGHADDR" } ]
              },
              "registers": {
                "total_size": {
                  "address_offset": "16",
                  "size": 32,
                  "display_name": "total_size",
                  "description": "Data signal of total_size",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "total_size": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of total_size",
                      "access": "write-only"
                    }
                  }
                },
                "accum_total_1": {
                  "address_offset": "24",
                  "size": 32,
                  "display_name": "accum_total_1",
                  "description": "Data signal of accum_total",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "accum_total": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of accum_total",
                      "access": "read-only"
                    }
                  }
                },
                "accum_total_2": {
                  "address_offset": "28",
                  "size": 32,
                  "display_name": "accum_total_2",
                  "description": "Data signal of accum_total",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "accum_total": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 63 to 32 of accum_total",
                      "access": "read-only"
                    }
                  }
                },
                "accum_total_ctrl": {
                  "address_offset": "32",
                  "size": 32,
                  "display_name": "accum_total_ctrl",
                  "description": "Control signal of accum_total",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "accum_total_ap_vld": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Control signal accum_total_ap_vld",
                      "access": "read-only"
                    },
                    "RESERVED": {
                      "bit_offset": 1,
                      "bit_width": 31,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "processed_elem": {
                  "address_offset": "48",
                  "size": 32,
                  "display_name": "processed_elem",
                  "description": "Data signal of processed_elem",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "processed_elem": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of processed_elem",
                      "access": "read-only"
                    }
                  }
                },
                "processed_elem_ctrl": {
                  "address_offset": "52",
                  "size": 32,
                  "display_name": "processed_elem_ctrl",
                  "description": "Control signal of processed_elem",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "processed_elem_ap_vld": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Control signal processed_elem_ap_vld",
                      "access": "read-only"
                    },
                    "RESERVED": {
                      "bit_offset": 1,
                      "bit_width": 31,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "received_img": {
                  "address_offset": "64",
                  "size": 32,
                  "display_name": "received_img",
                  "description": "Data signal of received_img",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "received_img": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of received_img",
                      "access": "read-only"
                    }
                  }
                },
                "received_img_ctrl": {
                  "address_offset": "68",
                  "size": 32,
                  "display_name": "received_img_ctrl",
                  "description": "Control signal of received_img",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "received_img_ap_vld": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Control signal received_img_ap_vld",
                      "access": "read-only"
                    },
                    "RESERVED": {
                      "bit_offset": 1,
                      "bit_width": 31,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}