#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jun 12 22:35:17 2023
# Process ID: 6200
# Current directory: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5224 E:\Pycharmworkplace\VhdlSimulation\AtomicSystemGeneration\SystemProject\SSS0all\SSS0all.xpr
# Log file: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/vivado.log
# Journal file: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.410 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd}
Reading block design file <E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd>...
Adding component instance block -- xilinx.com:user:G:1.0 - G_0
Adding component instance block -- xilinx.com:user:SS:1.0 - SS_0
Adding component instance block -- xilinx.com:user:DMC:1.0 - DMC_0
Adding component instance block -- xilinx.com:user:TCT:1.0 - TCT_0
Adding component instance block -- xilinx.com:user:IT:1.0 - IT_0
Adding component instance block -- xilinx.com:user:SSS0_wrapper:1.0 - SSS0_wrapper_0
Successfully read diagram <SSS0all> from block design file <E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.410 ; gain = 0.000
generate_target Simulation [get_files E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd]
Wrote  : <E:\Pycharmworkplace\VhdlSimulation\AtomicSystemGeneration\SystemProject\SSS0all\SSS0all.srcs\sources_1\bd\SSS0all\SSS0all.bd> 
Wrote  : <E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/ui/bd_7b207104.ui> 
VHDL Output written to : e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/synth/SSS0all.vhd
VHDL Output written to : e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/sim/SSS0all.vhd
VHDL Output written to : e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/hdl/SSS0all_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block IT_0 .
ERROR: [Common 17-680] Path length exceeds 248-Byte maximum allowed by Windows: e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_SSS0_wrapper_0_0/SSS0.srcs/sources_1/bd/SSS0/ip/SSS0_DA14_wrapper_0_0/DA14.srcs/sources_1/bd/DA14/ip/DA14_DA14Dependency_0_0
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block SSS0_wrapper_0 
Exporting to file e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/hw_handoff/SSS0all.hwh
Generated Block Design Tcl file e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/hw_handoff/SSS0all_bd.tcl
Generated Hardware Definition File e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/synth/SSS0all.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.398 ; gain = 101.988
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'SSS0all_wrapper'
INFO: [Vivado 12-12490] The selected simulation model for 'SSS0_AD18_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SSS0all_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SSS0all_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ipshared/7707/G.srcs/sources_1/new/G.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'G'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_G_0_0/sim/SSS0all_G_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_G_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ipshared/69b8/SS.srcs/sources_1/new/SS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SS'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_SS_0_0/sim/SSS0all_SS_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_SS_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ipshared/74d3/DMC.srcs/sources_1/new/DMC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMC'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_DMC_0_0/sim/SSS0all_DMC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_DMC_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ipshared/b515/TCT.srcs/sources_1/new/TCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCT'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_TCT_0_0/sim/SSS0all_TCT_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_TCT_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ipshared/0f4f/32IT.srcs/sources_1/new/32IT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IT'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/ip/SSS0all_IT_0_0/sim/SSS0all_IT_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_IT_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/sim/SSS0all.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/hdl/SSS0all_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SSS0all_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim'
"xelab -wto 03b21512d34642568fd6881e3f27695d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot SSS0all_wrapper_behav xil_defaultlib.SSS0all_wrapper -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 03b21512d34642568fd6881e3f27695d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot SSS0all_wrapper_behav xil_defaultlib.SSS0all_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sss0all_sss0_wrapper_0_0' remains a black box since it has no binding entity [E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.gen/sources_1/bd/SSS0all/sim/SSS0all.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMC [dmc_default]
Compiling architecture sss0all_dmc_0_0_arch of entity xil_defaultlib.SSS0all_DMC_0_0 [sss0all_dmc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.G [g_default]
Compiling architecture sss0all_g_0_0_arch of entity xil_defaultlib.SSS0all_G_0_0 [sss0all_g_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IT [it_default]
Compiling architecture sss0all_it_0_0_arch of entity xil_defaultlib.SSS0all_IT_0_0 [sss0all_it_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SS [ss_default]
Compiling architecture sss0all_ss_0_0_arch of entity xil_defaultlib.SSS0all_SS_0_0 [sss0all_ss_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TCT [tct_default]
Compiling architecture sss0all_tct_0_0_arch of entity xil_defaultlib.SSS0all_TCT_0_0 [sss0all_tct_0_0_default]
Compiling architecture structure of entity xil_defaultlib.SSS0all [sss0all_default]
Compiling architecture structure of entity xil_defaultlib.sss0all_wrapper
Built simulation snapshot SSS0all_wrapper_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim/xsim.dir/SSS0all_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 86.320 ; gain = 4.566
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 22:56:27 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1245.391 ; gain = 4.098
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SSS0all_wrapper_behav -key {Behavioral:sim_1:Functional:SSS0all_wrapper} -tclbatch {SSS0all_wrapper.tcl} -protoinst "protoinst_files/SSS0all.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SSS0all.protoinst
Time resolution is 1 ps
source SSS0all_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SSS0all_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.160 ; gain = 54.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.160 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 22:57:24 2023...
