# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock" \
"../../../../OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v" \
"../../../../OV2640_SRAM_VGA.srcs/sim_1/new/sccb_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
