DBG,FUNC_0
HDMI_CORECLK_DIV,VAR_0
HDMI_DIG_FREQ_BIT_CLK_THRESHOLD,VAR_1
HDMI_HIGH_FREQ_BIT_CLK_THRESHOLD,VAR_2
HDMI_MID_FREQ_BIT_CLK_THRESHOLD,VAR_3
HDMI_NUM_TX_CHANNEL,VAR_4
do_div,FUNC_1
pll_get_cctrl,FUNC_2
pll_get_cpctrl,FUNC_3
pll_get_integloop_gain,FUNC_4
pll_get_pll_cmp,FUNC_5
pll_get_post_div,FUNC_6
pll_get_rctrl,FUNC_7
pll_calculate,FUNC_8
pix_clk,VAR_5
ref_clk,VAR_6
cfg,VAR_7
pd,VAR_8
bclk,VAR_9
tmds_clk,VAR_10
dec_start,VAR_11
frac_start,VAR_12
fdata,VAR_13
pll_divisor,VAR_14
rem,VAR_15
cpctrl,VAR_16
rctrl,VAR_17
cctrl,VAR_18
integloop_gain,VAR_19
pll_cmp,VAR_20
i,VAR_21
ret,VAR_22
