Collection of RTL design projects implemented in Verilog HDL, including datapath/control separation, testbenches, and synthesis results.
