
---------- Begin Simulation Statistics ----------
final_tick                               509717875500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                    98135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6271.47                       # Real time elapsed on the host
host_tick_rate                               81275698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613413231                       # Number of instructions simulated
sim_ops                                     615452008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.509718                       # Number of seconds simulated
sim_ticks                                509717875500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.251301                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80705965                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92498294                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13111949                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119215201                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10988147                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11097440                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          109293                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155533555                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053724                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509387                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7368365                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138985530                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15979024                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532335                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55309166                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561813542                       # Number of instructions committed
system.cpu0.commit.committedOps             562324211                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    919391406                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.611627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380260                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    649081518     70.60%     70.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161544437     17.57%     88.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37608330      4.09%     92.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35424559      3.85%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12307098      1.34%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4443726      0.48%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1008775      0.11%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1993939      0.22%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15979024      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    919391406                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671945                       # Number of function calls committed.
system.cpu0.commit.int_insts                543444989                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758925                       # Number of loads committed
system.cpu0.commit.membars                    1019958                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019964      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311076335     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268304     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69804629     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562324211                       # Class of committed instruction
system.cpu0.commit.refs                     245072961                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561813542                       # Number of Instructions Simulated
system.cpu0.committedOps                    562324211                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.788594                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.788594                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             97865667                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5748560                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78227290                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             636451517                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               377249407                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                446778855                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7373049                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9173543                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2298192                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155533555                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                105468287                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    555104661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3026843                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          928                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     656268763                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           75                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26233290                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154782                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         363342748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91694112                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.653097                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         931565170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.705028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920744                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               466499416     50.08%     50.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               348116224     37.37%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61474477      6.60%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42204566      4.53%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10412423      1.12%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1738483      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98615      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     492      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020474      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           931565170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       73291012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7473489                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               144673269                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.605513                       # Inst execution rate
system.cpu0.iew.exec_refs                   276021604                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74373417                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               81428261                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            203449367                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512632                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4349176                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75550490                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617622118                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            201648187                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6576597                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608453200                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                464695                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1538864                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7373049                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2545942                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8700940                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28116                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4659                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2476965                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28690442                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5236454                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4659                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       821007                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6652482                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                265864957                       # num instructions consuming a value
system.cpu0.iew.wb_count                    600920877                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840043                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223338052                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.598017                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     600958454                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               738847590                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386965757                       # number of integer regfile writes
system.cpu0.ipc                              0.559098                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.559098                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020968      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            329429494     53.56%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213248      0.69%     54.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018051      0.17%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204773305     33.29%     87.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74574681     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615029797                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     680337                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001106                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 107944     15.87%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                493822     72.58%     88.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                78565     11.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614689112                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2162350130                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    600920827                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672924085                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616089314                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615029797                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532804                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55297904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            45133                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           469                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16424763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    931565170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.660211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848783                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          497320521     53.39%     53.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          295509011     31.72%     85.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103228881     11.08%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           29992590      3.22%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4964012      0.53%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             217781      0.02%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             231063      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              56565      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              44746      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      931565170                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612058                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7313838                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1300503                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           203449367                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75550490                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1023                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1004856182                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14579585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               88116268                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357833143                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3588352                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               385961327                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2364008                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8344                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765043600                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             630211476                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409815124                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                440070112                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3926741                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7373049                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9939995                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51981977                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765043556                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        104419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3133                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7091912                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3121                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1521033006                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247445700                       # The number of ROB writes
system.cpu0.timesIdled                       11585644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  990                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.546586                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2838748                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3568661                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           382605                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4714724                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            134288                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         137275                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2987                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5321283                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509161                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           284224                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418041                       # Number of branches committed
system.cpu1.commit.bw_lim_events               392051                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2037377                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19237176                       # Number of instructions committed
system.cpu1.commit.committedOps              19746553                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    106740077                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.825385                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     98200469     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4307774      4.04%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1497642      1.40%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1345565      1.26%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       328596      0.31%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       120346      0.11%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       479160      0.45%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68474      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       392051      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    106740077                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227272                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18546258                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319085                       # Number of loads committed
system.cpu1.commit.membars                    1018428                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018428      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11641141     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828246     29.52%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1258600      6.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19746553                       # Class of committed instruction
system.cpu1.commit.refs                       7086858                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19237176                       # Number of Instructions Simulated
system.cpu1.committedOps                     19746553                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.615307                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.615307                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93271539                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103216                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2712506                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22785101                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3783218                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8820136                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                284603                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               252076                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1026123                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5321283                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3540414                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    102834761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70768                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23255938                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 765974                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049261                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3967844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           2973036                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215288                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         107185619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.648366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                92378743     86.19%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9029357      8.42%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3409223      3.18%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1807146      1.69%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  379607      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  110713      0.10%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   70597      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           107185619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         837026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              300864                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4707740                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196332                       # Inst execution rate
system.cpu1.iew.exec_refs                     7679105                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851728                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               81657222                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5886229                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510029                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           311472                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1916305                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           21778541                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5827377                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           269234                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21208329                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                381397                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               907077                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                284603                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1883856                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14309                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          121199                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5668                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          720                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       567144                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       148532                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           364                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89760                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        211104                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11813431                       # num instructions consuming a value
system.cpu1.iew.wb_count                     20976990                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.856173                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10114344                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194191                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      20982910                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26448514                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14038518                       # number of integer regfile writes
system.cpu1.ipc                              0.178085                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178085                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018621      4.74%      4.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12698234     59.12%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6403004     29.81%     93.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357559      6.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21477563                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     535232                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024921                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  76660     14.32%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                413311     77.22%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                45257      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              20994158                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         150694210                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20976978                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         23810731                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20249969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21477563                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528572                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2031987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            18261                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           375                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       828800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    107185619                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.200377                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.640914                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           93608243     87.33%     87.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8996047      8.39%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2682539      2.50%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             955345      0.89%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             693078      0.65%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              90513      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             112428      0.10%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              28450      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18976      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      107185619                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198825                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3232313                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          344227                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5886229                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1916305                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       108022645                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   911396208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               87174198                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13161055                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3415799                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4378911                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                705583                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3827                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28099210                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22438023                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15015500                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8973855                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2076531                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                284603                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6342843                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1854445                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28099198                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31209                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               854                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6665089                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   128131020                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44014189                       # The number of ROB writes
system.cpu1.timesIdled                          12449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.736900                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2354956                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3282768                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           405836                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4494155                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             95788                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         140425                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           44637                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4941165                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2627                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           252055                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646715                       # Number of branches committed
system.cpu2.commit.bw_lim_events               366815                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3015522                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16502503                       # Number of instructions committed
system.cpu2.commit.committedOps              17011881                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    106820938                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159256                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775025                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     99511123     93.16%     93.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3693573      3.46%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1287167      1.20%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1157204      1.08%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229191      0.21%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        92357      0.09%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       425263      0.40%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58245      0.05%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       366815      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    106820938                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              173983                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15890328                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696777                       # Number of loads committed
system.cpu2.commit.membars                    1018425                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018425      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9794792     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5205945     30.60%     94.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992581      5.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17011881                       # Class of committed instruction
system.cpu2.commit.refs                       6198538                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16502503                       # Number of Instructions Simulated
system.cpu2.committedOps                     17011881                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.523027                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.523027                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             94553354                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               156412                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2189161                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21112740                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3468004                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8097664                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                252395                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               286037                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               995282                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4941165                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3387680                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    103265300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                53186                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      22896408                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 812354                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045902                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3695203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2450744                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.212700                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         107366699                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.220127                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.676846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                93054658     86.67%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8667646      8.07%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3412171      3.18%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1441525      1.34%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  411810      0.38%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  103126      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  275584      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     170      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           107366699                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         279579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              263568                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4040605                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.169915                       # Inst execution rate
system.cpu2.iew.exec_refs                     6565826                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524655                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               84309751                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5568713                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            589558                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           350960                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1707398                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20023000                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5041171                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           171003                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18290755                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                403088                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               948179                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                252395                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1902918                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           86988                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3470                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          331                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       871936                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       205637                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           197                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        99607                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        163961                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10327730                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18158628                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.868489                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8969525                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.168688                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18161940                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22701246                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12185991                       # number of integer regfile writes
system.cpu2.ipc                              0.153303                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.153303                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018628      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10839137     58.71%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5583726     30.24%     94.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020124      5.53%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18461758                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     511069                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027683                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  70237     13.74%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                403773     79.01%     92.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                37055      7.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17954183                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         144820722                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18158616                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23034256                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18228496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18461758                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1794504                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3011118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            19466                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        266298                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1841495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    107366699                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.171951                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.598838                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           95661771     89.10%     89.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7868252      7.33%     96.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2211183      2.06%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             732292      0.68%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             671491      0.63%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              85830      0.08%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             102874      0.10%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              22142      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              10864      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      107366699                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.171504                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3738750                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          479324                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5568713                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1707398                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu2.numCycles                       107646278                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   911772907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               89043741                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11440179                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2800218                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3988792                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                734498                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2222                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25579513                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20710655                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13966309                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8238425                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2130543                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                252395                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5814109                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2526130                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        25579501                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29237                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               828                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6084934                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           828                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   126480525                       # The number of ROB reads
system.cpu2.rob.rob_writes                   40600781                       # The number of ROB writes
system.cpu2.timesIdled                           4498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            75.800221                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2336892                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3082962                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           427740                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4320173                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            103571                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         177504                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           73933                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4781962                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1290                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           257035                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470508                       # Number of branches committed
system.cpu3.commit.bw_lim_events               314088                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3054277                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860010                       # Number of instructions committed
system.cpu3.commit.committedOps              16369363                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     98773113                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.165727                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.787057                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     91740829     92.88%     92.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3539840      3.58%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1246265      1.26%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1106787      1.12%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       209229      0.21%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        83747      0.08%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       478019      0.48%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        54309      0.05%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       314088      0.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     98773113                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151204                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254288                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568580                       # Number of loads committed
system.cpu3.commit.membars                    1018385                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018385      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353484     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077749     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919607      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369363                       # Class of committed instruction
system.cpu3.commit.refs                       5997368                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860010                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369363                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.271848                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.271848                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             87350518                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               171484                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2139736                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20757244                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3284167                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7384528                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                257305                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               288225                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1047630                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4781962                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3462945                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     95191039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                42489                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      22997222                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                 856022                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.048074                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3705067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2440463                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.231194                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          99324148                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.238834                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.688753                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                85118024     85.70%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8260815      8.32%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3452530      3.48%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1693909      1.71%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  606562      0.61%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  106093      0.11%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   85996      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            99324148                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         147418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              266614                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3847045                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.177291                       # Inst execution rate
system.cpu3.iew.exec_refs                     6298158                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1439949                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76047983                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5340329                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            595144                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           444077                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1623406                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19420163                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4858209                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           289435                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17635430                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                465510                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               945287                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                257305                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2018084                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           73687                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2195                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       771749                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       194618                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            54                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        41662                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        224952                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10047394                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17530427                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.859282                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8633543                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.176236                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17533281                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21732301                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11826056                       # number of integer regfile writes
system.cpu3.ipc                              0.159443                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.159443                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018615      5.68%      5.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10576890     59.01%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5395661     30.10%     94.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             933556      5.21%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17924865                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     515398                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028753                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  74232     14.40%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                401940     77.99%     92.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                39222      7.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17421632                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         135716642                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17530415                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         22470997                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17636561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17924865                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1783602                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3050799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            27394                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        255392                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1813234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     99324148                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180468                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.610136                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           87765043     88.36%     88.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8054170      8.11%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1908255      1.92%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             741506      0.75%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             630033      0.63%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              87530      0.09%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             104132      0.10%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              20739      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              12740      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       99324148                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180201                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3592572                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          402320                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5340329                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1623406                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                        99471566                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   919947356                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               81307377                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036512                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3259618                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3918891                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                714174                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1440                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24952978                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20309044                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13931223                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7493653                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2148380                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                257305                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6312800                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2894711                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24952966                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34122                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               955                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6319184                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           951                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117881313                       # The number of ROB reads
system.cpu3.rob.rob_writes                   39398582                       # The number of ROB writes
system.cpu3.timesIdled                           2266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3438870                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                45246                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3541989                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 79043                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4682263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9312776                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       312973                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        97256                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     27225176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2272431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     54578069                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2369687                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3502809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1598293                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3032103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              949                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            596                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1177725                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1177681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3502809                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13993256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13993256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    401842112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               401842112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1421                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4682370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4682370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4682370                       # Request fanout histogram
system.membus.respLayer1.occupancy        24117985941                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16708990856                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3674159891.129032                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21812066416.103283                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     97.58%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 210291302500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    54122049000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 455595826500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3382000                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3382000                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3382000                       # number of overall hits
system.cpu2.icache.overall_hits::total        3382000                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5680                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5680                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5680                       # number of overall misses
system.cpu2.icache.overall_misses::total         5680                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    260296500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    260296500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    260296500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    260296500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3387680                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3387680                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3387680                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3387680                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001677                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001677                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001677                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001677                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 45826.848592                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45826.848592                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 45826.848592                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45826.848592                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5044                       # number of writebacks
system.cpu2.icache.writebacks::total             5044                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          604                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          604                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5076                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5076                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5076                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5076                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    232107000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    232107000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    232107000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    232107000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001498                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001498                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001498                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001498                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 45726.359338                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45726.359338                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 45726.359338                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45726.359338                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5044                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3382000                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3382000                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5680                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5680                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    260296500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    260296500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3387680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3387680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 45826.848592                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45826.848592                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          604                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5076                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5076                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    232107000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    232107000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 45726.359338                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45726.359338                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.980769                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3301132                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5044                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           654.467090                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        298987000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.980769                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999399                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999399                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6780436                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6780436                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4761430                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4761430                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4761430                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4761430                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1130700                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1130700                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1130700                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1130700                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 101893113000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 101893113000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 101893113000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 101893113000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5892130                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5892130                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5892130                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5892130                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.191900                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.191900                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.191900                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.191900                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90115.072964                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90115.072964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90115.072964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90115.072964                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       988829                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        28754                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13680                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            275                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.282822                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   104.560000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532295                       # number of writebacks
system.cpu2.dcache.writebacks::total           532295                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       803950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       803950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       803950                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       803950                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326750                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326750                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30330427424                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30330427424                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30330427424                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30330427424                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055455                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055455                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055455                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055455                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 92824.567480                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92824.567480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 92824.567480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92824.567480                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532295                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4275770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4275770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       624179                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       624179                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  49862448000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  49862448000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4899949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4899949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.127385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.127385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79884.853544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79884.853544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       468222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       468222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155957                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155957                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  11384209500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11384209500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031828                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72995.822566                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72995.822566                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       485660                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        485660                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       506521                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       506521                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  52030665000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  52030665000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.510513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.510513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102721.634444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102721.634444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       335728                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       335728                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  18946217924                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18946217924                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110930.880797                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110930.880797                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          306                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5814000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5814000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.429104                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.429104                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25278.260870                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25278.260870                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       497500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6722.972973                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6722.972973                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1073000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1073000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.463687                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.463687                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6463.855422                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6463.855422                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       935000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       935000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460894                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       379000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       379000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284772                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284772                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21041732500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21041732500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93770.532897                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93770.532897                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224396                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224396                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20817336500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20817336500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92770.532897                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92770.532897                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.742057                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5595775                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550997                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.155727                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        298998500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.742057                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.898189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.898189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13355409                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13355409                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3707080391.129032                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21809917359.297165                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     97.58%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 210291494500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    50039907000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 459677968500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3459910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3459910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3459910                       # number of overall hits
system.cpu3.icache.overall_hits::total        3459910                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3035                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3035                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3035                       # number of overall misses
system.cpu3.icache.overall_misses::total         3035                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    151876499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    151876499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    151876499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    151876499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3462945                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3462945                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3462945                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3462945                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000876                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000876                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000876                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000876                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 50041.680066                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50041.680066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 50041.680066                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50041.680066                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu3.icache.writebacks::total             2767                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          236                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2799                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2799                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    136841999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    136841999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    136841999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    136841999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000808                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000808                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 48889.603073                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48889.603073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 48889.603073                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48889.603073                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2767                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3459910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3459910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    151876499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    151876499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3462945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3462945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 50041.680066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50041.680066                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    136841999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    136841999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 48889.603073                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48889.603073                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.980831                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3408491                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2767                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1231.836285                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        304200000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.980831                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999401                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6928689                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6928689                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4564153                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4564153                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4564153                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4564153                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1096838                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1096838                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1096838                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1096838                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  99657052814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  99657052814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  99657052814                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  99657052814                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5660991                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5660991                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5660991                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5660991                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.193754                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.193754                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.193754                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.193754                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90858.497621                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90858.497621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90858.497621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90858.497621                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       885736                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        21014                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11407                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            193                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.648461                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   108.880829                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495639                       # number of writebacks
system.cpu3.dcache.writebacks::total           495639                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       790977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       790977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       790977                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       790977                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305861                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305861                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305861                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305861                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  27580874997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27580874997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  27580874997                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27580874997                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054030                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90174.540059                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90174.540059                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90174.540059                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90174.540059                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495639                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4122870                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4122870                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       618930                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       618930                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  49761023500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  49761023500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4741800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4741800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.130526                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.130526                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80398.467517                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80398.467517                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       468834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       468834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150096                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150096                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11065420500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11065420500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031654                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031654                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73722.287736                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73722.287736                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       441283                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        441283                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       477908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       477908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  49896029314                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  49896029314                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.519922                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.519922                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104405.093269                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104405.093269                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       322143                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       322143                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155765                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155765                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16515454497                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16515454497                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169459                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169459                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106028.019754                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106028.019754                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4875500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4875500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.366025                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.366025                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23327.751196                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23327.751196                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          141                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.119089                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.119089                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6801.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6801.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          198                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1165000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1165000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.487047                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.487047                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6196.808511                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6196.808511                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1012000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1012000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.466321                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.466321                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5622.222222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5622.222222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       429000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       429000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       402000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       402000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203518                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203518                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19132665500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19132665500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399706                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399706                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94009.696931                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94009.696931                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203518                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203518                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18929147500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18929147500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399706                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399706                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93009.696931                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93009.696931                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.532282                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5378205                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509160                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.562898                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        304211500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.532282                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.891634                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891634                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12851420                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12851420                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    662708909.090909                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   953980230.350918                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       170000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2547066500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   502428077500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7289798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90335750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90335750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90335750                       # number of overall hits
system.cpu0.icache.overall_hits::total       90335750                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15132537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15132537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15132537                       # number of overall misses
system.cpu0.icache.overall_misses::total     15132537                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 198202499997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 198202499997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 198202499997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 198202499997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    105468287                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    105468287                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    105468287                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    105468287                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143479                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143479                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143479                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143479                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13097.770717                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13097.770717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13097.770717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13097.770717                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9578                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              375                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.541333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14050879                       # number of writebacks
system.cpu0.icache.writebacks::total         14050879                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1081625                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1081625                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1081625                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1081625                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14050912                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14050912                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14050912                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14050912                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 174053578497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 174053578497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 174053578497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 174053578497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.133224                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.133224                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.133224                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.133224                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12387.350977                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12387.350977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12387.350977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12387.350977                       # average overall mshr miss latency
system.cpu0.icache.replacements              14050879                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90335750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90335750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15132537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15132537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 198202499997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 198202499997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    105468287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    105468287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13097.770717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13097.770717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1081625                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1081625                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14050912                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14050912                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 174053578497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 174053578497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.133224                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.133224                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12387.350977                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12387.350977                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          104385243                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14050879                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.429090                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        224987485                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       224987485                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244768732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244768732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244768732                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244768732                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15190475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15190475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15190475                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15190475                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 380202092022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 380202092022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 380202092022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 380202092022                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    259959207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    259959207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    259959207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    259959207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25028.979806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25028.979806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25028.979806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25028.979806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3492639                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        80244                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            71691                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            871                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.717956                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.128588                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11604244                       # number of writebacks
system.cpu0.dcache.writebacks::total         11604244                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3757742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3757742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3757742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3757742                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11432733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11432733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11432733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11432733                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 202061517191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 202061517191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 202061517191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 202061517191                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043979                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17673.947007                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17673.947007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17673.947007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17673.947007                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11604244                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    178584213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      178584213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11572340                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11572340                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 255670969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 255670969000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190156553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190156553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060857                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060857                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22093.281825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22093.281825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2124332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2124332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9448008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9448008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 153403785000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 153403785000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16236.627340                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16236.627340                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66184519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66184519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3618135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3618135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 124531123022                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 124531123022                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69802654                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69802654                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051834                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051834                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34418.594945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34418.594945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1633410                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1633410                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1984725                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1984725                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48657732191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48657732191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24516.107869                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24516.107869                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10079500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10079500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11125.275938                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11125.275938                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44796.875000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44796.875000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2211500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2211500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.136249                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136249                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8160.516605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8160.516605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1946500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1946500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134238                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134238                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7290.262172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7290.262172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318322                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318322                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191065                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191065                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15217375000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15217375000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79645.016094                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79645.016094                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191065                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191065                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15026310000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15026310000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375088                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78645.016094                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78645.016094                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.843537                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256714114                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11623509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.085767                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.843537                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        532568863                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       532568863                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13997988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11016418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              150634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              128112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              132832                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25439602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13997988                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11016418                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8804                       # number of overall hits
system.l2.overall_hits::.cpu1.data             150634                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3175                       # number of overall hits
system.l2.overall_hits::.cpu2.data             128112                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1639                       # number of overall hits
system.l2.overall_hits::.cpu3.data             132832                       # number of overall hits
system.l2.overall_hits::total                25439602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            584544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            395532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            405386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            363739                       # number of demand (read+write) misses
system.l2.demand_misses::total                1810516                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52922                       # number of overall misses
system.l2.overall_misses::.cpu0.data           584544                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5332                       # number of overall misses
system.l2.overall_misses::.cpu1.data           395532                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1901                       # number of overall misses
system.l2.overall_misses::.cpu2.data           405386                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1160                       # number of overall misses
system.l2.overall_misses::.cpu3.data           363739                       # number of overall misses
system.l2.overall_misses::total               1810516                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4667456495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  62790018233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    541183496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  47651622281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    187177499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48631288272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    112935997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44032419242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208614101515                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4667456495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  62790018233                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    541183496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  47651622281                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    187177499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48631288272                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    112935997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44032419242                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208614101515                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14050910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11600962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          546166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          533498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27250118                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14050910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11600962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         546166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         533498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27250118                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.377193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.724197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.374507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.759864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.414434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.732501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.377193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.724197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.374507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.759864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.414434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.732501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88195.013321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107417.094749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101497.279820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120474.758758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98462.650710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119962.919963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97358.618103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121054.985146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115223.561413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88195.013321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107417.094749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101497.279820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120474.758758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98462.650710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119962.919963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97358.618103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121054.985146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115223.561413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             283186                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4447                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      63.680234                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2426607                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1598294                       # number of writebacks
system.l2.writebacks::total                   1598294                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          97998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31093                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          29082                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          27014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              186297                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         97998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31093                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         29082                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         27014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             186297                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       486546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       364439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       376304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       336725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1624219                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       486546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       364439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       376304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       336725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3162202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4786421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4127877995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50164093351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    463084497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  40704865387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    144245999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  41688061381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     86670998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  37610380349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174989279957                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4127877995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50164093351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    463084497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  40704865387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    144245999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  41688061381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     86670998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  37610380349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 300412888785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 475402168742                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.041940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.350806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.667268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.307526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.705352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.332619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.678100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.041940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.350806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.667268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.307526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.705352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.332619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.678100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175648                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78247.677806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103102.467908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93382.637024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111691.847983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92406.149263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110782.934492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93094.519871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111694.648004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107737.491038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78247.677806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103102.467908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93382.637024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111691.847983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92406.149263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110782.934492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93094.519871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111694.648004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95001.169687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99323.099398                       # average overall mshr miss latency
system.l2.replacements                        6886997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3426067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3426067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3426067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3426067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23713315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23713315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23713315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23713315                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3162202                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3162202                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 300412888785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 300412888785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95001.169687                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95001.169687                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                102                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1745500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1745500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.924731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.131579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.057143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.195652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.481132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20296.511628                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17112.745098                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1729000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       105500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        42500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       189000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2066000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.924731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.131579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.057143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.195652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.481132                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20104.651163                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20254.901961                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.338235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.305556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.354839                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.370370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       479500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.338235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.305556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.354839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.370370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20316.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1798759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            57558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            65456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1990878                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         359947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         305090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         320461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         281595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1267093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  40816859401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36842143415                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38351517915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34017006421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150027527152                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2158706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       374195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       378019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3257971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.815324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.847738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.811394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113396.859540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120758.279245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119676.085124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120801.173391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118402.932659                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50118                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14260                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13730                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91371                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       309829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       290830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       306731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       268332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1175722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33440480434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32343388953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  33723332452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29791165948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129298367787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.143525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.777215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.811417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.773177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107932.054243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111210.634917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109944.324023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111023.530358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109973.588814                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13997988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14011606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4667456495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    541183496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    187177499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    112935997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5508753487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14050910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14072921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.377193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.374507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.414434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88195.013321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101497.279820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98462.650710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97358.618103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89843.488331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          373                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          340                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          229                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4127877995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    463084497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    144245999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     86670998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4821879489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.350806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.307526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.332619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78247.677806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93382.637024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92406.149263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93094.519871                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80091.013853                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9217659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        81529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        70554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        67376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9437118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       224597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        90442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        84925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        82144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          482108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  21973158832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10809478866                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  10279770357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10015412821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53077820876                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9442256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9919226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.525914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.546215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.549385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97833.714751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119518.352823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121045.279447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121925.068429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110095.291669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47880                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16833                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        15352                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        93816                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       176717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        73609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        69573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        68393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       388292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  16723612917                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8361476434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   7964728929                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   7819214401                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40869032681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.428031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.447475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.457417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94634.997861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113593.126302                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114480.170885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114327.700218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105253.347174                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          510                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               530                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          372                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             467                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8025496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1639989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1736989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1376492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12778966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          882                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           997                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.421769                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.847826                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.966667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.468405                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21573.913978                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        42051                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 59896.172414                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 50981.185185                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27363.952891                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          284                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4760991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       426996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       224999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       269999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5682985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.270975                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.456522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.366667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.284855                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19920.464435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20333.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20454.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20769.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20010.510563                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999865                       # Cycle average of tags in use
system.l2.tags.total_refs                    57260242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6887703                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.313402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.759106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.491901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.497247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.407543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.430076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.405088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.980248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.418111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.312191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 442014759                       # Number of tag accesses
system.l2.tags.data_accesses                442014759                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3376320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      31217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        317376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      23352960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         99904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24113600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         59584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    195434560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299551360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3376320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       317376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        99904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        59584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3853184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102290752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102290752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         487779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         364890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         376775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         337175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3053665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4680490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1598293                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1598293                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6623900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         61245362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           622650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         45815462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           195999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47307739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           116896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42335576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    383417120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             587680704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6623900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       622650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       195999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       116896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7559445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200681116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200681116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200681116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6623900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        61245362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          622650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        45815462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          195999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47307739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          116896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42335576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    383417120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788361820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1590169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    473221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    360036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    370645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    330309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3038261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002138680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7711797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1501195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4680490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1598293                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4680490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1598293                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8124                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            212225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            225498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            285439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            295266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            352426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            324474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            289715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            347417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            376441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           422058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           279092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           284797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           232242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           240670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            135202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75859                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 223941250014                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23163385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            310803943764                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48339.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67089.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3496482                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  985547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4680490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1598293                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  436831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  476781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  569694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  521605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  516394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  473571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  392824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  330338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  255731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 145273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 131292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  76040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  43835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  32641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1740782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.780821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.691594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.874879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       477285     27.42%     27.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       851099     48.89%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138955      7.98%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       114816      6.60%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43282      2.49%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20961      1.20%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17447      1.00%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11477      0.66%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65460      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1740782                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.277922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.123046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97983     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88922     90.75%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              526      0.54%     91.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5477      5.59%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1977      2.02%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              702      0.72%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              248      0.25%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               92      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              296491328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3060032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101769344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299551360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102290752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    587.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  509717857500                       # Total gap between requests
system.mem_ctrls.avgGap                      81181.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3376256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30286144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       317376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     23042304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        99904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     23721280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        59584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21139776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    194448704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101769344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6623773.978277910501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 59417464.946253389120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 622650.323355198838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 45205995.527225725353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 195998.619632479415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46538057.894734352827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 116896.037718025837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 41473483.697748005390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 381482999.412681937218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199658181.303080469370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       487779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       364890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       376775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       337175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3053665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1598293                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1939667017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29918944759                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    253359799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25457438467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     78153867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25957842286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     47321066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23548482173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 203602734330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12259186985022                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36767.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61337.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51090.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69767.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50066.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68894.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50828.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69840.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66674.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7670174.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6738639180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3581652690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17355519300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4403868660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40236178320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      73273913820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     134027316000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       279617087970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.572262                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 347663554111                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17020380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 145033941389                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5690629980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3024615000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15721794480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3896693460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40236178320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113207296440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100399204320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       282176412000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.593322                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 259793369990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17020380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232904125510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3859434194.915254                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22341064547.722134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          115     97.46%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        95500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 210291507500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    54304640500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 455413235000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3524418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3524418                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3524418                       # number of overall hits
system.cpu1.icache.overall_hits::total        3524418                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15996                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15996                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15996                       # number of overall misses
system.cpu1.icache.overall_misses::total        15996                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    742959500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    742959500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    742959500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    742959500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3540414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3540414                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3540414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3540414                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004518                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004518                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004518                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004518                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46446.580395                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46446.580395                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46446.580395                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46446.580395                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          367                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    73.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14104                       # number of writebacks
system.cpu1.icache.writebacks::total            14104                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1860                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1860                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1860                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1860                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14136                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14136                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14136                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14136                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    663213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    663213000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    663213000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    663213000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003993                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003993                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003993                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003993                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46916.595925                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46916.595925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46916.595925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46916.595925                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14104                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3524418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3524418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    742959500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    742959500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3540414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3540414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004518                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46446.580395                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46446.580395                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1860                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1860                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14136                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14136                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    663213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    663213000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46916.595925                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46916.595925                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3458328                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14104                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           245.201929                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        293391000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999418                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999418                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7094964                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7094964                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5661665                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5661665                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5661665                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5661665                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1237630                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1237630                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1237630                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1237630                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 106641868305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 106641868305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 106641868305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 106641868305                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6899295                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6899295                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6899295                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6899295                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.179385                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179385                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.179385                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179385                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86166.195313                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86166.195313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86166.195313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86166.195313                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1042324                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43523                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15444                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            479                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.490546                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.862213                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       545779                       # number of writebacks
system.cpu1.dcache.writebacks::total           545779                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       887654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       887654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       887654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       887654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349976                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349976                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349976                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31611099168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31611099168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31611099168                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31611099168                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050726                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050726                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050726                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050726                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90323.619814                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90323.619814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90323.619814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90323.619814                       # average overall mshr miss latency
system.cpu1.dcache.replacements                545779                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4942093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4942093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       699008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       699008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  53387971500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  53387971500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5641101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5641101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.123913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76376.767505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76376.767505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       526540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       526540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       172468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  12069308000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12069308000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69979.984693                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69979.984693                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       719572                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719572                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       538622                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       538622                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  53253896805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53253896805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258194                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258194                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428091                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98870.630619                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98870.630619                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       361114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       361114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177508                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177508                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19541791168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19541791168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110089.636343                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110089.636343                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6253500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6253500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.431776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.431776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27071.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27071.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.147664                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.147664                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6765.822785                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6765.822785                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1147500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1147500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.459016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.459016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6830.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6830.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1005500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1005500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.456284                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.456284                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6020.958084                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6020.958084                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       414000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       414000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       389000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       389000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19078530000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19078530000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509161                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509161                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426539                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426539                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87847.838399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87847.838399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217177                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217177                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18861353000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18861353000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426539                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426539                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86847.838399                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86847.838399                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.233877                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6520053                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           566999                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.499232                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        293402500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.233877                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913559                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913559                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15385742                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15385742                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 509717875500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23994499                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5024361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23824659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5288703                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5114653                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1053                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1751                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3328122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3328122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14072923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9921580                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          997                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          997                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42152700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34830348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        42376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1659476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1617279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              81827701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1798514432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1485133184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1807360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69884736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       647680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68210688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       356224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63501760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3488056064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12075648                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106938560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39328028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326273                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36672013     93.25%     93.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2459239      6.25%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41458      0.11%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  97803      0.25%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  57508      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39328028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        54540692629                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827743807                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7790579                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764886606                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4319197                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17436487398                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21096737673                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         851854098                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          21413487                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            49516                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               548618583000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 459030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746676                       # Number of bytes of host memory used
host_op_rate                                   460478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1565.60                       # Real time elapsed on the host
host_tick_rate                               24847094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718659844                       # Number of instructions simulated
sim_ops                                     720926618                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038901                       # Number of seconds simulated
sim_ticks                                 38900707500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.774084                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7005562                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7314674                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1333946                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12709335                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34348                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55527                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21179                       # Number of indirect misses.
system.cpu0.branchPred.lookups               13664963                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11728                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4171                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1119926                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5984525                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1380659                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20682746                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27485702                       # Number of instructions committed
system.cpu0.commit.committedOps              27551204                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     63220208                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.435797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.417773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     52902795     83.68%     83.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5701709      9.02%     92.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1441135      2.28%     94.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       758165      1.20%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       363237      0.57%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       168712      0.27%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       175622      0.28%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       328174      0.52%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1380659      2.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     63220208                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69543                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27112058                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6798258                       # Number of loads committed
system.cpu0.commit.membars                      98593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99277      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19579458     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6938      0.03%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6801855     24.69%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058532      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27551204                       # Class of committed instruction
system.cpu0.commit.refs                       7861270                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27485702                       # Number of Instructions Simulated
system.cpu0.committedOps                     27551204                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.726047                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.726047                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             29986364                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               215750                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6100243                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              53517302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7526975                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27291800                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1122615                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               662611                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               970073                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   13664963                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3689511                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     58825564                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                84028                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          975                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      60657033                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1320                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2673270                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.182376                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6733330                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7039910                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.809545                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          66897827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.912047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30416973     45.47%     45.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19359617     28.94%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11212638     16.76%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5177367      7.74%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  253731      0.38%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  290800      0.43%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  124417      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16697      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   45587      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            66897827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2824                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                        8029480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1237422                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9051430                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.569504                       # Inst execution rate
system.cpu0.iew.exec_refs                    12291201                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1152913                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8794189                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             11959271                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68753                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           578467                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1240915                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           48193935                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11138288                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1327194                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             42671391                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 57231                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3507508                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1122615                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3602722                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           22656                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5161013                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       177903                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           234                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       438814                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        798608                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 29787785                       # num instructions consuming a value
system.cpu0.iew.wb_count                     40999299                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825108                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 24578126                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547188                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      41251531                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                54859498                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31034602                       # number of integer regfile writes
system.cpu0.ipc                              0.366832                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.366832                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101772      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31052788     70.58%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7216      0.02%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1980      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1384      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11671549     26.53%     97.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1159919      2.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            630      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           337      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              43998585                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3437                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6814                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3301                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3436                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     222172                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005050                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 119055     53.59%     53.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    83      0.04%     53.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.02%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 89480     40.28%     93.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13429      6.04%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               58      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              44115548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         155177369                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     40995998                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         68833450                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  47988656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 43998585                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             205279                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20642733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67014                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         64593                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8303010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     66897827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657698                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.133625                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           43136436     64.48%     64.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12642846     18.90%     83.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5885447      8.80%     92.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2746133      4.10%     96.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1677502      2.51%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             413799      0.62%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             234641      0.35%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             128587      0.19%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              32436      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       66897827                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.587217                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           146709                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11324                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            11959271                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1240915                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6040                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        74927307                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2874118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               17611178                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20479943                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                327835                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8830945                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7563978                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               249921                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             66435108                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              51284138                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           38552029                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26713290                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                432641                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1122615                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8589978                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                18072090                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2870                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        66432238                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4029821                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             62492                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2241799                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         62505                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   110043664                       # The number of ROB reads
system.cpu0.rob.rob_writes                  100152340                       # The number of ROB writes
system.cpu0.timesIdled                         108232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2495                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.844058                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7011832                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7166334                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1322504                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12594808                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12503                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16536                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4033                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13459576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1953                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4008                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1121239                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5708472                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1272633                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128746                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21006696                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26050038                       # Number of instructions committed
system.cpu1.commit.committedOps              26111400                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59719022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.437238                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.410421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     49746625     83.30%     83.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5616622      9.41%     92.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1385190      2.32%     95.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       711139      1.19%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       333411      0.56%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       162936      0.27%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       171669      0.29%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318797      0.53%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1272633      2.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59719022                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20460                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25689865                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6511091                       # Number of loads committed
system.cpu1.commit.membars                      92174                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92174      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18752029     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            207      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6515099     24.95%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        751537      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26111400                       # Class of committed instruction
system.cpu1.commit.refs                       7266636                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26050038                       # Number of Instructions Simulated
system.cpu1.committedOps                     26111400                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.504145                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.504145                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             28773860                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               202253                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6108015                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              52453811                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5589374                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26982630                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1122825                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               635011                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               951597                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13459576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3503510                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     57569445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60104                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59545108                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2648180                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.206331                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4526507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7024335                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.912806                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          63420286                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.944236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.049951                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27442805     43.27%     43.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19141966     30.18%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11073852     17.46%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5115768      8.07%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  212700      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279394      0.44%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  109739      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11943      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32119      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            63420286                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1812784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1242973                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8837673                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.635020                       # Inst execution rate
system.cpu1.iew.exec_refs                    11698643                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    862139                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8873477                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11688394                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60885                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           574123                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              994851                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           47082660                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10836504                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1328353                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41424307                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 56450                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3076008                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1122825                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3170724                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83409                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12880                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5177303                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       239306                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            89                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       445711                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        797262                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 29137946                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39790078                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825658                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24057966                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.609968                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40067600                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                53218606                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30332395                       # number of integer regfile writes
system.cpu1.ipc                              0.399338                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.399338                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93689      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30427839     71.17%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 253      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11361856     26.58%     97.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             868669      2.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42752660                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     184783                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004322                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 110689     59.90%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 73380     39.71%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  714      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              42843754                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         149180575                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39790078                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68053999                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  46896877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42752660                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             185783                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20971260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70186                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57037                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8493593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     63420286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.674116                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.137748                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           40340004     63.61%     63.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12149569     19.16%     82.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5844504      9.22%     91.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2706338      4.27%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1637393      2.58%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             384309      0.61%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             211750      0.33%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117900      0.19%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28519      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       63420286                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.655383                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           134565                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10375                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11688394                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             994851                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu1.numCycles                        65233070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12502504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17354353                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19601512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                325320                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6889884                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7485429                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               256663                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             65094632                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              50193695                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           37873897                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26382394                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 79058                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1122825                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8142894                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18272385                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        65094632                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3527936                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55556                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2100896                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55551                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   105555567                       # The number of ROB reads
system.cpu1.rob.rob_writes                   97944097                       # The number of ROB writes
system.cpu1.timesIdled                          22482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.705307                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6975289                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7212933                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1320654                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12474261                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12557                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16557                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4000                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13342934                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1864                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4004                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1130994                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5677828                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1212119                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21380757                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25912273                       # Number of instructions committed
system.cpu2.commit.committedOps              25967081                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     59206877                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.438582                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.397624                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     49068938     82.88%     82.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5784355      9.77%     92.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1411451      2.38%     95.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       724049      1.22%     96.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       338921      0.57%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       178005      0.30%     97.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       178257      0.30%     97.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       310782      0.52%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1212119      2.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     59206877                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20498                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25555187                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6470746                       # Number of loads committed
system.cpu2.commit.membars                      82370                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82370      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18676937     71.93%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6474750     24.93%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732449      2.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25967081                       # Class of committed instruction
system.cpu2.commit.refs                       7207199                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25912273                       # Number of Instructions Simulated
system.cpu2.committedOps                     25967081                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.500724                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.500724                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             27981830                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               190611                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6140997                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52810260                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5670430                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27218078                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1132551                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               608907                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               955478                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13342934                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3620794                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     56996124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59865                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59773516                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2644422                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.205911                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4639864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6987846                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.922439                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          62958367                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.952406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26726318     42.45%     42.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19324007     30.69%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11197174     17.79%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5132230      8.15%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  214240      0.34%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278336      0.44%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   39403      0.06%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11420      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   35239      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            62958367                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1841083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1254939                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8837076                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.640940                       # Inst execution rate
system.cpu2.iew.exec_refs                    11697352                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    858405                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                8804826                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11699214                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             48702                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           587650                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1015657                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47314564                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10838947                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1359520                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41532536                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 55564                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2827651                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1132551                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2921666                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        80484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12696                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5228468                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       279204                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       462680                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        792259                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 29054839                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39898084                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824680                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 23960932                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.615716                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40185567                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                53343248                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30460708                       # number of integer regfile writes
system.cpu2.ipc                              0.399884                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.399884                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83874      0.20%      0.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30579441     71.29%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 259      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11367709     26.50%     97.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             860419      2.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42892056                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     175424                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004090                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 103810     59.18%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     59.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 70911     40.42%     99.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  703      0.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              42983606                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148989388                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39898084                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         68662106                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47160749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42892056                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             153815                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21347483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            71485                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         38129                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8669682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     62958367                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.681277                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.136515                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           39779073     63.18%     63.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12135499     19.28%     82.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5943171      9.44%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2731421      4.34%     96.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1660333      2.64%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             378521      0.60%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             196282      0.31%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             108213      0.17%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25854      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       62958367                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.661920                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           125873                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10737                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11699214                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1015657                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu2.numCycles                        64799450                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12935797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               16996199                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19513504                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                306182                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 6973590                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7367628                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               248100                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             65542490                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50513461                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38164085                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26616408                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 51340                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1132551                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7982677                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                18650581                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        65542490                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3256942                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             44808                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2072010                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         44768                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   105333704                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98453750                       # The number of ROB writes
system.cpu2.timesIdled                          22424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.058805                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6861415                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7069338                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1303493                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         12308842                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12666                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16713                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4047                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13166776                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1893                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3959                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1105981                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5652105                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1232675                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       21068908                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25798600                       # Number of instructions committed
system.cpu3.commit.committedOps              25844925                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     57912690                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.446274                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.413340                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     47898035     82.71%     82.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5682804      9.81%     92.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1386054      2.39%     94.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       738268      1.27%     96.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       327828      0.57%     96.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       175525      0.30%     97.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       175635      0.30%     97.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295866      0.51%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1232675      2.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     57912690                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20296                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25445716                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6407639                       # Number of loads committed
system.cpu3.commit.membars                      69668                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69668      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18638207     72.12%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6411598     24.81%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724895      2.80%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25844925                       # Class of committed instruction
system.cpu3.commit.refs                       7136493                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25798600                       # Number of Instructions Simulated
system.cpu3.committedOps                     25844925                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.458973                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.458973                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             27046677                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198457                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6030243                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              52203536                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5600682                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 26905768                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1107528                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               632094                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               941902                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13166776                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3496288                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     55783005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56330                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      59111015                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2610080                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.207553                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4514295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6874081                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.931791                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          61602557                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.963190                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.042861                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25857108     41.97%     41.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19018723     30.87%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11014994     17.88%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5106792      8.29%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  224174      0.36%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279096      0.45%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   65500      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8643      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27527      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            61602557                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1835510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1225643                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8747416                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.648921                       # Inst execution rate
system.cpu3.iew.exec_refs                    11513435                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    834302                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                8808049                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11553965                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45957                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           549726                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              985150                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           46881944                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10679133                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1330273                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             41166305                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 56892                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2620015                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1107528                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2716076                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        75819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12748                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5146326                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       256296                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       451318                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        774325                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 28865630                       # num instructions consuming a value
system.cpu3.iew.wb_count                     39586284                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824414                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 23797241                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.624015                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      39861771                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                52862907                       # number of integer regfile reads
system.cpu3.int_regfile_writes               30258704                       # number of integer regfile writes
system.cpu3.ipc                              0.406674                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.406674                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71160      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30389639     71.51%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 231      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11200710     26.36%     98.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             834484      1.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              42496578                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     174663                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004110                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 106987     61.25%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 66688     38.18%     99.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  988      0.57%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              42600081                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146839350                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     39586284                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         67919022                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  46744897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 42496578                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             137047                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       21037019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            68974                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         38358                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8524233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     61602557                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.689851                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.143273                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           38702480     62.83%     62.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           11931628     19.37%     82.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5893142      9.57%     91.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2730548      4.43%     96.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1633674      2.65%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             375490      0.61%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             200171      0.32%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             109542      0.18%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              25882      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       61602557                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.669891                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           107142                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9886                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11553965                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             985150                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1492                       # number of misc regfile reads
system.cpu3.numCycles                        63438067                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    14297624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               16782861                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19432983                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                309728                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6872768                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7305563                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               247309                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             64811012                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49980785                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           37842043                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 26324808                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 71587                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1107528                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7934307                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18409060                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        64811012                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2580285                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41011                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2011905                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         41013                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103584852                       # The number of ROB reads
system.cpu3.rob.rob_writes                   97524156                       # The number of ROB writes
system.cpu3.timesIdled                          21837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3124560                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                34201                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3240282                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28381                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 68362                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3657499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7015543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       728023                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       404021                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2552783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2199451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5565527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2603472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3571021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379268                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2980226                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13905                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21188                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3571024                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10635941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10635941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255978624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255978624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31017                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3656049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3656049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3656049                       # Request fanout histogram
system.membus.respLayer1.occupancy        18595433163                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             47.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9358673221                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1654                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          828                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7851928.743961                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   11856621.659312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          828    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    127362000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            828                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32399310500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6501397000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3595831                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3595831                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3595831                       # number of overall hits
system.cpu2.icache.overall_hits::total        3595831                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24963                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24963                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24963                       # number of overall misses
system.cpu2.icache.overall_misses::total        24963                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1539983499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1539983499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1539983499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1539983499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3620794                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3620794                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3620794                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3620794                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006894                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006894                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006894                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006894                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61690.642110                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61690.642110                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61690.642110                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61690.642110                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4461                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    76.913793                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23390                       # number of writebacks
system.cpu2.icache.writebacks::total            23390                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1573                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1573                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1573                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1573                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23390                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23390                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1413852000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1413852000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1413852000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1413852000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006460                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006460                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006460                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006460                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60446.857631                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60446.857631                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60446.857631                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60446.857631                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23390                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3595831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3595831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24963                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24963                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1539983499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1539983499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3620794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3620794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006894                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006894                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61690.642110                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61690.642110                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1573                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1573                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1413852000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1413852000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60446.857631                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60446.857631                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3705165                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23422                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.191657                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7264978                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7264978                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8668993                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8668993                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8668993                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8668993                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2434219                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2434219                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2434219                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2434219                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 165248611149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 165248611149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 165248611149                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 165248611149                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11103212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11103212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11103212                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11103212                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.219236                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.219236                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.219236                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.219236                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 67885.679616                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67885.679616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 67885.679616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67885.679616                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4676168                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        68408                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86848                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            892                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.843128                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.690583                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       616377                       # number of writebacks
system.cpu2.dcache.writebacks::total           616377                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1804915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1804915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1804915                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1804915                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       629304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       629304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       629304                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       629304                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  45348206851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  45348206851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  45348206851                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  45348206851                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056678                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056678                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056678                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056678                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 72060.890843                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 72060.890843                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 72060.890843                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 72060.890843                       # average overall mshr miss latency
system.cpu2.dcache.replacements                616375                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8082410                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8082410                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2316161                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2316161                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157826155000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157826155000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10398571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10398571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.222738                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.222738                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 68141.271267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68141.271267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1716362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1716362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       599799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       599799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43838703500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43838703500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73088.990645                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73088.990645                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       586583                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        586583                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       118058                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       118058                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   7422456149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7422456149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.167543                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.167543                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 62871.267928                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62871.267928                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        88553                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        88553                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29505                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29505                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1509503351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1509503351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041872                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041872                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 51160.933774                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51160.933774                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27156                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27156                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1632                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1632                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     41931000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41931000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056690                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056690                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25693.014706                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25693.014706                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          449                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          449                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1183                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1183                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13658.918005                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13658.918005                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21871                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21871                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5630                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5630                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     42178000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     42178000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27501                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27501                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.204720                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.204720                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7491.651865                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7491.651865                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36892000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36892000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.197666                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.197666                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6786.607800                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6786.607800                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2208000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2208000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2058000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2058000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     24467000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     24467000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4004                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4004                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.735514                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.735514                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  8307.979626                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  8307.979626                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2945                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2945                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     21522000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     21522000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.735514                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.735514                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  7307.979626                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  7307.979626                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.957431                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9361655                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           630139                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.856492                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.957431                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967420                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967420                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22957121                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22957121                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1618                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          810                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8866763.580247                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   16246373.920581                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          810    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    244728500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            810                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31718629000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7182078500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3471621                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3471621                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3471621                       # number of overall hits
system.cpu3.icache.overall_hits::total        3471621                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24666                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24666                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24666                       # number of overall misses
system.cpu3.icache.overall_misses::total        24666                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1541722998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1541722998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1541722998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1541722998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3496287                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3496287                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3496287                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3496287                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007055                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007055                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007055                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007055                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62503.972999                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62503.972999                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62503.972999                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62503.972999                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4299                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.115385                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23042                       # number of writebacks
system.cpu3.icache.writebacks::total            23042                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1624                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1624                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23042                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23042                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23042                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23042                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1409774499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1409774499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1409774499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1409774499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006590                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006590                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006590                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006590                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61182.818288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61182.818288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61182.818288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61182.818288                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23042                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3471621                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3471621                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24666                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24666                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1541722998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1541722998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3496287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3496287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62503.972999                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62503.972999                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23042                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23042                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1409774499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1409774499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006590                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006590                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61182.818288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61182.818288                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3548881                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23074                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           153.804325                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7015616                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7015616                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8545465                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8545465                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8545465                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8545465                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2425621                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2425621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2425621                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2425621                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 164398508280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 164398508280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 164398508280                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 164398508280                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10971086                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10971086                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10971086                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10971086                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.221092                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.221092                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.221092                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.221092                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 67775.843085                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67775.843085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 67775.843085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67775.843085                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4422749                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66818                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81753                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            874                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.098920                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.450801                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605077                       # number of writebacks
system.cpu3.dcache.writebacks::total           605077                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1808345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1808345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1808345                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1808345                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617276                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617276                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617276                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617276                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44297813376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44297813376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44297813376                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44297813376                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.056264                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.056264                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.056264                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.056264                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 71763.381981                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 71763.381981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 71763.381981                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 71763.381981                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605071                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7969604                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7969604                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2300157                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2300157                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156584584500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156584584500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10269761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10269761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.223974                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.223974                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68075.607230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68075.607230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1712333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1712333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  42798453000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  42798453000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.057238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.057238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 72808.277648                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72808.277648                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       575861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        575861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       125464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       125464                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7813923780                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7813923780                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       701325                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       701325                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.178896                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.178896                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 62280.206115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62280.206115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        96012                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        96012                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29452                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29452                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1499360376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1499360376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 50908.609806                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 50908.609806                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22923                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22923                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1699                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1699                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48642000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48642000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.069003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.069003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28629.782225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28629.782225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          486                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          486                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1213                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1213                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.049265                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.049265                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14658.285243                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14658.285243                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17816                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17816                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5397                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5397                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36105500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36105500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23213                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23213                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.232499                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.232499                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6689.920326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6689.920326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5230                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5230                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31000500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31000500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.225305                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.225305                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5927.437859                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5927.437859                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1687500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1687500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1562500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1562500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1082                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1082                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2877                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2877                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     24693000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     24693000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3959                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3959                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.726699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.726699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  8582.898853                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  8582.898853                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2875                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2875                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     21808500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     21808500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.726193                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.726193                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  7585.565217                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  7585.565217                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.743222                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9216991                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618228                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.908725                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.743222                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960726                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960726                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22663962                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22663962                       # Number of data accesses
system.cpu0.numPwrStateTransitions                432                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          216                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6653550.925926                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12859335.677430                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          216    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     99647000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            216                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37463540500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1437167000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3572836                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3572836                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3572836                       # number of overall hits
system.cpu0.icache.overall_hits::total        3572836                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116667                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116667                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116667                       # number of overall misses
system.cpu0.icache.overall_misses::total       116667                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6666243487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6666243487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6666243487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6666243487                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3689503                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3689503                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3689503                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3689503                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031621                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031621                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031621                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031621                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57139.066634                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57139.066634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57139.066634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57139.066634                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15916                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              359                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.334262                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108799                       # number of writebacks
system.cpu0.icache.writebacks::total           108799                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7867                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7867                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7867                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7867                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108800                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108800                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108800                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108800                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6188306987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6188306987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6188306987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6188306987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029489                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029489                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029489                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029489                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56877.821572                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56877.821572                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56877.821572                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56877.821572                       # average overall mshr miss latency
system.cpu0.icache.replacements                108799                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3572836                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3572836                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6666243487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6666243487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3689503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3689503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57139.066634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57139.066634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7867                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7867                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108800                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108800                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6188306987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6188306987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029489                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029489                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56877.821572                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56877.821572                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3683053                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.841948                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7487805                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7487805                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8931286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8931286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8931286                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8931286                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2703555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2703555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2703555                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2703555                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 182259232230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 182259232230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 182259232230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 182259232230                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11634841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11634841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11634841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11634841                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.232367                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.232367                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.232367                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.232367                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67414.656713                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67414.656713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67414.656713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67414.656713                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5940555                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        70548                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           114283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            927                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.981091                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.103560                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       697304                       # number of writebacks
system.cpu0.dcache.writebacks::total           697304                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1994129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1994129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1994129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1994129                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       709426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       709426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       709426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       709426                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51069104191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51069104191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51069104191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51069104191                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71986.513309                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71986.513309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71986.513309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71986.513309                       # average overall mshr miss latency
system.cpu0.dcache.replacements                697300                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8195207                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8195207                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2415535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2415535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 164614385000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 164614385000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10610742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10610742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.227650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.227650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68148.209403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68148.209403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1765709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1765709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649826                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  47585224000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  47585224000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.061242                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.061242                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73227.639399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73227.639399                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       736079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        736079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       288020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  17644847230                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17644847230                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024099                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024099                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281242                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61262.576314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61262.576314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       228420                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       228420                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59600                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59600                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3483880191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3483880191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58454.365621                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58454.365621                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2897                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2897                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70468000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70468000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.081176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.081176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24324.473593                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24324.473593                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2091                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2091                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          806                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          806                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022585                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022585                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27413                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27413                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7121                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7121                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60982000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60982000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.206203                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.206203                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8563.684876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8563.684876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     54118000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     54118000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.200440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.200440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7818.260618                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7818.260618                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       909500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       909500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       851500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       851500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2040                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2040                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     23455499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     23455499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4171                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.510909                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.510909                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11006.803848                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11006.803848                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21324499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21324499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.510909                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.510909                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10006.803848                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10006.803848                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.731494                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9714316                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           708408                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.712883                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.731494                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24126844                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24126844                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               50866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              259737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              243401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              241949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              239747                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1068756                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              50866                       # number of overall hits
system.l2.overall_hits::.cpu0.data             259737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11123                       # number of overall hits
system.l2.overall_hits::.cpu1.data             243401                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11075                       # number of overall hits
system.l2.overall_hits::.cpu2.data             241949                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10858                       # number of overall hits
system.l2.overall_hits::.cpu3.data             239747                       # number of overall hits
system.l2.overall_hits::total                 1068756                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            435404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            382375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            375678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            366285                       # number of demand (read+write) misses
system.l2.demand_misses::total                1654322                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57933                       # number of overall misses
system.l2.overall_misses::.cpu0.data           435404                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12148                       # number of overall misses
system.l2.overall_misses::.cpu1.data           382375                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12315                       # number of overall misses
system.l2.overall_misses::.cpu2.data           375678                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12184                       # number of overall misses
system.l2.overall_misses::.cpu3.data           366285                       # number of overall misses
system.l2.overall_misses::total               1654322                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5461986383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  46613670936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1228176411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  42062797821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1239913909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  41253959962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1237871387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  40262951195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179361328004                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5461986383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  46613670936                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1228176411                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  42062797821                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1239913909                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  41253959962                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1237871387                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  40262951195                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179361328004                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          695141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          625776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          617627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606032                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2723078                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         695141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         625776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         617627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606032                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2723078                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.532477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.626354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.522023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.611041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.526507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.608260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.528774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.604399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.607519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.532477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.626354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.522023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.611041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.526507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.608260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.528774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.604399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.607519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94281.089931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107058.435237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101101.120431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110004.047914                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100683.224442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109812.019767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101598.111211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 109922.468010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108419.840880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94281.089931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107058.435237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101101.120431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110004.047914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100683.224442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109812.019767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101598.111211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 109922.468010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108419.840880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1080053                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     56605                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.080523                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1545464                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              379267                       # number of writebacks
system.l2.writebacks::total                    379267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71985                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          55793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          54608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              253648                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71985                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         55793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         54608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             253648                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       363419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       324248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       319885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       311677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1400674                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       363419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       324248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       319885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       311677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2552586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3953260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4818641902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38207512207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    767875451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  34819286652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    778355952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  34283761779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    805588424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  33462169988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147943192355                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4818641902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38207512207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    767875451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  34819286652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    778355952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  34283761779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    805588424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  33462169988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 203552293510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 351495485865                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.523369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.522799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.343045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.518153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.349209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.517926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.362469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.514291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.514372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.523369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.522799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.343045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.518153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.349209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.517926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.362469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.514291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.451762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84623.685540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105133.502120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96188.832644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107384.738385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95293.333986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107175.271673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96454.552682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107361.691713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105622.858963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84623.685540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105133.502120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96188.832644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107384.738385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95293.333986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107175.271673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96454.552682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107361.691713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79743.559477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88912.817742                       # average overall mshr miss latency
system.l2.replacements                        5598449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1832230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1832230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1832230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1832230                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2552586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2552586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 203552293510                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 203552293510                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79743.559477                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79743.559477                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             294                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  942                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           761                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           469                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           359                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2003                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10222000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       832999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       887000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       870500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12812499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          763                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          680                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          618                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.860860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.614679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.608824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.580906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.680136                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13432.325887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1776.117271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2142.512077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2424.791086                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6396.654518                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          761                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          469                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          412                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          358                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2000                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     15234498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      9453999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8468999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7305998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     40463494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.860860                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.614679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.605882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.579288                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.679117                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20019.051248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20157.780384                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20555.822816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20407.815642                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20231.747000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           605                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           410                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           370                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           331                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1716                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          929                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          602                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          583                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          424                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14434494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10255993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9466496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5817999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39974982                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1534                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1012                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          953                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          755                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.605606                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.594862                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.611752                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.561589                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.596615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15537.668461                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17036.533223                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16237.557461                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13721.695755                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15750.583924                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          929                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          602                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          582                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          424                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2537                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18680498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12062499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11754000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8489499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     50986496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.605606                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.594862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.610703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.561589                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.596380                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.178687                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20037.373754                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20195.876289                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20022.403302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20097.160426                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64210                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          11734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          11985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3131329442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1290853928                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1260056418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1257539434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6939779222                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.667373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.458368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.431048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.437425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84202.684791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103251.793953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107385.070564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104926.110471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94535.809260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16699                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3093                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2035                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2442                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            24269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        20489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         9699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         9543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1915928461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1012244438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1036631933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1015472948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4980277780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.367694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.344968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.356293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.348297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.357073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93510.101079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107582.573919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106880.290030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106410.242901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101348.754172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         50866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              83922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5461986383                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1228176411                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1239913909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1237871387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9167948090                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23042                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.532477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.522023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.526507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.528774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.529854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94281.089931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101101.120431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100683.224442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101598.111211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96933.263798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          991                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4818641902                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    767875451                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    778355952                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    805588424                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7170461729                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.523369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.343045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.349209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.362469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.456269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84623.685540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96188.832644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95293.333986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96454.552682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88040.539370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       241202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       228628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       226461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       224333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            920624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       398216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       369873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       363944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       354300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1486333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43482341494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40771943893                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  39993903544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  39005411761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163253600692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       639418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       598501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       590405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.622779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.617999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.616431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.612305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109192.853863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110232.279439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109890.267580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110091.481121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109836.490673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        55034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        53758                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        52166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       216244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       342930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       314839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       310186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       302134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1270089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36291583746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33807042214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  33247129846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  32446697040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 135792452846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.536316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.526046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.525378                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.522151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.527674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105827.964150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107378.826048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107184.495258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107391.743531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106915.698700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2645500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       402997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        64000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       132000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3244497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.612903                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.771429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 46412.280702                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23705.705882                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2370.370370                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data         6600                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26814.024793                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       338999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       214000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       495499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       334000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1382498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.182796                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.478261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.485714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.376344                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19941.117647                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19454.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19819.960000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19647.058824                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19749.971429                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999874                       # Cycle average of tags in use
system.l2.tags.total_refs                     6972549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5598628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.245403                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.582206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.466386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.006719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.154741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.126679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.175168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.069849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.151570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.976052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.290505                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.352847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.062605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.048854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.047966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.046501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.410789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45674620                       # Number of tag accesses
system.l2.tags.data_accesses                 45674620                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3644352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      23309824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        510976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      20793600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        522752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      20507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        534528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      19976064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    141906048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          231705472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3644352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       510976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       522752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       534528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5212608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24273152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24273152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         364216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         324900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         320427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         312126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2217282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3620398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379268                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         93683438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        599213369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13135391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        534530124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13438110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        527171080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13740830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        513514157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3647904039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5956330537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     93683438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13135391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13438110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13740830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133997769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      623977135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            623977135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      623977135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        93683438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       599213369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13135391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       534530124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13438110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       527171080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13740830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       513514157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3647904039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6580307672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    356676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    320907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    316604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    308771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2207895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164608000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5180493                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             350867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3620401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379268                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3620401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379268                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            145007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            149570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            212582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            200956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            155330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           241951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           143609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           270188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           465910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           558922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26869                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 155522717909                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17961505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            222878361659                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43293.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62043.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3050825                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3620401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379268                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  277165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  281037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  299105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  285320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  270624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  248345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  230750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 246637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 308890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 216126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  94591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  63434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  40915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       575358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.852700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.386968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.798745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        50357      8.75%      8.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       201298     34.99%     43.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76511     13.30%     57.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55267      9.61%     66.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29119      5.06%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17726      3.08%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15222      2.65%     77.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11359      1.97%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118499     20.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       575358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     157.764866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.209637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.669722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12622     55.43%     55.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5195     22.82%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3040     13.35%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1208      5.31%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          372      1.63%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          158      0.69%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           74      0.32%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           13      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.139943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20722     91.01%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              314      1.38%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              707      3.10%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              375      1.65%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              227      1.00%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              153      0.67%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               94      0.41%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.28%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.18%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              229907264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1798400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23741120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               231705664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24273152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5910.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       610.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5956.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    623.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    46.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38900689000                       # Total gap between requests
system.mem_ctrls.avgGap                       9725.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3644416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22827264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       510976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     20538048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       522752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     20262656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       534528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     19761344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    141305280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23741120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 93685082.719896554947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 586808453.290984511375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13135390.918018650264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 527960783.232541501522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13438110.347993029281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 520881426.128303706646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13740829.777967406437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 507994462.568579256535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3632460412.191731929779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 610300468.185572266579                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       364216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       324900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       320427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       312126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2217284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2449709727                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  23017865327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    431110758                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21232151349                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    433775786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  20881637775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    453463562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  20403735047                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 133574912328                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1002521916913                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43019.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63198.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53996.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65349.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53106.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65168.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54294.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65370.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60242.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2643307.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2500406580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1328990025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15553483260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          963361440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17519632860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184496640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41121112245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1057.078775                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    332908239                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37268839261                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1607656680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            854493585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10095531600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          973023660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17005983060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        617043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34224473865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        879.790525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1458558493                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36143189007                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1672                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          837                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7508471.326165                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9933113.752271                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          837    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66038500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            837                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32616117000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6284590500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3478590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3478590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3478590                       # number of overall hits
system.cpu1.icache.overall_hits::total        3478590                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24919                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24919                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24919                       # number of overall misses
system.cpu1.icache.overall_misses::total        24919                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1532720500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1532720500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1532720500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1532720500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3503509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3503509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3503509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3503509                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007113                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007113                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61508.106264                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61508.106264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61508.106264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61508.106264                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5467                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    82.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23271                       # number of writebacks
system.cpu1.icache.writebacks::total            23271                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1648                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1648                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23271                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23271                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23271                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23271                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1403572000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1403572000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1403572000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1403572000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006642                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006642                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006642                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006642                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60314.210820                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60314.210820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60314.210820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60314.210820                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23271                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3478590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3478590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1532720500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1532720500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3503509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3503509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61508.106264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61508.106264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1648                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1648                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23271                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23271                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1403572000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1403572000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006642                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006642                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60314.210820                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60314.210820                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3582087                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23303                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.717847                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7030289                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7030289                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8633563                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8633563                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8633563                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8633563                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2470350                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2470350                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2470350                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2470350                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 168475873151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 168475873151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 168475873151                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 168475873151                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11103913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11103913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11103913                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11103913                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222476                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222476                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222476                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222476                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68199.191674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68199.191674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68199.191674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68199.191674                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4898975                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        63704                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90004                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            865                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.430636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.646243                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       624740                       # number of writebacks
system.cpu1.dcache.writebacks::total           624740                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1831917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1831917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1831917                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1831917                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638433                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46190126398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46190126398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46190126398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46190126398                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057496                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057496                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057496                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057496                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72349.215028                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72349.215028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72349.215028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72349.215028                       # average overall mshr miss latency
system.cpu1.dcache.replacements                624732                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8044311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8044311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2339114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2339114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 159924612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 159924612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10383425                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10383425                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.225274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.225274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68369.738286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68369.738286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1730603                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1730603                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       608511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       608511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44655709000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44655709000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.058604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73385.212428                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73385.212428                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       589252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        589252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       131236                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       131236                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8551261151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8551261151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       720488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.182149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.182149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65159.416250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65159.416250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       101314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       101314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1534417398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1534417398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.041530                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041530                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51280.576098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51280.576098                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1790                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1790                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46253000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46253000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.055675                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.055675                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25839.664804                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25839.664804                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1327                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1327                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.041274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.041274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13272.418990                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13272.418990                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24687                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24687                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5977                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5977                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44970000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44970000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.194919                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.194919                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7523.841392                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7523.841392                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5780                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5780                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39321000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39321000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.188495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.188495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6802.941176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6802.941176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1907500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1907500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1776500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1776500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     24151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     24151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.733034                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.733034                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  8220.388019                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  8220.388019                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2937                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2937                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21213500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21213500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.732784                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.732784                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  7222.846442                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  7222.846442                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.024705                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9341167                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639173                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.614458                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.024705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.969522                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.969522                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         22980616                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        22980616                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38900707500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2628334                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       825865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2275388                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5219182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3822872                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14828                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22904                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37732                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          464                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178502                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449842                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          186                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2114326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1900903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1874613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1839195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8264543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13926272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89116352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2978688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80032832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2993920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78976192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2949376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77510912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348484544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9502952                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27543360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12251778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341231                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.686349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9105150     74.32%     74.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2504791     20.44%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 332015      2.71%     97.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 227417      1.86%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  82405      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12251778                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5520358715                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955954141                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37155804                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937776985                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36454234                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1073955379                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163693037                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         969939891                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36966746                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
