# Single-Core Cache Timing Side Channel Attack
A single-core implementation of a cache timing side channel attack making use of the Prime+Probe exploit. 

Completed as part of a Spring 2021 term project for the special topics course EEL 5937 - Attacks & Defenses in Secure Architectures. Class instructor is Dr. Fan Yao.



## Table of Contents

I. Disclaimer  
II. System & Environment  
III. Software Tools



## I. Disclaimer

Source code and this repository is licensed under the GNU General Public License v3 (GPL-3). Any person may copy, distribute and modify the software as long as changes and dates are tracked in source files. Any modifications to or software including (via compiler) GPL-licensed code must also be made available under the GPL-3 along with build & install instructions.

Source code is provided as-is. It was developed and completed in partial fulfillment of a term project for the special topics course of **EEL 5937** - Attacks & Defenses in Secure Architectures at the University of Central Florida.

Software is provided without warranty under GPL-3. Software author (Incapamentum) and GPL-3 can not be held liable for any damages inflicted by the software. Usage of software for malicious purposes is *strictly* prohibited.



## II. System & Environment

### Computer System

OS: Ubuntu 18.04 LTS  
CPU: AMD Ryzen 7 3700X  
Memory: 32GB DDR4 at 3200 MHz

### Development Environment

Languages: C



## III. Software Tools

The following pieces of software were used in the development of this project. Unless otherwise noted, all software is open-sourced and used as-is.

### [Cache Template Attacks](https://github.com/IAIK/cache_template_attacks)

GitHub repository containing tools that can be used to perform [Cache Template Attacks](https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/gruss).