<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'" level="0">
<item name = "Date">Tue Apr  9 23:50:30 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2LV-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.967 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 111, 5.000 ns, 0.555 us, 1, 111, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212">dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 109, 110, 0.545 us, 0.550 us, 108, 108, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 356, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 835, 1066, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 93, -</column>
<column name="Register">-, -, 694, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212">dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 0, 1, 450, 682, 0</column>
<column name="call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 385, 384, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_823_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_834_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_777_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_788_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_3_fu_740_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_4_fu_746_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_734_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_206">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_310">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op103">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_4_fu_688_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_5_fu_708_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_6_fu_728_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln289_fu_678_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_772_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln317_fu_818_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="select_ln323_fu_839_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_793_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge_phi_fu_205_p4">15, 3, 32, 96</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_3">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_4_reg_891">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln289_4_reg_874">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_864">1, 0, 1, 0</column>
<column name="kernel_data_V_0">16, 0, 16, 0</column>
<column name="kernel_data_V_10">16, 0, 16, 0</column>
<column name="kernel_data_V_11">16, 0, 16, 0</column>
<column name="kernel_data_V_12">16, 0, 16, 0</column>
<column name="kernel_data_V_1285">16, 0, 16, 0</column>
<column name="kernel_data_V_13">16, 0, 16, 0</column>
<column name="kernel_data_V_14">16, 0, 16, 0</column>
<column name="kernel_data_V_15">16, 0, 16, 0</column>
<column name="kernel_data_V_16">16, 0, 16, 0</column>
<column name="kernel_data_V_17">16, 0, 16, 0</column>
<column name="kernel_data_V_18">16, 0, 16, 0</column>
<column name="kernel_data_V_19">16, 0, 16, 0</column>
<column name="kernel_data_V_20">16, 0, 16, 0</column>
<column name="kernel_data_V_21">16, 0, 16, 0</column>
<column name="kernel_data_V_22">16, 0, 16, 0</column>
<column name="kernel_data_V_2286">16, 0, 16, 0</column>
<column name="kernel_data_V_23">16, 0, 16, 0</column>
<column name="kernel_data_V_24">16, 0, 16, 0</column>
<column name="kernel_data_V_25">16, 0, 16, 0</column>
<column name="kernel_data_V_26">16, 0, 16, 0</column>
<column name="kernel_data_V_3287">16, 0, 16, 0</column>
<column name="kernel_data_V_4">16, 0, 16, 0</column>
<column name="kernel_data_V_5">16, 0, 16, 0</column>
<column name="kernel_data_V_6">16, 0, 16, 0</column>
<column name="kernel_data_V_7">16, 0, 16, 0</column>
<column name="kernel_data_V_8">16, 0, 16, 0</column>
<column name="kernel_data_V_9">16, 0, 16, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pX_3_load_reg_885">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="pY_3_load_reg_879">32, 0, 32, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sX_3_load_reg_859">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="sY_3_load_reg_869">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 16, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 16, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 16, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
