============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  11:37:44 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[18][1]/CP                                        0             0 R 
in_reg_reg[18][1]/Q       HS65_LS_DFPRQX35      35 170.7  168  +304     304 F 
S0[1].U0/e3[1] 
  g19472/A                                                       +0     304   
  g19472/Z                HS65_LS_IVX35          6  25.0   57   +75     378 R 
  g19410/A0                                                      +0     378   
  g19410/CO               HS65_LS_HA1X9          2   7.8   44  +106     485 R 
  g19403/A                                                       +0     485   
  g19403/Z                HS65_LS_IVX9           2   7.6   30   +40     525 F 
  g19397/B                                                       +0     525   
  g19397/Z                HS65_LS_NOR2X6         4  13.8  122   +79     604 R 
  g19386/A                                                       +0     604   
  g19386/Z                HS65_LS_NOR2AX3        4  12.5  191  +189     792 R 
  g19368/D                                                       +0     792   
  g19368/Z                HS65_LS_AO112X9        1   7.8   46  +170     963 R 
  g19344/A0                                                      +0     963   
  g19344/CO               HS65_LS_FA1X9          1   7.8   50  +112    1074 R 
  g19323/A0                                                      +0    1074   
  g19323/CO               HS65_LS_FA1X9          1   7.8   48  +113    1188 R 
  g19296/A0                                                      +0    1188   
  g19296/S0               HS65_LS_FA1X9          8  39.1  146  +246    1434 R 
  g19293/A                                                       +0    1434   
  g19293/Z                HS65_LS_IVX9           2  10.5   58   +88    1522 F 
  g19248/B0                                                      +0    1522   
  g19248/S0               HS65_LS_FA1X4          2  10.5   88  +248    1770 R 
  csa_tree_U_S53_add_90_9_groupi/in_1[7] 
    g441/CI                                                      +0    1770   
    g441/S0               HS65_LS_FA1X4          1   6.4   64  +242    2013 R 
    g307/B0                                                      +0    2013   
    g307/S0               HS65_LS_FA1X4          1   5.4   57  +231    2244 R 
  csa_tree_U_S53_add_90_9_groupi/out_0[7] 
  csa_tree_U_S55_add_90_9_groupi/in_0[7] 
    g1081/CI                                                     +0    2244   
    g1081/S0              HS65_LS_FA1X4          1   6.6   65  +229    2472 R 
    g1070/A0                                                     +0    2472   
    g1070/S0              HS65_LS_FA1X4          1   6.4   61  +209    2681 F 
    g292/B0                                                      +0    2682   
    g292/CO               HS65_LS_FA1X4          1   6.6   64  +167    2848 F 
    g291/A0                                                      +0    2848   
    g291/CO               HS65_LS_FA1X4          1   6.6   64  +167    3015 F 
    g290/A0                                                      +0    3016   
    g290/CO               HS65_LS_FA1X4          1   6.6   64  +167    3183 F 
    g289/A0                                                      +0    3183   
    g289/CO               HS65_LS_FA1X4          1   6.6   64  +167    3350 F 
    g288/A0                                                      +0    3350   
    g288/CO               HS65_LS_FA1X4          1   6.6   64  +167    3517 F 
    g287/A0                                                      +0    3517   
    g287/CO               HS65_LS_FA1X4          1   6.6   64  +167    3684 F 
    g286/A0                                                      +0    3684   
    g286/CO               HS65_LS_FA1X4          1   6.6   64  +167    3851 F 
    g285/A0                                                      +0    3852   
    g285/CO               HS65_LS_FA1X4          1   6.6   64  +167    4019 F 
    g284/A0                                                      +0    4019   
    g284/CO               HS65_LS_FA1X4          1   6.3   62  +166    4184 F 
    g283/A                                                       +0    4184   
    g283/Z                HS65_LSS_XOR3X2        1   3.6   92  +155    4339 F 
  csa_tree_U_S55_add_90_9_groupi/out_0[16] 
S0[1].U0/f6[10] 
reg_f6_reg[1][9]/D   <<<  HS65_LS_DFPHQX9                        +0    4339   
reg_f6_reg[1][9]/CP       setup                             0  +185    4524 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      7962 R 
                          adjustments                          -100    7862   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    3338ps 
Start-point  : in_reg_reg[18][1]/CP
End-point    : reg_f6_reg[1][9]/D
