// Seed: 2818604202
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5
);
  always @(negedge 1'b0) id_0 = 1;
  assign id_5 = 1;
endmodule
