Restore Archived Project report for static_shmem_h_all
Thu Jun 27 16:40:02 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Thu Jun 27 16:40:02 2019 ;
; Revision Name                   ; static_shmem_h_all                    ;
; Top-level Entity Name           ; static_shmem_h_all                    ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored '/home/deki/master/13m041vs_projekat/lab/ivs3/mat/static_shmem_h_all.qar' into the '/home/deki/master/13m041vs_projekat/lab/ivs3/mat/static_shmem_h_all_restored/' directory
Info: Generated report 'static_shmem_h_all.restore.rpt'
Info (23030): Evaluation of Tcl script /home/deki/intelFPGA_lite/17.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1058 megabytes
    Info: Processing ended: Thu Jun 27 16:40:02 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


+-----------------------------------------------------------------------------------------------+
; Files Restored                                                                                ;
+-----------------------------------------------------------------------------------------------+
; File Name                                                                                     ;
+-----------------------------------------------------------------------------------------------+
; qar_info.json                                                                                 ;
; pin_assign_de1_soc.tcl                                                                        ;
; static_shmem_h_all.bdf                                                                        ;
; static_shmem_h_all.qpf                                                                        ;
; static_shmem_h_all.qsf                                                                        ;
; system.qsys                                                                                   ;
; system.sopcinfo                                                                               ;
; system/synthesis/submodules/altera_avalon_mm_bridge.v                                         ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ;
; system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ;
; system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                ;
; system/synthesis/submodules/altera_default_burst_converter.sv                                 ;
; system/synthesis/submodules/altera_incr_burst_converter.sv                                    ;
; system/synthesis/submodules/altera_merlin_address_alignment.sv                                ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ;
; system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ;
; system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ;
; system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                ;
; system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                     ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                                ;
; system/synthesis/submodules/altera_merlin_reorder_memory.sv                                   ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ;
; system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ;
; system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ;
; system/synthesis/submodules/altera_reset_controller.sdc                                       ;
; system/synthesis/submodules/altera_reset_controller.v                                         ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                       ;
; system/synthesis/submodules/altera_wrap_burst_converter.sv                                    ;
; system/synthesis/submodules/system_ack_fifo.sdc                                               ;
; system/synthesis/submodules/system_ack_fifo.v                                                 ;
; system/synthesis/submodules/system_barrier.v                                                  ;
; system/synthesis/submodules/system_irq_mapper.sv                                              ;
; system/synthesis/submodules/system_manager.v                                                  ;
; system/synthesis/submodules/system_manager_cpu.ocp                                            ;
; system/synthesis/submodules/system_manager_cpu.sdc                                            ;
; system/synthesis/submodules/system_manager_cpu.v                                              ;
; system/synthesis/submodules/system_manager_cpu_bht_ram.mif                                    ;
; system/synthesis/submodules/system_manager_cpu_dc_tag_ram.mif                                 ;
; system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v                           ;
; system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v                              ;
; system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v                          ;
; system/synthesis/submodules/system_manager_cpu_ic_tag_ram.mif                                 ;
; system/synthesis/submodules/system_manager_cpu_mult_cell.v                                    ;
; system/synthesis/submodules/system_manager_cpu_ociram_default_contents.mif                    ;
; system/synthesis/submodules/system_manager_cpu_rf_ram_a.mif                                   ;
; system/synthesis/submodules/system_manager_cpu_rf_ram_b.mif                                   ;
; system/synthesis/submodules/system_manager_cpu_test_bench.v                                   ;
; system/synthesis/submodules/system_manager_jtag_uart.v                                        ;
; system/synthesis/submodules/system_mm_interconnect_0.v                                        ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v                  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v                  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_006.v                  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                             ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                               ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_007.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_008.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_router.sv                                ;
; system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_005.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_006.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_007.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_009.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_010.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_011.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_012.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_013.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_014.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                             ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_007.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_008.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                               ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv                           ;
; system/synthesis/submodules/system_pcu.v                                                      ;
; system/synthesis/submodules/system_pll_0.qip                                                  ;
; system/synthesis/submodules/system_pll_0.v                                                    ;
; system/synthesis/submodules/system_sdram.v                                                    ;
; system/synthesis/submodules/system_shared_ocm.v                                               ;
; system/synthesis/submodules/system_shared_sdram.v                                             ;
; system/synthesis/submodules/system_worker0.vhd                                                ;
; system/synthesis/submodules/system_worker0_cpu.v                                              ;
; system/synthesis/submodules/system_worker0_cpu_cpu.ocp                                        ;
; system/synthesis/submodules/system_worker0_cpu_cpu.sdc                                        ;
; system/synthesis/submodules/system_worker0_cpu_cpu.v                                          ;
; system/synthesis/submodules/system_worker0_cpu_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_worker0_cpu_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_worker0_cpu_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker0_cpu_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_worker0_cpu_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_worker0_cpu_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_worker0_cpu_ocm.v                                          ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0.v                                ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv                     ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux_001.sv                 ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv                       ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux_002.sv                   ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv                        ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_router_001.sv                    ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv                    ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_router_004.sv                    ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv                     ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux_002.sv                 ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv                       ;
; system/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux_001.sv                   ;
; system/synthesis/submodules/system_worker1.vhd                                                ;
; system/synthesis/submodules/system_worker1_cpu.v                                              ;
; system/synthesis/submodules/system_worker1_cpu_cpu.ocp                                        ;
; system/synthesis/submodules/system_worker1_cpu_cpu.sdc                                        ;
; system/synthesis/submodules/system_worker1_cpu_cpu.v                                          ;
; system/synthesis/submodules/system_worker1_cpu_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_worker1_cpu_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_worker1_cpu_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker1_cpu_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_worker1_cpu_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_worker1_cpu_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_worker1_cpu_ocm.v                                          ;
; system/synthesis/submodules/system_worker2.vhd                                                ;
; system/synthesis/submodules/system_worker2_cpu.v                                              ;
; system/synthesis/submodules/system_worker2_cpu_cpu.ocp                                        ;
; system/synthesis/submodules/system_worker2_cpu_cpu.sdc                                        ;
; system/synthesis/submodules/system_worker2_cpu_cpu.v                                          ;
; system/synthesis/submodules/system_worker2_cpu_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_worker2_cpu_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_worker2_cpu_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker2_cpu_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_worker2_cpu_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_worker2_cpu_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_worker2_cpu_ocm.v                                          ;
; system/synthesis/submodules/system_worker3.vhd                                                ;
; system/synthesis/submodules/system_worker3_cpu.v                                              ;
; system/synthesis/submodules/system_worker3_cpu_cpu.ocp                                        ;
; system/synthesis/submodules/system_worker3_cpu_cpu.sdc                                        ;
; system/synthesis/submodules/system_worker3_cpu_cpu.v                                          ;
; system/synthesis/submodules/system_worker3_cpu_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_worker3_cpu_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_worker3_cpu_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_worker3_cpu_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_worker3_cpu_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_worker3_cpu_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_worker3_cpu_ocm.v                                          ;
; system/synthesis/system.debuginfo                                                             ;
; system/synthesis/system.qip                                                                   ;
; system/synthesis/system.regmap                                                                ;
; system/synthesis/system.vhd                                                                   ;
; system/synthesis/system_rst_controller.vhd                                                    ;
; system/synthesis/system_rst_controller_001.vhd                                                ;
; system/synthesis/system_rst_controller_002.vhd                                                ;
; system/system.bsf                                                                             ;
; system/system.cmp                                                                             ;
; system/system.html                                                                            ;
; system/system.xml                                                                             ;
; system/system_bb.v                                                                            ;
; system/system_generation.rpt                                                                  ;
; system/system_generation_previous.rpt                                                         ;
; system/system_inst.v                                                                          ;
; system/system_inst.vhd                                                                        ;
; worker.qsys                                                                                   ;
; worker.sopcinfo                                                                               ;
; worker/worker.bsf                                                                             ;
; worker/worker.cmp                                                                             ;
; worker/worker_bb.v                                                                            ;
; worker/worker_inst.v                                                                          ;
; worker/worker_inst.vhd                                                                        ;
; assignment_defaults.qdf                                                                       ;
+-----------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


