$date
	Sat Sep 05 21:29:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y $end
$var wire 3 % SP2 [2:0] $end
$var wire 2 & SP [1:0] $end
$var wire 3 ' SF2 [2:0] $end
$var wire 2 ( SF [1:0] $end
$var reg 1 ) A $end
$var reg 1 * A2 $end
$var reg 1 + B $end
$var reg 1 , CLK $end
$var reg 1 - reset $end
$scope module E1 $end
$var wire 1 ) A $end
$var wire 1 + B $end
$var wire 1 , CLK $end
$var wire 1 - RESET $end
$var wire 1 . SF0 $end
$var wire 1 / SF1 $end
$var wire 1 $ Y $end
$var wire 2 0 SF2 [1:0] $end
$var wire 2 1 S2 [1:0] $end
$var wire 1 2 S1 $end
$var wire 1 3 S0 $end
$scope module F1 $end
$var wire 1 , clk $end
$var wire 1 . d $end
$var wire 1 - reset $end
$var reg 1 3 q $end
$upscope $end
$scope module F2 $end
$var wire 1 , clk $end
$var wire 1 / d $end
$var wire 1 - reset $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$scope module E3 $end
$var wire 1 * A $end
$var wire 1 4 SF0 $end
$var wire 1 5 SF1 $end
$var wire 1 6 SF2 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var wire 3 7 SF3 [2:0] $end
$var wire 3 8 S3 [2:0] $end
$var wire 1 9 S2 $end
$var wire 1 : S1 $end
$var wire 1 ; S0 $end
$scope module F0 $end
$var wire 1 , clk $end
$var wire 1 4 d $end
$var wire 1 - reset $end
$var reg 1 ; q $end
$upscope $end
$scope module F1 $end
$var wire 1 , clk $end
$var wire 1 5 d $end
$var wire 1 - reset $end
$var reg 1 : q $end
$upscope $end
$scope module F2 $end
$var wire 1 , clk $end
$var wire 1 6 d $end
$var wire 1 - reset $end
$var reg 1 9 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x;
x:
x9
bx 8
bx 7
x6
x5
x4
x3
x2
bx 1
b0 0
0/
0.
0-
0,
0+
x*
0)
b0 (
bx '
bx &
bx %
0$
x#
x"
x!
$end
#1
04
0"
0!
b0x1 '
b0x1 7
16
03
b0 &
b0 1
02
0#
0;
0:
b0 %
b0 8
09
1,
1-
#2
0,
b10 (
b10 0
1.
1+
1)
0-
#3
1,
b0 (
b0 0
0.
0+
0)
1-
#4
0,
b10 (
b10 0
1.
1+
1)
0-
#5
b0 (
b0 0
0.
0+
0)
1-
1,
#6
0-
0,
#7
x4
x!
x"
bx0 '
bx0 7
06
19
b0x1 %
b0x1 8
x:
1,
#8
0,
b0x0 '
b0x0 7
04
1*
#9
x5
b0x1 '
b0x1 7
16
b0x0 %
b0x0 8
09
1,
#10
0,
#11
b0x0 '
b0x0 7
06
b0x1 %
b0x1 8
19
1,
#12
0,
#13
x5
b0x1 '
b0x1 7
16
b0x0 %
b0x0 8
09
1,
#14
0,
#15
b0x0 '
b0x0 7
06
b0x1 %
b0x1 8
19
1,
#16
15
0"
0!
b11 '
b11 7
16
0:
b0 %
b0 8
09
0,
0-
#17
0!
1"
b10 '
b10 7
06
19
b11 %
b11 8
1:
1,
#18
0,
14
b100 '
b100 7
05
0*
#19
14
b101 '
b101 7
16
1#
1;
0:
b100 %
b100 8
09
1,
#20
0,
#21
1!
b100 '
b100 7
06
b101 %
b101 8
19
1,
#22
0,
#23
14
0!
b101 '
b101 7
16
b100 %
b100 8
09
1,
#24
0,
#25
1!
b100 '
b100 7
06
b101 %
b101 8
19
1,
#26
0,
#27
14
0!
b101 '
b101 7
16
b100 %
b100 8
09
1,
