Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Dropbox/Graduation Research/52 VHDL blocks/TBVHDL/testbench_isim_beh.exe -prj D:/Dropbox/Graduation Research/52 VHDL blocks/TBVHDL/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Dropbox/Graduation Research/52 VHDL blocks/TBVHDL/../at_modules/counters/fifoindexcounter_v1.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Dropbox/Graduation Research/52 VHDL blocks/TBVHDL/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module fifoindexcounter_v1(6)
Compiling package standard
Compiling package std_logic_1164
Compiling package attributes
Compiling package std_logic_misc
Compiling package numeric_std
Compiling package vl_types
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Compiled 2 Verilog Units
Built simulation executable D:/Dropbox/Graduation Research/52 VHDL blocks/TBVHDL/testbench_isim_beh.exe
Fuse Memory Usage: 38008 KB
Fuse CPU Usage: 968 ms
