

================================================================
== Vitis HLS Report for 'Row_Wise_Synch'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        5|   204293|  25.000 ns|  1.021 ms|    5|  204293|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152  |Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5  |        2|       34|  10.000 ns|  0.170 us|    2|   34|       no|
        |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161  |Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        2|      226|  10.000 ns|  1.130 us|    2|  226|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3  |        0|   204288|  10 ~ 266|          -|          -|  0 ~ 768|        no|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     307|    -|
|FIFO             |        7|     -|     163|      63|    -|
|Instance         |        -|     1|     277|     545|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     223|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|     2|     713|    1138|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152  |Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5  |        0|   0|   19|  112|    0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161  |Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        0|   0|   93|  304|    0|
    |mul_32ns_8ns_40_2_1_U243                                              |mul_32ns_8ns_40_2_1                                        |        0|   1|  165|   49|    0|
    |mul_8ns_8ns_16_1_1_U242                                               |mul_8ns_8ns_16_1_1                                         |        0|   0|    0|   40|    0|
    |mul_8ns_8ns_16_1_1_U244                                               |mul_8ns_8ns_16_1_1                                         |        0|   0|    0|   40|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   1|  277|  545|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U245  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Row_Buffer_fifo_U  |        7|  163|   0|    -|  2560|   32|    81920|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |        7|  163|   0|    0|  2560|   32|    81920|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_1_fu_340_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln1057_fu_403_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln325_fu_383_p2        |         +|   0|  0|  15|           8|           1|
    |pny_5_fu_377_p2            |         +|   0|  0|  15|           8|           1|
    |sub_i_i_fu_285_p2          |         +|   0|  0|  16|           9|           2|
    |sub_ln319_fu_260_p2        |         -|   0|  0|  16|           9|           9|
    |cmp_fu_320_p2              |      icmp|   0|  0|  11|           8|           1|
    |cmp_i_i_fu_330_p2          |      icmp|   0|  0|  11|           9|           9|
    |cmp_i_i_mid130_fu_303_p2   |      icmp|   0|  0|  11|           9|           1|
    |cmp_i_i_mid1_fu_457_p2     |      icmp|   0|  0|  11|           9|           9|
    |cmp_mid1_fu_441_p2         |      icmp|   0|  0|  11|           8|           1|
    |empty_171_fu_246_p2        |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_6_fu_335_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_7_fu_352_p2    |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_8_fu_365_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_309_p2      |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |or_ln317_fu_432_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln325_fu_389_p2         |        or|   0|  0|   2|           1|           1|
    |pnx_3_fu_395_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln1057_3_fu_409_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln1057_fu_469_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln317_1_fu_436_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_2_fu_370_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_3_fu_446_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_4_fu_462_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_fu_357_p3     |    select|   0|  0|   8|           1|           1|
    |smax2_fu_250_p3            |    select|   0|  0|   8|           1|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 307|         209|         127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Row_Buffer_read          |   9|          2|    1|          2|
    |Row_Buffer_write         |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |c_fft_row_op_st_read     |   9|          2|    1|          2|
    |c_row_op_st_din          |   9|          2|   32|         64|
    |c_row_op_st_write        |  14|          3|    1|          3|
    |ctrl1_reg_blk_n          |   9|          2|    1|          2|
    |ctrl1_reg_c18_blk_n      |   9|          2|    1|          2|
    |ctrl2_reg_blk_n          |   9|          2|    1|          2|
    |ctrl2_reg_c23_blk_n      |   9|          2|    1|          2|
    |indvar_flatten16_fu_98   |   9|          2|   16|         32|
    |indvar_flatten34_fu_102  |   9|          2|   32|         64|
    |layer1_reg_blk_n         |   9|          2|    1|          2|
    |layer1_reg_c28_blk_n     |   9|          2|    1|          2|
    |pnx_fu_90                |   9|          2|    8|         16|
    |pny_fu_94                |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 223|         47|  109|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  11|   0|   11|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |bound13_reg_555                                                                    |  16|   0|   16|          0|
    |bound21_reg_601                                                                    |  32|   0|   32|          0|
    |bound5_reg_596                                                                     |  40|   0|   40|          0|
    |bound_reg_591                                                                      |  16|   0|   16|          0|
    |cmp_i_i_mid130_reg_606                                                             |   1|   0|    1|          0|
    |cmp_i_i_reg_621                                                                    |   1|   0|    1|          0|
    |cmp_reg_616                                                                        |   1|   0|    1|          0|
    |empty_168_reg_519                                                                  |  16|   0|   16|          0|
    |empty_169_reg_524                                                                  |   8|   0|    8|          0|
    |empty_170_reg_541                                                                  |   8|   0|    8|          0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1057_7_reg_629                                                              |   1|   0|    1|          0|
    |icmp_ln1057_reg_611                                                                |   1|   0|    1|          0|
    |indvar_flatten16_fu_98                                                             |  16|   0|   16|          0|
    |indvar_flatten34_fu_102                                                            |  32|   0|   32|          0|
    |pnx_fu_90                                                                          |   8|   0|    8|          0|
    |pny_5_reg_647                                                                      |   8|   0|    8|          0|
    |pny_fu_94                                                                          |   8|   0|    8|          0|
    |select_ln317_2_reg_640                                                             |   1|   0|    1|          0|
    |select_ln317_3_reg_654                                                             |   1|   0|    1|          0|
    |select_ln317_4_reg_659                                                             |   1|   0|    1|          0|
    |select_ln317_reg_635                                                               |   8|   0|    8|          0|
    |start_once_reg                                                                     |   1|   0|    1|          0|
    |sub_i_i_reg_585                                                                    |   9|   0|    9|          0|
    |sub_ln319_reg_570                                                                  |   9|   0|    9|          0|
    |tmp_s_reg_550                                                                      |   8|   0|    8|          0|
    |y_reg_532                                                                          |   8|   0|    8|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 273|   0|  273|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|c_fft_row_op_st_dout     |   in|   32|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_fft_row_op_st_empty_n  |   in|    1|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_fft_row_op_st_read     |  out|    1|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_row_op_st_din          |  out|   32|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_full_n       |   in|    1|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_write        |  out|    1|     ap_fifo|      c_row_op_st|       pointer|
|ctrl1_reg_dout           |   in|   32|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_empty_n        |   in|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_read           |  out|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl2_reg_dout           |   in|   32|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_empty_n        |   in|    1|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_read           |  out|    1|     ap_fifo|        ctrl2_reg|       pointer|
|layer1_reg_dout          |   in|   32|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_empty_n       |   in|    1|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_read          |  out|    1|     ap_fifo|       layer1_reg|       pointer|
|ctrl1_reg_c18_din        |  out|   32|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl1_reg_c18_full_n     |   in|    1|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl1_reg_c18_write      |  out|    1|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl2_reg_c23_din        |  out|   32|     ap_fifo|    ctrl2_reg_c23|       pointer|
|ctrl2_reg_c23_full_n     |   in|    1|     ap_fifo|    ctrl2_reg_c23|       pointer|
|ctrl2_reg_c23_write      |  out|    1|     ap_fifo|    ctrl2_reg_c23|       pointer|
|layer1_reg_c28_din       |  out|   32|     ap_fifo|   layer1_reg_c28|       pointer|
|layer1_reg_c28_full_n    |   in|    1|     ap_fifo|   layer1_reg_c28|       pointer|
|layer1_reg_c28_write     |  out|    1|     ap_fifo|   layer1_reg_c28|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

