Protel Design System Design Rule Check
PCB File : C:\Users\FAHRI ALVIAN\Documents\ESP_GSM_IOT\ESP_GSM_IOT.PcbDoc
Date     : 14/01/2022
Time     : 16:16:14

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=11.811mil) (InNamedPolygon('V_CHARGE_L01_P002')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=27.559mil) (InNamedPolygon('Bottom Layer-GND')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=27.559mil) (InNamedPolygon('Top Layer-GND')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=11.811mil) (InNamedPolygon('5V_L01_P003')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('V_CHARGE_L01_P002')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=27.559mil) (InNamedPolygon('GND_L01_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=27.559mil) (InNamedPolygon('GND_L02_P000')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('GND_L01_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=39.37mil) (InNamedPolygon('Top Layer-No Net')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=27.559mil) (InNamedPolygon('GND_L02_P000')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNamedPolygon('NETB1_1_L02_P005')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('GND_L01_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=23.622mil) (InNamedPolygon('GND_L01_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (InNamedPolygon('5V_L02_P004')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=11.811mil) (InNamedPolygon('5V_L02_P004')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=11.811mil) (InNamedPolygon('NETB1_1_L02_P005')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=19.685mil) (Preferred=11.811mil) (InNetClass('data'))
Rule Violations :0

Processing Rule : Width Constraint (Min=11.811mil) (Max=39.37mil) (Preferred=19.685mil) (InNetClass('power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C10-1(548.543mil,645mil) on Top Layer And Pad R7-2(548.543mil,595mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.13mil < 10mil) Between Pad C10-1(548.543mil,645mil) on Top Layer And Via (526.383mil,691.373mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.13mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.337mil < 10mil) Between Pad C10-1(548.543mil,645mil) on Top Layer And Via (559.584mil,690.833mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C10-2(491.457mil,645mil) on Top Layer And Pad R7-1(491.457mil,595mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.26mil < 10mil) Between Pad C10-2(491.457mil,645mil) on Top Layer And Via (456.622mil,658.738mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.447mil < 10mil) Between Pad C10-2(491.457mil,645mil) on Top Layer And Via (491.293mil,691.943mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.447mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad C1-1(1606.457mil,260mil) on Top Layer And Pad L2-2(1555mil,258.543mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.968mil < 10mil) Between Pad C11-1(1935mil,1056.457mil) on Top Layer And Pad U2-14(1862.914mil,1067.284mil) on Top Layer [Top Solder] Mask Sliver [8.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.968mil < 10mil) Between Pad C11-2(1935mil,1113.543mil) on Top Layer And Pad U2-15(1862.914mil,1106.654mil) on Top Layer [Top Solder] Mask Sliver [8.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad C1-2(1663.543mil,260mil) on Top Layer And Pad L1-2(1715mil,258.543mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.432mil < 10mil) Between Pad C1-2(1663.543mil,260mil) on Top Layer And Via (1638.021mil,219.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.432mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Pad C1-2(1663.543mil,260mil) on Top Layer And Via (1675mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C12-1(605mil,1286.457mil) on Top Layer And Pad U2-41(673.937mil,1303.504mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.086mil < 10mil) Between Pad C12-1(605mil,1286.457mil) on Top Layer And Pad U2-42(673.937mil,1264.134mil) on Top Layer [Top Solder] Mask Sliver [6.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad C12-1(605mil,1286.457mil) on Top Layer And Via (560mil,1300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad C12-2(605mil,1343.543mil) on Top Layer And Pad R15-2(554.528mil,1345mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Pad C12-2(605mil,1343.543mil) on Top Layer And Pad U2-82(673.937mil,1342.875mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad C13-2(445mil,1343.543mil) on Top Layer And Pad R15-1(495.473mil,1345mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C14-1(295mil,3146.457mil) on Top Layer And Pad C15-1(350mil,3146.457mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad C17-2(2280mil,1247.48mil) on Top Layer And Via (2275mil,1285mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.987mil < 10mil) Between Pad C18-1(864.252mil,1640mil) on Top Layer And Via (795mil,1635mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.987mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.453mil < 10mil) Between Pad C20-1(1027.795mil,1595mil) on Top Layer And Pad U2-36(1051.89mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [8.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.905mil < 10mil) Between Pad C20-1(1027.795mil,1595mil) on Top Layer And Pad U2-37(1012.52mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [7.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.905mil < 10mil) Between Pad C20-2(970.709mil,1595mil) on Top Layer And Pad U2-38(973.15mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [7.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C21-1(465mil,3398.543mil) on Top Layer And Pad C22-1(410mil,3398.543mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C21-2(465mil,3341.457mil) on Top Layer And Pad C22-2(410mil,3341.457mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.969mil < 10mil) Between Pad C22-2(410mil,3341.457mil) on Top Layer And Via (400mil,3385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C3-1(346.457mil,1830mil) on Top Layer And Pad C4-1(346.457mil,1775mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.315mil < 10mil) Between Pad C3-1(346.457mil,1830mil) on Top Layer And Pad U1-1(351mil,1897mil) on Top Layer [Top Solder] Mask Sliver [4.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C3-2(403.543mil,1830mil) on Top Layer And Pad C4-2(403.543mil,1775mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.315mil < 10mil) Between Pad C3-2(403.543mil,1830mil) on Top Layer And Pad U1-2(401mil,1897mil) on Top Layer [Top Solder] Mask Sliver [4.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C34-1(1470mil,2250.85mil) on Top Layer And Pad R34-1(1415mil,2253.543mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.894mil < 10mil) Between Pad C35-2(2044.567mil,2380mil) on Top Layer And Via (2010mil,2430mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C41-1(2212.441mil,710mil) on Top Layer And Pad R56-1(2212.441mil,760mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C41-2(2267.559mil,710mil) on Top Layer And Pad R56-2(2267.559mil,760mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.882mil < 10mil) Between Pad C43-1(2160mil,867.559mil) on Top Layer And Via (2160mil,905mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C6-1(1028.543mil,215mil) on Top Layer And Pad C7-1(1028.543mil,270mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.882mil < 10mil) Between Pad C7-1(1028.543mil,270mil) on Top Layer And Pad U2-64(1012.52mil,335mil) on Top Layer [Top Solder] Mask Sliver [1.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.409mil < 10mil) Between Pad C7-1(1028.543mil,270mil) on Top Layer And Pad U2-65(1051.89mil,335mil) on Top Layer [Top Solder] Mask Sliver [2.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Pad C7-2(971.457mil,270mil) on Top Layer And Pad U2-62(933.78mil,335mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.882mil < 10mil) Between Pad C7-2(971.457mil,270mil) on Top Layer And Pad U2-63(973.15mil,335mil) on Top Layer [Top Solder] Mask Sliver [1.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad C9-2(600mil,593.543mil) on Top Layer And Pad R7-2(548.543mil,595mil) on Top Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.628mil < 10mil) Between Pad C9-2(600mil,593.543mil) on Top Layer And Via (614.626mil,630.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad D4-1(495mil,1434.291mil) on Top Layer And Pad D4-2(495mil,1395.709mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.929mil < 10mil) Between Pad D4-1(495mil,1434.291mil) on Top Layer And Via (460mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.929mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.055mil < 10mil) Between Pad D5-2(2153.778mil,1218.929mil) on Top Layer And Pad D5-3(2153.779mil,1193.339mil) on Top Layer [Top Solder] Mask Sliver [1.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.055mil < 10mil) Between Pad D5-4(2226.213mil,1193.345mil) on Top Layer And Pad D5-5(2226.212mil,1218.935mil) on Top Layer [Top Solder] Mask Sliver [1.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.055mil < 10mil) Between Pad D5-5(2226.212mil,1218.935mil) on Top Layer And Pad D5-6(2226.211mil,1244.525mil) on Top Layer [Top Solder] Mask Sliver [1.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.397mil < 10mil) Between Pad D5-6(2226.211mil,1244.525mil) on Top Layer And Via (2220mil,1275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Via (695mil,2875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(1914.961mil,265mil) on Top Layer And Pad J1-2(1975mil,323.071mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(1914.961mil,265mil) on Top Layer And Pad J1-3(1975mil,206.929mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(380.039mil,1345mil) on Top Layer And Pad J2-2(320mil,1286.929mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(380.039mil,1345mil) on Top Layer And Pad J2-3(320mil,1403.071mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.506mil < 10mil) Between Pad J2-1(380.039mil,1345mil) on Top Layer And Via (405mil,1300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.506mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.882mil < 10mil) Between Pad J2-3(320mil,1403.071mil) on Top Layer And Via (390mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J3-1(619.491mil,3669.921mil) on Top Layer And Pad J3-2(593.901mil,3669.921mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J3-2(593.901mil,3669.921mil) on Top Layer And Pad J3-3(568.31mil,3669.921mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J3-3(568.31mil,3669.921mil) on Top Layer And Pad J3-4(542.719mil,3669.921mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J3-4(542.719mil,3669.921mil) on Top Layer And Pad J3-5(517.129mil,3669.921mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.853mil < 10mil) Between Pad J3-6(457.092mil,3789.995mil) on Multi-Layer And Pad J3-6(525mil,3790mil) on Top Layer [Top Solder] Mask Sliver [0.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.817mil < 10mil) Between Pad J3-6(525mil,3790mil) on Top Layer And Pad J3-6(611.62mil,3790mil) on Top Layer [Top Solder] Mask Sliver [3.817mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.853mil < 10mil) Between Pad J3-6(611.62mil,3790mil) on Top Layer And Pad J3-6(679.528mil,3789.995mil) on Multi-Layer [Top Solder] Mask Sliver [0.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J5-1(410.039mil,595mil) on Top Layer And Pad J5-2(350mil,536.929mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J5-1(410.039mil,595mil) on Top Layer And Pad J5-3(350mil,653.071mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.763mil < 10mil) Between Pad J5-3(350mil,653.071mil) on Top Layer And Via (418.881mil,656.821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.763mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Pad L1-1(1715mil,201.457mil) on Top Layer And Via (1675mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.829mil < 10mil) Between Pad L1-2(1715mil,258.543mil) on Top Layer And Via (1675mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.26mil < 10mil) Between Pad L1-2(1715mil,258.543mil) on Top Layer And Via (1713.586mil,293.378mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mil < 10mil) Between Pad L1-2(1715mil,258.543mil) on Top Layer And Via (1745.047mil,291.878mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Pad L2-1(1555mil,201.457mil) on Top Layer And Via (1515mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Pad L2-1(1555mil,201.457mil) on Top Layer And Via (1600mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.26mil < 10mil) Between Pad L2-2(1555mil,258.543mil) on Top Layer And Via (1515.244mil,252.704mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.829mil < 10mil) Between Pad L2-2(1555mil,258.543mil) on Top Layer And Via (1515mil,220mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.725mil < 10mil) Between Pad L2-2(1555mil,258.543mil) on Top Layer And Via (1515mil,280mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.976mil < 10mil) Between Pad Q11-2(3292.599mil,329.291mil) on Top Layer And Via (3255mil,315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q13-2(1812.401mil,2825.709mil) on Top Layer And Via (1775mil,2815mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Q6-1(727.067mil,3253.091mil) on Top Layer And Pad Q6-2(727.067mil,3227.5mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Q6-2(727.067mil,3227.5mil) on Top Layer And Pad Q6-3(727.067mil,3201.909mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.04mil < 10mil) Between Pad Q6-2(727.067mil,3227.5mil) on Top Layer And Via (682.5mil,3227.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Q6-4(797.933mil,3201.909mil) on Top Layer And Pad Q6-5(797.933mil,3227.5mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Q6-5(797.933mil,3227.5mil) on Top Layer And Pad Q6-6(797.933mil,3253.091mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad Q7-1(815.63mil,3752.402mil) on Top Layer And Via (770mil,3765mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.507mil < 10mil) Between Pad Q8-3(899.37mil,3415mil) on Top Layer And Via (944.405mil,3415.595mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.507mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q9-1(2787.402mil,324.291mil) on Top Layer And Via (2750mil,330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q9-2(2712.599mil,324.291mil) on Top Layer And Via (2750mil,330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Pad R15-1(495.473mil,1345mil) on Top Layer And Via (480mil,1300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.431mil < 10mil) Between Pad R15-1(495.473mil,1345mil) on Top Layer And Via (520mil,1300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.431mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Pad R15-2(554.528mil,1345mil) on Top Layer And Via (560mil,1300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.472mil < 10mil) Between Pad R15-2(554.528mil,1345mil) on Top Layer And Via (565mil,1385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.472mil < 10mil) Between Pad R20-2(2149.528mil,1110mil) on Top Layer And Via (2155mil,1155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.575mil < 10mil) Between Pad R29-2(1821.457mil,2210mil) on Top Layer And Pad U4-1(1854.585mil,2265.945mil) on Top Layer [Top Solder] Mask Sliver [8.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-1(3044.585mil,507.621mil) on Top Layer And Pad R42-2(3044.585mil,476.125mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-2(3044.585mil,476.125mil) on Top Layer And Pad R42-3(3044.585mil,444.629mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-3(3044.585mil,444.629mil) on Top Layer And Pad R42-4(3044.585mil,413.133mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-5(3111.514mil,413.133mil) on Top Layer And Pad R42-6(3111.514mil,444.629mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-6(3111.514mil,444.629mil) on Top Layer And Pad R42-7(3111.514mil,476.125mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R42-7(3111.514mil,476.125mil) on Top Layer And Pad R42-8(3111.514mil,507.621mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-1(3046.535mil,1102.244mil) on Top Layer And Pad R44-2(3046.535mil,1070.748mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-2(3046.535mil,1070.748mil) on Top Layer And Pad R44-3(3046.535mil,1039.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-3(3046.535mil,1039.252mil) on Top Layer And Pad R44-4(3046.535mil,1007.756mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-5(3113.465mil,1007.756mil) on Top Layer And Pad R44-6(3113.465mil,1039.252mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-6(3113.465mil,1039.252mil) on Top Layer And Pad R44-7(3113.465mil,1070.748mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R44-7(3113.465mil,1070.748mil) on Top Layer And Pad R44-8(3113.465mil,1102.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-1(942.756mil,2841.535mil) on Top Layer And Pad R59-2(974.252mil,2841.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-2(974.252mil,2841.535mil) on Top Layer And Pad R59-3(1005.748mil,2841.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-3(1005.748mil,2841.535mil) on Top Layer And Pad R59-4(1037.244mil,2841.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-5(1037.244mil,2908.465mil) on Top Layer And Pad R59-6(1005.748mil,2908.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-6(1005.748mil,2908.465mil) on Top Layer And Pad R59-7(974.252mil,2908.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R59-7(974.252mil,2908.465mil) on Top Layer And Pad R59-8(942.756mil,2908.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-1(1527.756mil,2836.535mil) on Top Layer And Pad R60-2(1559.252mil,2836.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-2(1559.252mil,2836.535mil) on Top Layer And Pad R60-3(1590.748mil,2836.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-3(1590.748mil,2836.535mil) on Top Layer And Pad R60-4(1622.244mil,2836.535mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-5(1622.244mil,2903.465mil) on Top Layer And Pad R60-6(1590.748mil,2903.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-6(1590.748mil,2903.465mil) on Top Layer And Pad R60-7(1559.252mil,2903.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R60-7(1559.252mil,2903.465mil) on Top Layer And Pad R60-8(1527.756mil,2903.465mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.203mil < 10mil) Between Pad R7-2(548.543mil,595mil) on Top Layer And Via (515mil,555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.203mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.504mil < 10mil) Between Pad R7-2(548.543mil,595mil) on Top Layer And Via (550mil,555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-1(590mil,3270mil) on Top Layer And Pad U-2(570.315mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-0(301mil,1897mil) on Top Layer And Pad U1-1(351mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-10(428.976mil,3187.716mil) on Top Layer And Pad U-11(428.976mil,3168.032mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-10(428.976mil,3187.716mil) on Top Layer And Pad U-9(428.976mil,3207.402mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-1(351mil,1897mil) on Top Layer And Pad U1-2(401mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-11(428.976mil,3168.032mil) on Top Layer And Pad U-12(428.976mil,3148.347mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-10(801mil,1897mil) on Top Layer And Pad U1-11(851mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-10(801mil,1897mil) on Top Layer And Pad U1-9(751mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-11(851mil,1897mil) on Top Layer And Pad U1-12(901mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-12(901mil,1897mil) on Top Layer And Pad U1-13(951mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-14(1012mil,2026mil) on Top Layer And Pad U1-15(1012mil,2076mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-15(1012mil,2076mil) on Top Layer And Pad U1-16(1012mil,2126mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-16(1012mil,2126mil) on Top Layer And Pad U1-17(1012mil,2176mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-17(1012mil,2176mil) on Top Layer And Pad U1-18(1012mil,2226mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-18(1012mil,2226mil) on Top Layer And Pad U1-19(1012mil,2276mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-19(1012mil,2276mil) on Top Layer And Pad U1-20(1012mil,2326mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-2(401mil,1897mil) on Top Layer And Pad U1-3(451mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.235mil < 10mil) Between Pad U1-2(401mil,1897mil) on Top Layer And Via (385mil,1955mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.235mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-12(428.976mil,3148.347mil) on Top Layer And Pad U-13(428.976mil,3128.661mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-20(1012mil,2326mil) on Top Layer And Pad U1-21(1012mil,2376mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-21(1012mil,2376mil) on Top Layer And Pad U1-22(1012mil,2426mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-22(1012mil,2426mil) on Top Layer And Pad U1-23(1012mil,2476mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.2mil < 10mil) Between Pad U1-23(1012mil,2476mil) on Top Layer And Via (1075mil,2475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-24(951mil,2606mil) on Top Layer And Pad U1-25(901mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-25(901mil,2606mil) on Top Layer And Pad U1-26(851mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-26(851mil,2606mil) on Top Layer And Pad U1-27(801mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.2mil < 10mil) Between Pad U1-26(851mil,2606mil) on Top Layer And Via (850mil,2670mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-27(801mil,2606mil) on Top Layer And Pad U1-28(751mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-28(751mil,2606mil) on Top Layer And Pad U1-29(701mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mil < 10mil) Between Pad U1-28(751mil,2606mil) on Top Layer And Via (732.247mil,2556.019mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-29(701mil,2606mil) on Top Layer And Pad U1-30(651mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.76mil < 10mil) Between Pad U1-29(701mil,2606mil) on Top Layer And Via (732.247mil,2556.019mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-13(428.976mil,3128.661mil) on Top Layer And Pad U-14(428.976mil,3108.976mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-3(451mil,1897mil) on Top Layer And Pad U1-4(501mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-30(651mil,2606mil) on Top Layer And Pad U1-31(601mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-31(601mil,2606mil) on Top Layer And Pad U1-32(551mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-32(551mil,2606mil) on Top Layer And Pad U1-33(501mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-33(501mil,2606mil) on Top Layer And Pad U1-34(451mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-34(451mil,2606mil) on Top Layer And Pad U1-35(401mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-35(401mil,2606mil) on Top Layer And Pad U1-36(351mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.038mil < 10mil) Between Pad U1-35(401mil,2606mil) on Top Layer And Via (385mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.038mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-36(351mil,2606mil) on Top Layer And Pad U1-37(301mil,2606mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-4(501mil,1897mil) on Top Layer And Pad U1-5(551mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-15(471.89mil,3066.063mil) on Top Layer And Pad U-16(491.575mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-5(551mil,1897mil) on Top Layer And Pad U1-6(601mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-16(491.575mil,3066.063mil) on Top Layer And Pad U-17(511.26mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-6(601mil,1897mil) on Top Layer And Pad U1-7(651mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-17(511.26mil,3066.063mil) on Top Layer And Pad U-18(530.945mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-7(651mil,1897mil) on Top Layer And Pad U1-8(701mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-18(530.945mil,3066.063mil) on Top Layer And Pad U-19(550.63mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U1-8(701mil,1897mil) on Top Layer And Pad U1-9(751mil,1897mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-19(550.63mil,3066.063mil) on Top Layer And Pad U-20(570.315mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-2(570.315mil,3270mil) on Top Layer And Pad U-3(550.63mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-20(570.315mil,3066.063mil) on Top Layer And Pad U-21(590mil,3066.063mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(1862.914mil,555.473mil) on Top Layer And Pad U2-2(1862.914mil,594.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-10(1862.914mil,909.803mil) on Top Layer And Pad U2-11(1862.914mil,949.174mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-10(1862.914mil,909.803mil) on Top Layer And Pad U2-9(1862.914mil,870.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-11(1862.914mil,949.174mil) on Top Layer And Pad U2-12(1862.914mil,988.544mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-12(1862.914mil,988.544mil) on Top Layer And Pad U2-13(1862.914mil,1027.914mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-13(1862.914mil,1027.914mil) on Top Layer And Pad U2-14(1862.914mil,1067.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-14(1862.914mil,1067.284mil) on Top Layer And Pad U2-15(1862.914mil,1106.654mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-15(1862.914mil,1106.654mil) on Top Layer And Pad U2-16(1862.914mil,1146.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-16(1862.914mil,1146.024mil) on Top Layer And Pad U2-17(1862.914mil,1185.394mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-17(1862.914mil,1185.394mil) on Top Layer And Pad U2-18(1862.914mil,1224.764mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-18(1862.914mil,1224.764mil) on Top Layer And Pad U2-19(1862.914mil,1264.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.606mil < 10mil) Between Pad U2-18(1862.914mil,1224.764mil) on Top Layer And Via (1924.764mil,1224.764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-19(1862.914mil,1264.134mil) on Top Layer And Pad U2-20(1862.914mil,1303.504mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.708mil < 10mil) Between Pad U2-19(1862.914mil,1264.134mil) on Top Layer And Via (1925.866mil,1264.134mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.708mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(1862.914mil,594.843mil) on Top Layer And Pad U2-3(1862.914mil,634.213mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-22(632.913mil,3108.976mil) on Top Layer And Pad U-23(632.913mil,3128.661mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-20(1862.914mil,1303.504mil) on Top Layer And Pad U2-81(1862.914mil,1342.874mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.497mil < 10mil) Between Pad U2-20(1862.914mil,1303.504mil) on Top Layer And Via (1925.655mil,1303.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-21(1642.441mil,1523.977mil) on Top Layer And Pad U2-22(1603.071mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-21(1642.441mil,1523.977mil) on Top Layer And Pad U2-84(1681.812mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-22(1603.071mil,1523.977mil) on Top Layer And Pad U2-23(1563.701mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-23(1563.701mil,1523.977mil) on Top Layer And Pad U2-24(1524.331mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-24(1524.331mil,1523.977mil) on Top Layer And Pad U2-25(1484.961mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-25(1484.961mil,1523.977mil) on Top Layer And Pad U2-26(1445.591mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-26(1445.591mil,1523.977mil) on Top Layer And Pad U2-27(1406.221mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-27(1406.221mil,1523.977mil) on Top Layer And Pad U2-28(1366.851mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-28(1366.851mil,1523.977mil) on Top Layer And Pad U2-29(1327.481mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-29(1327.481mil,1523.977mil) on Top Layer And Pad U2-30(1288.111mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-3(1862.914mil,634.213mil) on Top Layer And Pad U2-4(1862.914mil,673.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-23(632.913mil,3128.661mil) on Top Layer And Pad U-24(632.913mil,3148.347mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-30(1288.111mil,1523.977mil) on Top Layer And Pad U2-31(1248.74mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-31(1248.74mil,1523.977mil) on Top Layer And Pad U2-32(1209.37mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-32(1209.37mil,1523.977mil) on Top Layer And Pad U2-33(1170mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-33(1170mil,1523.977mil) on Top Layer And Pad U2-34(1130.63mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-34(1130.63mil,1523.977mil) on Top Layer And Pad U2-35(1091.26mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-35(1091.26mil,1523.977mil) on Top Layer And Pad U2-36(1051.89mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-36(1051.89mil,1523.977mil) on Top Layer And Pad U2-37(1012.52mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-37(1012.52mil,1523.977mil) on Top Layer And Pad U2-38(973.15mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-38(973.15mil,1523.977mil) on Top Layer And Pad U2-39(933.78mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-39(933.78mil,1523.977mil) on Top Layer And Pad U2-40(894.41mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-4(1862.914mil,673.583mil) on Top Layer And Pad U2-5(1862.914mil,712.953mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-24(632.913mil,3148.347mil) on Top Layer And Pad U-25(632.913mil,3168.032mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-40(894.41mil,1523.977mil) on Top Layer And Pad U2-83(855.039mil,1523.977mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-41(673.937mil,1303.504mil) on Top Layer And Pad U2-42(673.937mil,1264.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-41(673.937mil,1303.504mil) on Top Layer And Pad U2-82(673.937mil,1342.875mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-42(673.937mil,1264.134mil) on Top Layer And Pad U2-43(673.937mil,1224.764mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-43(673.937mil,1224.764mil) on Top Layer And Pad U2-44(673.937mil,1185.394mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-44(673.937mil,1185.394mil) on Top Layer And Pad U2-45(673.937mil,1146.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-45(673.937mil,1146.024mil) on Top Layer And Pad U2-46(673.937mil,1106.654mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-46(673.937mil,1106.654mil) on Top Layer And Pad U2-47(673.937mil,1067.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-47(673.937mil,1067.284mil) on Top Layer And Pad U2-48(673.937mil,1027.914mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-48(673.937mil,1027.914mil) on Top Layer And Pad U2-49(673.937mil,988.544mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-49(673.937mil,988.544mil) on Top Layer And Pad U2-50(673.937mil,949.174mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-5(1862.914mil,712.953mil) on Top Layer And Pad U2-6(1862.914mil,752.323mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-25(632.913mil,3168.032mil) on Top Layer And Pad U-26(632.913mil,3187.716mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-50(673.937mil,949.174mil) on Top Layer And Pad U2-51(673.937mil,909.803mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-51(673.937mil,909.803mil) on Top Layer And Pad U2-52(673.937mil,870.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-52(673.937mil,870.433mil) on Top Layer And Pad U2-53(673.937mil,831.063mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-53(673.937mil,831.063mil) on Top Layer And Pad U2-54(673.937mil,791.693mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-54(673.937mil,791.693mil) on Top Layer And Pad U2-55(673.937mil,752.323mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-55(673.937mil,752.323mil) on Top Layer And Pad U2-56(673.937mil,712.953mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-56(673.937mil,712.953mil) on Top Layer And Pad U2-57(673.937mil,673.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-57(673.937mil,673.583mil) on Top Layer And Pad U2-58(673.937mil,634.213mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-58(673.937mil,634.213mil) on Top Layer And Pad U2-59(673.937mil,594.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.226mil < 10mil) Between Pad U2-58(673.937mil,634.213mil) on Top Layer And Via (614.626mil,630.746mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.226mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-59(673.937mil,594.843mil) on Top Layer And Pad U2-60(673.937mil,555.473mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-6(1862.914mil,752.323mil) on Top Layer And Pad U2-7(1862.914mil,791.693mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-26(632.913mil,3187.716mil) on Top Layer And Pad U-27(632.913mil,3207.402mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-60(673.937mil,555.473mil) on Top Layer And Pad U2-85(673.937mil,516.102mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-61(894.41mil,335mil) on Top Layer And Pad U2-62(933.78mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-61(894.41mil,335mil) on Top Layer And Pad U2-87(855.039mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-62(933.78mil,335mil) on Top Layer And Pad U2-63(973.15mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-63(973.15mil,335mil) on Top Layer And Pad U2-64(1012.52mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-64(1012.52mil,335mil) on Top Layer And Pad U2-65(1051.89mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-65(1051.89mil,335mil) on Top Layer And Pad U2-66(1091.26mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-66(1091.26mil,335mil) on Top Layer And Pad U2-67(1130.63mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-67(1130.63mil,335mil) on Top Layer And Pad U2-68(1170mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-68(1170mil,335mil) on Top Layer And Pad U2-69(1209.37mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-69(1209.37mil,335mil) on Top Layer And Pad U2-70(1248.74mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-7(1862.914mil,791.693mil) on Top Layer And Pad U2-8(1862.914mil,831.063mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-27(632.913mil,3207.402mil) on Top Layer And Pad U-28(632.913mil,3227.087mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-70(1248.74mil,335mil) on Top Layer And Pad U2-71(1288.111mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-71(1288.111mil,335mil) on Top Layer And Pad U2-72(1327.481mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-72(1327.481mil,335mil) on Top Layer And Pad U2-73(1366.851mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-73(1366.851mil,335mil) on Top Layer And Pad U2-74(1406.221mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-74(1406.221mil,335mil) on Top Layer And Pad U2-75(1445.591mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-75(1445.591mil,335mil) on Top Layer And Pad U2-76(1484.961mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-76(1484.961mil,335mil) on Top Layer And Pad U2-77(1524.331mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-77(1524.331mil,335mil) on Top Layer And Pad U2-78(1563.701mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.037mil < 10mil) Between Pad U2-77(1524.331mil,335mil) on Top Layer And Via (1515mil,280mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-78(1563.701mil,335mil) on Top Layer And Pad U2-79(1603.071mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-79(1603.071mil,335mil) on Top Layer And Pad U2-80(1642.441mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-8(1862.914mil,831.063mil) on Top Layer And Pad U2-9(1862.914mil,870.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad U2-80(1642.441mil,335mil) on Top Layer And Pad U2-86(1681.812mil,335mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.514mil < 10mil) Between Pad U2-82(673.937mil,1342.875mil) on Top Layer And Via (640mil,1380mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.514mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.534mil < 10mil) Between Pad U2-82(673.937mil,1342.875mil) on Top Layer And Via (675mil,1380mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.534mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.938mil < 10mil) Between Pad U2-86(1681.812mil,335mil) on Top Layer And Via (1713.586mil,293.378mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-3(550.63mil,3270mil) on Top Layer And Pad U-4(530.945mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-4(530.945mil,3270mil) on Top Layer And Pad U-5(511.26mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U4-1(1854.585mil,2265.945mil) on Top Layer And Pad U4-2(1891.987mil,2265.945mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U4-2(1891.987mil,2265.945mil) on Top Layer And Pad U4-3(1929.389mil,2265.945mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.002mil < 10mil) Between Pad U4-5(1854.585mil,2384.055mil) on Top Layer And Via (1820.945mil,2384.055mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.002mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-5(511.26mil,3270mil) on Top Layer And Pad U-6(491.575mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U5-1(1851.688mil,1936.585mil) on Top Layer And Pad U5-2(1889.091mil,1936.585mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.751mil < 10mil) Between Pad U5-1(1851.688mil,1936.585mil) on Top Layer And Via (1889.091mil,1900.909mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.751mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U5-2(1889.091mil,1936.585mil) on Top Layer And Pad U5-3(1926.493mil,1936.585mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.751mil < 10mil) Between Pad U5-3(1926.493mil,1936.585mil) on Top Layer And Via (1889.091mil,1900.909mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.751mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.051mil < 10mil) Between Pad U5-5(1851.688mil,2054.695mil) on Top Layer And Via (1815mil,2075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-6(491.575mil,3270mil) on Top Layer And Pad U-7(471.89mil,3270mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.067mil < 10mil) Between Pad U7-8(2455.5mil,945mil) on Top Layer And Via (2405mil,945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.067mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U-8(428.976mil,3227.087mil) on Top Layer And Pad U-9(428.976mil,3207.402mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad U-8(428.976mil,3227.087mil) on Top Layer And Via (385mil,3225mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.388mil < 10mil) Between Pad U8-13(1310mil,2734.626mil) on Top Layer And Via (1285mil,2670mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.052mil < 10mil) Between Pad U-9(428.976mil,3207.402mil) on Top Layer And Via (385mil,3225mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.052mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad X1-C1(2021.025mil,1485.06mil) on Top Layer And Pad X1-C5(2021.025mil,1535.06mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.508mil < 10mil) Between Pad X1-C1(2021.025mil,1485.06mil) on Top Layer And Via (2021.025mil,1441.025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad X1-C2(2021.025mil,1585.06mil) on Top Layer And Pad X1-C6(2021.025mil,1635.06mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad X1-C3(2021.025mil,1685.06mil) on Top Layer And Pad X1-C6(2021.025mil,1635.06mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
Rule Violations :290

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.329mil < 10mil) Between Arc (1490mil,3015mil) on Top Overlay And Pad U8-1(1460mil,3015.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.329mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.406mil < 10mil) Between Arc (1824.091mil,1935.64mil) on Top Overlay And Pad R36-2(1785mil,1921.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Arc (1824.091mil,1935.64mil) on Top Overlay And Pad U5-1(1851.688mil,1936.585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.478mil < 10mil) Between Arc (2110mil,2870mil) on Top Overlay And Pad R30-1(2135mil,2837.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mil < 10mil) Between Arc (2110mil,2870mil) on Top Overlay And Pad R30-2(2135mil,2892.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Pad C16-2(528.543mil,3010mil) on Top Layer And Text "C16" (555mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(864.252mil,1640mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(864.252mil,1640mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad C18-1(864.252mil,1640mil) on Top Layer And Track (812.796mil,1574.009mil)(812.796mil,1705.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad C18-2(631.082mil,1640mil) on Top Layer And Track (622.621mil,1574.009mil)(622.621mil,1585.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad C18-2(631.082mil,1640mil) on Top Layer And Track (622.621mil,1694.773mil)(622.621mil,1705.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.469mil < 10mil) Between Pad C27-2(1470mil,2420.752mil) on Top Layer And Text "C27" (1440mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(1244.567mil,2422.189mil) on Top Layer And Track (1280mil,2398.567mil)(1280mil,2445.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(2605.433mil,775mil) on Top Layer And Track (2570mil,751.378mil)(2570mil,798.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(2534.567mil,775mil) on Top Layer And Track (2570mil,751.378mil)(2570mil,798.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C31-1(2851.299mil,1390mil) on Top Layer And Track (2831.614mil,1265.952mil)(2831.614mil,1332.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C31-1(2851.299mil,1390mil) on Top Layer And Track (2831.614mil,1447.087mil)(2831.614mil,1514.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C31-2(3138.701mil,1390mil) on Top Layer And Track (3158.386mil,1226.614mil)(3158.386mil,1332.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C31-2(3138.701mil,1390mil) on Top Layer And Track (3158.386mil,1447.087mil)(3158.386mil,1553.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(2605.433mil,685mil) on Top Layer And Track (2570mil,661.378mil)(2570mil,708.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(2534.567mil,685mil) on Top Layer And Track (2570mil,661.378mil)(2570mil,708.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-1(2605.433mil,595mil) on Top Layer And Track (2570mil,571.378mil)(2570mil,618.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C33-2(2534.567mil,595mil) on Top Layer And Track (2570mil,571.378mil)(2570mil,618.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.481mil < 10mil) Between Pad C34-2(1470mil,2193.764mil) on Top Layer And Text "C34" (1435mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-1(2115.433mil,2380mil) on Top Layer And Track (2080mil,2356.378mil)(2080mil,2403.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-2(2044.567mil,2380mil) on Top Layer And Track (2080mil,2356.378mil)(2080mil,2403.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D12-1(385mil,2821.339mil) on Top Layer And Track (349.567mil,2705mil)(349.567mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D12-1(385mil,2821.339mil) on Top Layer And Track (375mil,2790mil)(385mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D12-1(385mil,2821.339mil) on Top Layer And Track (375mil,2790mil)(395mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D12-1(385mil,2821.339mil) on Top Layer And Track (385mil,2780mil)(395mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D12-1(385mil,2821.339mil) on Top Layer And Track (420.433mil,2705mil)(420.433mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (349.567mil,2705mil)(349.567mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (349.567mil,2705mil)(375mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (375mil,2700mil)(375mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (385mil,2770mil)(385mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (395mil,2700mil)(395mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (395mil,2705mil)(420.433mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D12-2(385mil,2738.661mil) on Top Layer And Track (420.433mil,2705mil)(420.433mil,2860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D13-1(480mil,2817.677mil) on Top Layer And Track (444.567mil,2701.339mil)(444.567mil,2856.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D13-1(480mil,2817.677mil) on Top Layer And Track (470mil,2786.339mil)(480mil,2776.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D13-1(480mil,2817.677mil) on Top Layer And Track (470mil,2786.339mil)(490mil,2786.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D13-1(480mil,2817.677mil) on Top Layer And Track (480mil,2776.339mil)(490mil,2786.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D13-1(480mil,2817.677mil) on Top Layer And Track (515.433mil,2701.339mil)(515.433mil,2856.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (444.567mil,2701.339mil)(444.567mil,2856.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (444.567mil,2701.339mil)(470mil,2701.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (470mil,2696.339mil)(470mil,2701.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (480mil,2766.339mil)(480mil,2776.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (490mil,2696.339mil)(490mil,2701.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (490mil,2701.339mil)(515.433mil,2701.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D13-2(480mil,2735mil) on Top Layer And Track (515.433mil,2701.339mil)(515.433mil,2856.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D14-1(220mil,3223.387mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D14-1(220mil,3223.387mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.258mil < 10mil) Between Pad D14-1(220mil,3223.387mil) on Top Layer And Track (168.772mil,3252.251mil)(271.228mil,3252.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Pad D14-2(220mil,3396.613mil) on Top Layer And Track (168.772mil,3387.803mil)(176.37mil,3387.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Pad D14-2(220mil,3396.613mil) on Top Layer And Track (263.63mil,3387.803mil)(271.228mil,3387.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-1(253.661mil,1105mil) on Top Layer And Track (215mil,1069.567mil)(370mil,1069.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-1(253.661mil,1105mil) on Top Layer And Track (215mil,1140.433mil)(370mil,1140.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D2-1(253.661mil,1105mil) on Top Layer And Track (285mil,1095mil)(285mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D2-1(253.661mil,1105mil) on Top Layer And Track (285mil,1095mil)(295mil,1105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D2-1(253.661mil,1105mil) on Top Layer And Track (285mil,1115mil)(295mil,1105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D7-1(2456.26mil,1980mil) on Top Layer And Track (2515.315mil,1980mil)(2523.189mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2523.189mil,1960.315mil)(2550.748mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2523.189mil,1995.748mil)(2550.748mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2550.748mil,1960.315mil)(2550.748mil,1999.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2550.748mil,1980mil)(2554.685mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2675mil,1915mil)(2675mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2675mil,1970mil)(2682.638mil,1970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2675mil,1990mil)(2675mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D7-2(2613.74mil,1980mil) on Top Layer And Track (2675mil,1990mil)(2682.638mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Track (704.567mil,2840mil)(704.567mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Track (730mil,2910mil)(740mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Track (730mil,2910mil)(750mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Track (740mil,2920mil)(750mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D8-1(740mil,2878.661mil) on Top Layer And Track (775.433mil,2840mil)(775.433mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (704.567mil,2840mil)(704.567mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (704.567mil,2995mil)(730mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (730mil,2995mil)(730mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (740mil,2920mil)(740mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (750mil,2995mil)(750mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (750mil,2995mil)(775.433mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D8-2(740mil,2961.339mil) on Top Layer And Track (775.433mil,2840mil)(775.433mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(1914.961mil,265mil) on Top Layer And Track (1919.094mil,213.819mil)(1919.094mil,235.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(1914.961mil,265mil) on Top Layer And Track (1919.094mil,294.528mil)(1919.094mil,316.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad J3-1(619.491mil,3669.921mil) on Top Layer And Track (635.238mil,3677.795mil)(659.449mil,3677.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.163mil < 10mil) Between Pad J3-5(517.129mil,3669.921mil) on Top Layer And Track (480.722mil,3677.795mil)(501.092mil,3677.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.163mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.855mil < 10mil) Between Pad J3-6(442.325mil,3701.42mil) on Top Layer And Track (422.64mil,3874.021mil)(423.31mil,3729.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.705mil < 10mil) Between Pad J3-6(442.325mil,3701.42mil) on Top Layer And Track (480.722mil,3677.795mil)(501.092mil,3677.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.619mil < 10mil) Between Pad J3-6(694.295mil,3701.42mil) on Top Layer And Track (635.238mil,3677.795mil)(659.449mil,3677.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad J3-6(694.295mil,3701.42mil) on Top Layer And Track (713.662mil,3874.021mil)(714.332mil,3729.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad L3-1(2990mil,1985mil) on Top Layer And Track (2793.937mil,2053.504mil)(3187.244mil,2053.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad L3-2(2990.591mil,1687.362mil) on Top Layer And Track (2793.543mil,1618.858mil)(3187.244mil,1618.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L4-1(1693.748mil,2464.096mil) on Top Layer And Track (1705mil,2384.096mil)(1705mil,2414.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L4-1(1693.748mil,2464.096mil) on Top Layer And Track (1705mil,2514.096mil)(1705mil,2544.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L4-2(1536.262mil,2464.096mil) on Top Layer And Track (1525mil,2384.096mil)(1525mil,2414.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L4-2(1536.262mil,2464.096mil) on Top Layer And Track (1525mil,2514.096mil)(1525mil,2544.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L6-1(2295mil,988.748mil) on Top Layer And Track (2215mil,1000mil)(2245mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad L6-1(2295mil,988.748mil) on Top Layer And Track (2345mil,1000mil)(2375mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.783mil < 10mil) Between Pad Q14-3(220mil,2999.291mil) on Top Layer And Text "Q14" (135.562mil,2996.225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q4-1(1322.598mil,1745.63mil) on Top Layer And Track (1350.158mil,1757.441mil)(1369.842mil,1757.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q5-1(1564.239mil,1745.63mil) on Top Layer And Track (1591.799mil,1757.441mil)(1611.484mil,1757.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q5-2(1639.043mil,1745.63mil) on Top Layer And Track (1591.799mil,1757.441mil)(1611.484mil,1757.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Q5-3(1601.641mil,1824.37mil) on Top Layer And Track (1544.554mil,1812.559mil)(1573.098mil,1812.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Q5-3(1601.641mil,1824.37mil) on Top Layer And Track (1630.184mil,1812.559mil)(1658.728mil,1812.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q6-3(727.067mil,3201.909mil) on Top Layer And Track (734.941mil,3184.193mil)(734.941mil,3187.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.342mil < 10mil) Between Pad Q6-3(727.067mil,3201.909mil) on Top Layer And Track (734.941mil,3184.193mil)(790.059mil,3184.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.342mil < 10mil) Between Pad Q6-4(797.933mil,3201.909mil) on Top Layer And Track (734.941mil,3184.193mil)(790.059mil,3184.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q6-4(797.933mil,3201.909mil) on Top Layer And Track (790.059mil,3184.193mil)(790.059mil,3187.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.342mil < 10mil) Between Pad Q6-6(797.933mil,3253.091mil) on Top Layer And Track (734.941mil,3270.807mil)(790.059mil,3270.807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Q6-6(797.933mil,3253.091mil) on Top Layer And Track (790.059mil,3267.565mil)(790.059mil,3270.807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q7-1(815.63mil,3752.402mil) on Top Layer And Track (827.441mil,3705.157mil)(827.441mil,3724.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q7-2(815.63mil,3677.599mil) on Top Layer And Track (827.441mil,3705.157mil)(827.441mil,3724.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Q7-3(894.37mil,3715mil) on Top Layer And Track (882.559mil,3657.913mil)(882.559mil,3686.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad Q7-3(894.37mil,3715mil) on Top Layer And Track (882.559mil,3743.543mil)(882.559mil,3772.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-1(590mil,955mil) on Top Layer And Track (552.598mil,941.221mil)(568.346mil,941.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-1(590mil,955mil) on Top Layer And Track (552.598mil,968.78mil)(568.346mil,968.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-2(530.945mil,955mil) on Top Layer And Track (552.598mil,941.221mil)(568.346mil,941.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-2(530.945mil,955mil) on Top Layer And Track (552.598mil,968.78mil)(568.346mil,968.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.732mil < 10mil) Between Pad R23-1(1410.386mil,2477.838mil) on Top Layer And Text "R23" (1385mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.732mil < 10mil) Between Pad R23-2(1410.386mil,2420.751mil) on Top Layer And Text "R23" (1385mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.577mil < 10mil) Between Pad R33-1(1976.457mil,1983.958mil) on Top Layer And Track (1950.116mil,1960.207mil)(1950.116mil,2031.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.346mil < 10mil) Between Pad R34-1(1415mil,2253.543mil) on Top Layer And Text "R34" (1390mil,2190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.578mil < 10mil) Between Pad R34-1(1415mil,2253.543mil) on Top Layer And Text "R35" (1390mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.578mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad R34-2(1415mil,2196.457mil) on Top Layer And Text "C34" (1435mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.346mil < 10mil) Between Pad R34-2(1415mil,2196.457mil) on Top Layer And Text "R34" (1390mil,2190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.174mil < 10mil) Between Pad R36-2(1785mil,1921.457mil) on Top Layer And Text "R36" (1745mil,1870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(3044.585mil,507.621mil) on Top Layer And Track (3015.057mil,392.463mil)(3015.057mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(3044.585mil,507.621mil) on Top Layer And Track (3015.057mil,528.29mil)(3141.042mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(3044.585mil,476.125mil) on Top Layer And Track (3015.057mil,392.463mil)(3015.057mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-3(3044.585mil,444.629mil) on Top Layer And Track (3015.057mil,392.463mil)(3015.057mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-4(3044.585mil,413.133mil) on Top Layer And Track (3015.057mil,392.463mil)(3015.057mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-4(3044.585mil,413.133mil) on Top Layer And Track (3015.057mil,392.463mil)(3141.042mil,392.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-5(3111.514mil,413.133mil) on Top Layer And Track (3015.057mil,392.463mil)(3141.042mil,392.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-5(3111.514mil,413.133mil) on Top Layer And Track (3141.042mil,392.463mil)(3141.042mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-7(3111.514mil,476.125mil) on Top Layer And Track (3141.042mil,392.463mil)(3141.042mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-8(3111.514mil,507.621mil) on Top Layer And Track (3015.057mil,528.29mil)(3141.042mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-8(3111.514mil,507.621mil) on Top Layer And Track (3141.042mil,392.463mil)(3141.042mil,528.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-5(3113.465mil,1007.756mil) on Top Layer And Track (3017.008mil,987.087mil)(3142.992mil,987.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-6(3113.465mil,1039.252mil) on Top Layer And Track (3142.992mil,987.087mil)(3142.992mil,1122.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.79mil < 10mil) Between Pad R48-2(3172.251mil,307.559mil) on Top Layer And Text "Q10" (3116.225mil,359.438mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(942.756mil,2841.535mil) on Top Layer And Track (922.087mil,2812.008mil)(1057.913mil,2812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(942.756mil,2841.535mil) on Top Layer And Track (922.087mil,2812.008mil)(922.087mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-2(974.252mil,2841.535mil) on Top Layer And Track (922.087mil,2812.008mil)(1057.913mil,2812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-3(1005.748mil,2841.535mil) on Top Layer And Track (922.087mil,2812.008mil)(1057.913mil,2812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-4(1037.244mil,2841.535mil) on Top Layer And Track (1057.913mil,2812.008mil)(1057.913mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-4(1037.244mil,2841.535mil) on Top Layer And Track (922.087mil,2812.008mil)(1057.913mil,2812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-5(1037.244mil,2908.465mil) on Top Layer And Track (1057.913mil,2812.008mil)(1057.913mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-5(1037.244mil,2908.465mil) on Top Layer And Track (922.087mil,2937.992mil)(1057.913mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-7(974.252mil,2908.465mil) on Top Layer And Track (922.087mil,2937.992mil)(1057.913mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-8(942.756mil,2908.465mil) on Top Layer And Track (922.087mil,2812.008mil)(922.087mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-8(942.756mil,2908.465mil) on Top Layer And Track (922.087mil,2937.992mil)(1057.913mil,2937.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-5(1622.244mil,2903.465mil) on Top Layer And Track (1507.087mil,2932.992mil)(1642.913mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-5(1622.244mil,2903.465mil) on Top Layer And Track (1642.913mil,2807.008mil)(1642.913mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-6(1590.748mil,2903.465mil) on Top Layer And Track (1507.087mil,2932.992mil)(1642.913mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-7(1559.252mil,2903.465mil) on Top Layer And Track (1507.087mil,2932.992mil)(1642.913mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-8(1527.756mil,2903.465mil) on Top Layer And Track (1507.087mil,2807.008mil)(1507.087mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-8(1527.756mil,2903.465mil) on Top Layer And Track (1507.087mil,2932.992mil)(1642.913mil,2932.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-0(301mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(351mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-10(801mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-11(851mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-12(901mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-13(951mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-14(1012mil,2026mil) on Top Layer And Track (1012mil,1897mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-15(1012mil,2076mil) on Top Layer And Track (1012mil,1897mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-16(1012mil,2126mil) on Top Layer And Track (1012mil,1897mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-17(1012mil,2176mil) on Top Layer And Track (1012mil,1897mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-25(901mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-26(851mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-27(801mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-28(751mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-29(701mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-30(651mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-31(601mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-32(551mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-33(501mil,2606mil) on Top Layer And Track (8mil,2606mil)(1012mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.342mil < 10mil) Between Pad U-14(428.976mil,3108.976mil) on Top Layer And Track (432.52mil,3069.606mil)(432.52mil,3099.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.342mil < 10mil) Between Pad U-15(471.89mil,3066.063mil) on Top Layer And Track (432.52mil,3069.606mil)(462.047mil,3069.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-9(751mil,1897mil) on Top Layer And Track (8mil,1897mil)(1012mil,1897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.342mil < 10mil) Between Pad U-28(632.913mil,3227.087mil) on Top Layer And Track (629.37mil,3236.929mil)(629.37mil,3252.537mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.167mil < 10mil) Between Pad U2-81(1862.914mil,1342.874mil) on Top Layer And Track (1858.977mil,1369.837mil)(1858.977mil,1520.037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.876mil < 10mil) Between Pad U2-83(855.039mil,1523.977mil) on Top Layer And Track (677.877mil,1520.037mil)(835.377mil,1520.037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.279mil < 10mil) Between Pad U2-84(1681.812mil,1523.977mil) on Top Layer And Track (1702.877mil,1520.037mil)(1858.977mil,1520.037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.279mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.279mil < 10mil) Between Pad U2-86(1681.812mil,335mil) on Top Layer And Track (1702.877mil,338.937mil)(1858.977mil,338.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.279mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad U2-87(855.039mil,335mil) on Top Layer And Track (677.877mil,338.937mil)(835.977mil,338.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad U5-1(1851.688mil,1936.585mil) on Top Layer And Track (1828.068mil,1960.207mil)(1828.068mil,2031.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-12(2949.626mil,780mil) on Top Layer And Track (3002.543mil,551.213mil)(3002.543mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-13(2949.626mil,730mil) on Top Layer And Track (3002.543mil,551.213mil)(3002.543mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-14(2949.626mil,680mil) on Top Layer And Track (3002.543mil,551.213mil)(3002.543mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-15(2949.626mil,630mil) on Top Layer And Track (3002.543mil,551.213mil)(3002.543mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-16(2949.626mil,580mil) on Top Layer And Track (3002.543mil,551.213mil)(3002.543mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-5(3230.374mil,780mil) on Top Layer And Track (3177.457mil,551.213mil)(3177.457mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-6(3230.374mil,830mil) on Top Layer And Track (3177.457mil,551.213mil)(3177.457mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-7(3230.374mil,880mil) on Top Layer And Track (3177.457mil,551.213mil)(3177.457mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U6-8(3230.374mil,930mil) on Top Layer And Track (3177.457mil,551.213mil)(3177.457mil,958.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Pad U7-1(2684.5mil,945mil) on Top Layer And Track (2650.71mil,919.6mil)(2650.71mil,1120.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Pad U7-2(2684.5mil,995mil) on Top Layer And Track (2650.71mil,919.6mil)(2650.71mil,1120.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.168mil < 10mil) Between Pad U7-3(2684.5mil,1045mil) on Top Layer And Track (2650.71mil,919.6mil)(2650.71mil,1120.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.342mil < 10mil) Between Pad U-8(428.976mil,3227.087mil) on Top Layer And Track (432.52mil,3236.929mil)(432.52mil,3266.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-1(1460mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-2(1410mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-3(1360mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-4(1310mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-5(1260mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Pad U8-6(1210mil,3015.374mil) on Top Layer And Track (1081.213mil,2962.457mil)(1488.787mil,2962.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad X1-0(2182.525mil,1379.57mil) on Top Layer And Track (2028.384mil,1385mil)(2137.989mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.09mil < 10mil) Between Pad X1-0(2182.525mil,1379.57mil) on Top Layer And Track (2221.105mil,1413.688mil)(2221.105mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad X1-0(2182.525mil,1379.57mil) on Top Layer And Track (2227.055mil,1385mil)(2484.445mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad X1-C7(2021.025mil,1735.06mil) on Top Layer And Track (2021.105mil,1761.877mil)(2021.105mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.06mil < 10mil) Between Pad X1-C7(2021.025mil,1735.06mil) on Top Layer And Track (2050.116mil,1760mil)(2071.105mil,1760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.06mil]
Rule Violations :209

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=3.937mil) (InDifferentialPair ('usb'))
   Violation between Matched Net Lengths: Between Net D- And Net D+ Actual Difference against D+ is: 9.873mil, Tolerance : 3.937mil. 
Rule Violations :1

Processing Rule : Room ESP_GSM_IOT (Bounding Region = (0mil, 0mil, 24100mil, 6895mil) (InComponentClass('ESP_GSM_IOT'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01