

================================================================
== Vitis HLS Report for 'write_result_Pipeline_mem_wr'
================================================================
* Date:           Mon Nov 25 16:13:55 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  27.328 us|  27.328 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89"   --->   Operation 7 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load"   --->   Operation 8 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i62 %sext_ln89_read"   --->   Operation 9 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc.i" [src/vadd.cpp:89]   --->   Operation 13 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/vadd.cpp:89]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %i_load" [src/vadd.cpp:89]   --->   Operation 15 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.01ns)   --->   "%icmp_ln89 = icmp_slt  i32 %zext_ln89, i32 %size_load_read" [src/vadd.cpp:89]   --->   Operation 16 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %write_result.exit.exitStub, void %for.inc.split.i" [src/vadd.cpp:89]   --->   Operation 17 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%add_ln89 = add i31 %i_load, i31 1" [src/vadd.cpp:89]   --->   Operation 18 'add' 'add_ln89' <Predicate = (icmp_ln89)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln89 = store i31 %add_ln89, i31 %i" [src/vadd.cpp:89]   --->   Operation 19 'store' 'store_ln89' <Predicate = (icmp_ln89)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 20 [1/1] (1.83ns)   --->   "%outStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %outStream" [src/vadd.cpp:91]   --->   Operation 20 'read' 'outStream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln89_cast" [src/vadd.cpp:89]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [src/vadd.cpp:89]   --->   Operation 22 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [src/vadd.cpp:90]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/vadd.cpp:89]   --->   Operation 24 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (4.86ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %outStream_read, i4 15" [src/vadd.cpp:91]   --->   Operation 25 'write' 'write_ln91' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc.i" [src/vadd.cpp:89]   --->   Operation 26 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 1.870ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [11]  (0.427 ns)
	'load' operation 31 bit ('i_load', src/vadd.cpp:89) on local variable 'i' [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89', src/vadd.cpp:89) [16]  (1.016 ns)
	'store' operation 0 bit ('store_ln89', src/vadd.cpp:89) of variable 'add_ln89', src/vadd.cpp:89 on local variable 'i' [26]  (0.427 ns)

 <State 2>: 1.838ns
The critical path consists of the following:
	fifo read operation ('outStream_read', src/vadd.cpp:91) on port 'outStream' (src/vadd.cpp:91) [24]  (1.838 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', src/vadd.cpp:89) [19]  (0.000 ns)
	bus write operation ('write_ln91', src/vadd.cpp:91) on port 'gmem0' (src/vadd.cpp:91) [25]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
