Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 11:38:44 2019
| Host         : DESKTOP-11E4QCK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file finalFSM_control_sets_placed.rpt
| Design       : finalFSM
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------+------------------------+------------------+----------------+
|        Clock Signal        |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------+------------------------+------------------------+------------------+----------------+
|  FSM_onehot_cs_reg_n_0_[2] |                        |                        |                1 |              1 |
|  ns                        |                        |                        |                1 |              3 |
|  vga1/vclk/CLK             |                        |                        |                2 |              4 |
|  vga1/vclk/CLK             |                        | vga1/vcon/x[9]_i_1_n_0 |                4 |             10 |
|  vga1/vclk/CLK             | vga1/vcon/x[9]_i_1_n_0 | vga1/vcon/y[9]_i_1_n_0 |                2 |             10 |
|  cs_reg[0]                 |                        |                        |                3 |             12 |
|  clk_IBUF_BUFG             |                        |                        |                6 |             20 |
+----------------------------+------------------------+------------------------+------------------+----------------+


