// Seed: 149785875
`default_nettype id_1
function [id_1 : id_1] id_0(input id_0, input real [1 : ~  id_1[id_1  +:  1] -  id_2] id_2);
  id_0[id_2[1 : 1] : id_1] <= id_1;
endfunction
`default_nettype id_2
`define pp_3 0
module module_0 (
    output id_0,
    input  id_1
);
  initial begin
    id_0 = 1;
    id_0 <= 1'b0;
  end
  reg id_2;
  assign id_2 = id_1;
  assign id_0 = id_2;
  logic id_3;
endmodule
