Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 18 12:37:00 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file AccQuant_cnn_timing.rpt
| Design       : AccQuant_cnn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_fourth/clock_out_reg/Q (HIGH)

 There are 2651 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_second/clock_out_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20900 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                18498        0.034        0.000                      0                18498        2.750        0.000                       0                  8857  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.155        0.000                      0                18471        0.034        0.000                      0                18471        2.750        0.000                       0                  8857  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125             clk125                   2.253        0.000                      0                   27        0.329        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[148][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.305ns  (logic 0.707ns (21.389%)  route 2.598ns (78.611%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 13.318 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.831    11.231    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6/O
                         net (fo=64, routed)          1.155    12.510    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6_n_0
    SLICE_X63Y81         LUT4 (Prop_lut4_I3_O)        0.124    12.634 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[148][7]_i_1/O
                         net (fo=8, routed)           0.612    13.246    accQuant_cnn/save_max_1/mem_rstl_max_reg[148][7]_0[0]
    SLICE_X63Y81         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[148][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.530    13.318    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[148][3]/C
                         clock pessimism              0.323    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    13.401    accQuant_cnn/save_max_1/mem_rstl_max_reg[148][3]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[171][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.468%)  route 2.586ns (78.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 13.314 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.831    11.231    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6/O
                         net (fo=64, routed)          0.875    12.231    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[171][7]_i_1/O
                         net (fo=8, routed)           0.880    13.234    accQuant_cnn/save_max_1/mem_rstl_max_reg[171][7]_0[0]
    SLICE_X56Y80         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[171][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.526    13.314    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[171][2]/C
                         clock pessimism              0.323    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.205    13.397    accQuant_cnn/save_max_1/mem_rstl_max_reg[171][2]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[171][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.293ns  (logic 0.707ns (21.468%)  route 2.586ns (78.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 13.314 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.831    11.231    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6/O
                         net (fo=64, routed)          0.875    12.231    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[171][7]_i_1/O
                         net (fo=8, routed)           0.880    13.234    accQuant_cnn/save_max_1/mem_rstl_max_reg[171][7]_0[0]
    SLICE_X56Y80         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[171][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.526    13.314    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[171][6]/C
                         clock pessimism              0.323    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.205    13.397    accQuant_cnn/save_max_1/mem_rstl_max_reg[171][6]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[260][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.452ns  (logic 0.707ns (20.479%)  route 2.745ns (79.521%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.489ns = ( 13.489 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.919    11.319    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.443 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[256][7]_i_6/O
                         net (fo=64, routed)          1.320    12.762    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[256][7]_i_6_n_0
    SLICE_X65Y122        LUT4 (Prop_lut4_I3_O)        0.124    12.886 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[260][7]_i_1/O
                         net (fo=8, routed)           0.507    13.393    accQuant_cnn/save_max_1/mem_rstl_max_reg[260][7]_0[0]
    SLICE_X67Y122        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[260][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.701    13.489    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X67Y122        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[260][0]/C
                         clock pessimism              0.341    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.205    13.590    accQuant_cnn/save_max_1/mem_rstl_max_reg[260][0]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[138][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.307ns  (logic 0.707ns (21.379%)  route 2.600ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.831    11.231    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6/O
                         net (fo=64, routed)          1.177    12.532    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6_n_0
    SLICE_X67Y90         LUT4 (Prop_lut4_I3_O)        0.124    12.656 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[138][7]_i_1/O
                         net (fo=8, routed)           0.592    13.248    accQuant_cnn/save_max_1/mem_rstl_max_reg[138][7]_0[0]
    SLICE_X66Y90         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[138][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.539    13.327    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X66Y90         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[138][4]/C
                         clock pessimism              0.323    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X66Y90         FDRE (Setup_fdre_C_CE)      -0.169    13.446    accQuant_cnn/save_max_1/mem_rstl_max_reg[138][4]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[138][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.307ns  (logic 0.707ns (21.379%)  route 2.600ns (78.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 13.327 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           0.831    11.231    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6/O
                         net (fo=64, routed)          1.177    12.532    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[128][7]_i_6_n_0
    SLICE_X67Y90         LUT4 (Prop_lut4_I3_O)        0.124    12.656 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[138][7]_i_1/O
                         net (fo=8, routed)           0.592    13.248    accQuant_cnn/save_max_1/mem_rstl_max_reg[138][7]_0[0]
    SLICE_X66Y90         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[138][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.539    13.327    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X66Y90         FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[138][6]/C
                         clock pessimism              0.323    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X66Y90         FDRE (Setup_fdre_C_CE)      -0.169    13.446    accQuant_cnn/save_max_1/mem_rstl_max_reg[138][6]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[426][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.474ns  (logic 0.707ns (20.353%)  route 2.767ns (79.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           1.129    11.529    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.653 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6/O
                         net (fo=64, routed)          0.979    12.632    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.756 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[426][7]_i_1/O
                         net (fo=8, routed)           0.659    13.414    accQuant_cnn/save_max_1/mem_rstl_max_reg[426][7]_0[0]
    SLICE_X37Y127        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[426][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.639    13.427    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X37Y127        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[426][5]/C
                         clock pessimism              0.441    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X37Y127        FDRE (Setup_fdre_C_CE)      -0.205    13.628    accQuant_cnn/save_max_1/mem_rstl_max_reg[426][5]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[426][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.474ns  (logic 0.707ns (20.353%)  route 2.767ns (79.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 13.427 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           1.129    11.529    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.653 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6/O
                         net (fo=64, routed)          0.979    12.632    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.756 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[426][7]_i_1/O
                         net (fo=8, routed)           0.659    13.414    accQuant_cnn/save_max_1/mem_rstl_max_reg[426][7]_0[0]
    SLICE_X37Y127        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[426][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.639    13.427    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X37Y127        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[426][6]/C
                         clock pessimism              0.441    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X37Y127        FDRE (Setup_fdre_C_CE)      -0.205    13.628    accQuant_cnn/save_max_1/mem_rstl_max_reg[426][6]
  -------------------------------------------------------------------
                         required time                         13.628    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[400][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.471ns  (logic 0.707ns (20.366%)  route 2.764ns (79.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 13.426 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           1.129    11.529    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.653 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6/O
                         net (fo=64, routed)          1.119    12.772    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.896 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[400][7]_i_1/O
                         net (fo=8, routed)           0.517    13.412    accQuant_cnn/save_max_1/mem_rstl_max_reg[400][7]_0[0]
    SLICE_X33Y123        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[400][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.638    13.426    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[400][2]/C
                         clock pessimism              0.441    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    13.627    accQuant_cnn/save_max_1/mem_rstl_max_reg[400][2]
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 accQuant_cnn/maxpooling_1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/save_max_1/mem_rstl_max_reg[400][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        3.471ns  (logic 0.707ns (20.366%)  route 2.764ns (79.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 13.426 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns = ( 9.941 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.843     9.941    accQuant_cnn/maxpooling_1/clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  accQuant_cnn/maxpooling_1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.459    10.400 r  accQuant_cnn/maxpooling_1/save_rstl_reg/Q
                         net (fo=9, routed)           1.129    11.529    accQuant_cnn/pos_memory_Max_count/save_rstl_max1
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.653 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6/O
                         net (fo=64, routed)          1.119    12.772    accQuant_cnn/pos_memory_Max_count/mem_rstl_max[384][7]_i_6_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.896 r  accQuant_cnn/pos_memory_Max_count/mem_rstl_max[400][7]_i_1/O
                         net (fo=8, routed)           0.517    13.412    accQuant_cnn/save_max_1/mem_rstl_max_reg[400][7]_0[0]
    SLICE_X33Y123        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[400][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.638    13.426    accQuant_cnn/save_max_1/clk125_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  accQuant_cnn/save_max_1/mem_rstl_max_reg[400][5]/C
                         clock pessimism              0.441    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    13.627    accQuant_cnn/save_max_1/mem_rstl_max_reg[400][5]
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 timer_load_storage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.360%)  route 0.199ns (51.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.560     1.670    clk125_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  timer_load_storage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  timer_load_storage_reg[16]/Q
                         net (fo=2, routed)           0.199     2.010    timer_load_storage[16]
    SLICE_X53Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.055 r  timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     2.055    timer_value[16]_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.823     2.190    clk125_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  timer_value_reg[16]/C
                         clock pessimism             -0.261     1.928    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     2.020    timer_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 timer_reload_storage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.000%)  route 0.171ns (43.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  timer_reload_storage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.128     1.795 r  timer_reload_storage_reg[5]/Q
                         net (fo=2, routed)           0.171     1.966    timer_reload_storage[5]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.099     2.065 r  timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     2.065    timer_value[5]_i_1_n_0
    SLICE_X53Y36         FDRE                                         r  timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.820     2.187    clk125_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  timer_value_reg[5]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.091     2.016    timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.442%)  route 0.236ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.554     1.664    VexRiscv/clk125_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/Q
                         net (fo=1, routed)           0.236     2.041    VexRiscv/execute_to_memory_INSTRUCTION_reg_n_0_[28]
    SLICE_X50Y32         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.817     2.184    VexRiscv/clk125_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/C
                         clock pessimism             -0.261     1.922    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.059     1.981    VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_INSTRUCTION_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_to_writeBack_INSTRUCTION_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.442%)  route 0.236ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.554     1.664    VexRiscv/clk125_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  VexRiscv/execute_to_memory_INSTRUCTION_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  VexRiscv/execute_to_memory_INSTRUCTION_reg[29]/Q
                         net (fo=1, routed)           0.236     2.041    VexRiscv/execute_to_memory_INSTRUCTION_reg_n_0_[29]
    SLICE_X50Y32         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.817     2.184    VexRiscv/clk125_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[29]/C
                         clock pessimism             -0.261     1.922    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.052     1.974    VexRiscv/memory_to_writeBack_INSTRUCTION_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.579     1.689    clk125_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.259     2.089    storage_reg_0_15_0_5/ADDRD0
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.848     2.215    storage_reg_0_15_0_5/WCLK
    SLICE_X58Y37         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.510     1.705    
    SLICE_X58Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.015    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y6    accQuant_cnn/conv1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y8    accQuant_cnn/conv2/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y11   accQuant_cnn/conv3/quant/result1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y11  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y11  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y12  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y12  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y77  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_384_447_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y77  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y77  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y77  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_384_447_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y76  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_448_511_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y76  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_448_511_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y76  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_448_511_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y76  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r2_448_511_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y73  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r3_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y73  accQuant_cnn/save_data_3/mem_rstl_conv3_reg_r3_128_191_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y56  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y56  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y56  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y56  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y58  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y58  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y58  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y58  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y51  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y51  accQuant_cnn/save_data_2/mem_rstl_conv2_reg_r1_0_63_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        2.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.964ns  (logic 0.422ns (43.755%)  route 0.542ns (56.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 13.257 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 9.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.650     9.748    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.422    10.170 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.712    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X53Y27         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.468    13.257    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.545    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.580    12.965    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.964ns  (logic 0.422ns (43.755%)  route 0.542ns (56.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 13.257 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 9.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.650     9.748    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.422    10.170 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.712    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X53Y27         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.468    13.257    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.545    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.580    12.965    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.964ns  (logic 0.422ns (43.755%)  route 0.542ns (56.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 13.257 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 9.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.650     9.748    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.422    10.170 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.712    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X53Y27         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.468    13.257    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.545    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.580    12.965    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.964ns  (logic 0.422ns (43.755%)  route 0.542ns (56.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 13.257 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 9.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.650     9.748    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.422    10.170 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.712    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X53Y27         FDCE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.468    13.257    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.545    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.580    12.965    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.121ns  (logic 0.484ns (43.177%)  route 0.637ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 9.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.720     9.818    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.484    10.302 f  accQuant_cnn/conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.637    10.939    accQuant_cnn/conv3/activation/AR[0]
    SLICE_X62Y34         FDPE                                         f  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.550    13.339    accQuant_cnn/conv3/activation/clk125_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X62Y34         FDPE (Recov_fdpe_C_PRE)     -0.532    13.195    accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.121ns  (logic 0.484ns (43.177%)  route 0.637ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 9.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.720     9.818    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.484    10.302 f  accQuant_cnn/conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.637    10.939    accQuant_cnn/conv3/activation/AR[0]
    SLICE_X62Y34         FDCE                                         f  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.550    13.339    accQuant_cnn/conv3/activation/clk125_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.532    13.195    accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv1/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.964ns  (logic 0.422ns (43.755%)  route 0.542ns (56.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 13.257 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 9.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.650     9.748    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.422    10.170 f  accQuant_cnn/conv1/rst_relu_reg/Q
                         net (fo=6, routed)           0.542    10.712    accQuant_cnn/conv1/activation/AR[0]
    SLICE_X53Y27         FDPE                                         f  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.468    13.257    accQuant_cnn/conv1/activation/clk125_IBUF_BUFG
    SLICE_X53Y27         FDPE                                         r  accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.545    
    SLICE_X53Y27         FDPE (Recov_fdpe_C_PRE)     -0.534    13.011    accQuant_cnn/conv1/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.121ns  (logic 0.484ns (43.177%)  route 0.637ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 9.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.720     9.818    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.484    10.302 f  accQuant_cnn/conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.637    10.939    accQuant_cnn/conv3/activation/AR[0]
    SLICE_X62Y34         FDCE                                         f  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.550    13.339    accQuant_cnn/conv3/activation/clk125_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.490    13.237    accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.121ns  (logic 0.484ns (43.177%)  route 0.637ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 9.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.720     9.818    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.484    10.302 f  accQuant_cnn/conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.637    10.939    accQuant_cnn/conv3/activation/AR[0]
    SLICE_X62Y34         FDCE                                         f  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.550    13.339    accQuant_cnn/conv3/activation/clk125_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.490    13.237    accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 accQuant_cnn/conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125 rise@8.000ns - clk125 fall@4.000ns)
  Data Path Delay:        1.121ns  (logic 0.484ns (43.177%)  route 0.637ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.818ns = ( 9.818 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.720     9.818    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.484    10.302 f  accQuant_cnn/conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.637    10.939    accQuant_cnn/conv3/activation/AR[0]
    SLICE_X62Y34         FDCE                                         f  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        1.550    13.339    accQuant_cnn/conv3/activation/clk125_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X62Y34         FDCE (Recov_fdce_C_CLR)     -0.490    13.237    accQuant_cnn/conv3/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.252%)  route 0.353ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 5.660 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.550     5.660    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146     5.806 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.353     6.159    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X51Y23         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.810     6.177    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.261     5.915    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.830    accQuant_cnn/conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.252%)  route 0.353ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 5.660 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.550     5.660    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146     5.806 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.353     6.159    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X51Y23         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.810     6.177    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.261     5.915    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.830    accQuant_cnn/conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.252%)  route 0.353ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 5.660 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.550     5.660    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146     5.806 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.353     6.159    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X51Y23         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.810     6.177    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.261     5.915    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.830    accQuant_cnn/conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.252%)  route 0.353ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 6.177 - 4.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 5.660 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.550     5.660    accQuant_cnn/conv1/clk125_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  accQuant_cnn/conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146     5.806 f  accQuant_cnn/conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.353     6.159    accQuant_cnn/conv1/quant/AR[0]
    SLICE_X51Y23         FDCE                                         f  accQuant_cnn/conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.810     6.177    accQuant_cnn/conv1/quant/clk125_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  accQuant_cnn/conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.261     5.915    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.830    accQuant_cnn/conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.485ns  (logic 0.167ns (34.465%)  route 0.318ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 6.213 - 4.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 5.687 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.577     5.687    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.167     5.854 f  accQuant_cnn/conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.318     6.172    accQuant_cnn/conv3/quant/AR[0]
    SLICE_X68Y32         FDCE                                         f  accQuant_cnn/conv3/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.846     6.213    accQuant_cnn/conv3/quant/clk125_IBUF_BUFG
    SLICE_X68Y32         FDCE                                         r  accQuant_cnn/conv3/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.723    
    SLICE_X68Y32         FDCE (Remov_fdce_C_CLR)     -0.085     5.638    accQuant_cnn/conv3/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.485ns  (logic 0.167ns (34.465%)  route 0.318ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 6.213 - 4.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 5.687 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.577     5.687    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.167     5.854 f  accQuant_cnn/conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.318     6.172    accQuant_cnn/conv3/quant/AR[0]
    SLICE_X68Y32         FDCE                                         f  accQuant_cnn/conv3/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.846     6.213    accQuant_cnn/conv3/quant/clk125_IBUF_BUFG
    SLICE_X68Y32         FDCE                                         r  accQuant_cnn/conv3/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.723    
    SLICE_X68Y32         FDCE (Remov_fdce_C_CLR)     -0.085     5.638    accQuant_cnn/conv3/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.485ns  (logic 0.167ns (34.465%)  route 0.318ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 6.213 - 4.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 5.687 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.577     5.687    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.167     5.854 f  accQuant_cnn/conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.318     6.172    accQuant_cnn/conv3/quant/AR[0]
    SLICE_X68Y32         FDCE                                         f  accQuant_cnn/conv3/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.846     6.213    accQuant_cnn/conv3/quant/clk125_IBUF_BUFG
    SLICE_X68Y32         FDCE                                         r  accQuant_cnn/conv3/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.723    
    SLICE_X68Y32         FDCE (Remov_fdce_C_CLR)     -0.085     5.638    accQuant_cnn/conv3/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv3/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.485ns  (logic 0.167ns (34.465%)  route 0.318ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 6.213 - 4.000 ) 
    Source Clock Delay      (SCD):    1.687ns = ( 5.687 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.577     5.687    accQuant_cnn/conv3/clk125_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  accQuant_cnn/conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.167     5.854 f  accQuant_cnn/conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.318     6.172    accQuant_cnn/conv3/quant/AR[0]
    SLICE_X68Y32         FDCE                                         f  accQuant_cnn/conv3/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.846     6.213    accQuant_cnn/conv3/quant/clk125_IBUF_BUFG
    SLICE_X68Y32         FDCE                                         r  accQuant_cnn/conv3/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.723    
    SLICE_X68Y32         FDCE (Remov_fdce_C_CLR)     -0.085     5.638    accQuant_cnn/conv3/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.172    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv2/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.494%)  route 0.366ns (71.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 6.205 - 4.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 5.680 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.570     5.680    accQuant_cnn/conv2/clk125_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  accQuant_cnn/conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.146     5.826 f  accQuant_cnn/conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.366     6.192    accQuant_cnn/conv2/quant/AR[0]
    SLICE_X67Y23         FDCE                                         f  accQuant_cnn/conv2/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.838     6.205    accQuant_cnn/conv2/quant/clk125_IBUF_BUFG
    SLICE_X67Y23         FDCE                                         r  accQuant_cnn/conv2/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.715    
    SLICE_X67Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.630    accQuant_cnn/conv2/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.192    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 accQuant_cnn/conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            accQuant_cnn/conv2/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 fall@4.000ns - clk125 fall@4.000ns)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.494%)  route 0.366ns (71.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 6.205 - 4.000 ) 
    Source Clock Delay      (SCD):    1.680ns = ( 5.680 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     4.243 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.110 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.570     5.680    accQuant_cnn/conv2/clk125_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  accQuant_cnn/conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.146     5.826 f  accQuant_cnn/conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.366     6.192    accQuant_cnn/conv2/quant/AR[0]
    SLICE_X67Y23         FDCE                                         f  accQuant_cnn/conv2/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.367 f  clk125_IBUF_BUFG_inst/O
                         net (fo=8868, routed)        0.838     6.205    accQuant_cnn/conv2/quant/clk125_IBUF_BUFG
    SLICE_X67Y23         FDCE                                         r  accQuant_cnn/conv2/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.490     5.715    
    SLICE_X67Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.630    accQuant_cnn/conv2/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.630    
                         arrival time                           6.192    
  -------------------------------------------------------------------
                         slack                                  0.562    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.389 (r) | FAST    |     2.708 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |    -0.026 (r) | FAST    |     3.308 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     13.999 (r) | SLOW    |      4.545 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.736 | SLOW    |         3.594 | SLOW    |         3.845 | SLOW    |         7.469 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



