
*** Running vivado
    with args -log system_mig_7series_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mig_7series_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Oct  6 14:57:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_mig_7series_0_0.tcl -notrace
Command: synth_design -top system_mig_7series_0_0 -part xc7k325tffv900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffv900-2
INFO: [Device 21-9227] Part: xc7k325tffv900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1490.508 ; gain = 445.402
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:1217]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:1221]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:1222]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:1223]
INFO: [Synth 8-6157] synthesizing module 'system_mig_7series_0_0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_mig_7series_0_0_mig' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:75]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143027]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74141]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 35000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 34000 - type: integer 
	Parameter tRCD bound to: 13910 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13910 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b111111011111111111111111100000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000100011011000100101000000100101001000100100111000100110001000100110010000100110011000100110100000100110000000100111010000100111011000100110110000100110111000100111000000100111001 
	Parameter BANK_MAP bound to: 36'b000100101010000100101011000100100110 
	Parameter CAS_MAP bound to: 12'b000100100011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100010 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100100 
	Parameter WE_MAP bound to: 12'b000100100101 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000001000000100000000000100000001000110010001000100001 
	Parameter DATA0_MAP bound to: 96'b001000010001001000011000001000010010001000010110001000010011001000010111001000010100001000011001 
	Parameter DATA1_MAP bound to: 96'b001000100010001000100100001000100110001000100011001000101001001000100101001000101000001000100111 
	Parameter DATA2_MAP bound to: 96'b001000111001001000110111001000110011001000110100001000110101001000110110001000110010001000111000 
	Parameter DATA3_MAP bound to: 96'b001000000110001000000010001000000100001000000011001000000111001000000101001000000001001000001001 
	Parameter DATA4_MAP bound to: 96'b000000000110000000000001000000000010000000000000000000001001000000000101000000000011000000000100 
	Parameter DATA5_MAP bound to: 96'b000000101000000000100010000000100100000000100001000000100111000000100011000000100110000000100101 
	Parameter DATA6_MAP bound to: 96'b000000010011000000010111000000010010000000010101000000011000000000010110000000010100000000011001 
	Parameter DATA7_MAP bound to: 96'b000000110100000000110110000000110011000000110010000000110001000000111000000000110101000000110111 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000111001000000010001000000101001000000000111001000000000001000110001001000100001001000010101 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:129077]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96458]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96846]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_DCIEN' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78679]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_DCIEN' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78679]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78396]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78396]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75617]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75617]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_DCIEN' is unconnected for instance 'u_iobuf_dqs' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114436]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78141]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2_FINEDELAY' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75794]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2_FINEDELAY' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75794]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100102]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2224]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-226] default block is never used [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114648]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114573]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100824]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized3' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized3' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized4' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized4' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized4' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized5' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL__parameterized0' [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL__parameterized0' (0#1) [E:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114664]
INFO: [Synth 8-226] default block is never used [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized0' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized1' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized6' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized5' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized5' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized6' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized7' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized6' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized6' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized7' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized8' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized8' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized9' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized9' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes__parameterized1' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_oclkdelay_cal' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:69]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_lim' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_tap_base' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:193]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_meta' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:106]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_edge_store' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_cc' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_top' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_ocd_mux' (0#1) [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v:72]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:420]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '15' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element A_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:736]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v4_2_ddr_phy_4lanes__parameterized0 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:420]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[4] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[5] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[6] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[7] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[4] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[5] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[6] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[7] was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element oclkdelay_calib_done_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:268]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_left_lim_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:394]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_right_lim_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:409]
WARNING: [Synth 8-6014] Unused sequential element pd_out_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:138]
WARNING: [Synth 8-6014] Unused sequential element prev_valid_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:281]
WARNING: [Synth 8-6014] Unused sequential element second_half_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_shifted_reg' and it is trimmed from '64' to '8' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:190]
WARNING: [Synth 8-6014] Unused sequential element phy_rddata_en_3_second_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:359]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_2_ddr_phy_oclkdelay_cal does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:691]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:750]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:759]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:762]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:764]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:767]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:780]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:776]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:777]
WARNING: [Synth 8-7129] Port mc_app_rd_last in module mig_7series_v4_2_axi_mc_r_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[4] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axburst[0] in module mig_7series_v4_2_axi_mc_cmd_translator is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_resp_rdy in module mig_7series_v4_2_axi_mc_b_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_begin in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_end in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[3] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[2] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module mig_7series_v4_2_ddr_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module mig_7series_v4_2_ddr_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module mig_7series_v4_2_ddr_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module mig_7series_v4_2_ddr_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module mig_7series_v4_2_ddr_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[7] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[6] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[5] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[4] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[3] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[2] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[1] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[0] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data_addr[4] in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port accept in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[11] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[10] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[9] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[8] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[7] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[6] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[5] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[4] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[3] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[2] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[1] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[0] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[99] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[98] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[97] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[96] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[95] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[94] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[93] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[16] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[12] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[11] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[10] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[9] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dqsfound_retry_done in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1972.891 ; gain = 927.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1989.238 ; gain = 944.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1989.238 ; gain = 944.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2002.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0_ooc.xdc]
Finished Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0_ooc.xdc]
Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:710]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:717]
Finished Parsing XDC File [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_mig_7series_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_mig_7series_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2125.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 187 instances

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffv900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc, line 28).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_poc_tap_base'
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_poc_tap_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE5 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 000000000000000000000000000000000100 |                           000000
       CAL1_NEW_DQS_WAIT | 000000000000000000000100000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 000000000000000000100000000000000000 |                           000010
         CAL1_PAT_DETECT | 000000000000001000000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 000000000000000000000000000000100000 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 000000000000000000000000000001000000 |                           000101
     CAL1_MPR_PAT_DETECT | 000000000000000000000000100000000000 |                           011111
         CAL1_VALID_WAIT | 100000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 000100000000000000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 000000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 000000000000000000000000000000001000 |                           100010
       CAL1_IDEL_DEC_CPT | 000000000000000000000000000000010000 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 000000000000000000010000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 001000000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 000000000000000000000000000010000000 |                           001110
          CAL1_REGL_LOAD | 000000000000000000000000000100000000 |                           011011
               CAL1_DONE | 000000000000000000000000000000000001 |                           001111
                  iSTATE | 000000000000000000000000000000000010 |                           111111
    CAL1_NEW_DQS_PREWAIT | 000000000000000000000000001000000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 000000000000000000000000010000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 000000000000000000001000000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 000000000000000000000001000000000000 |                           100001
       CAL1_IDEL_INC_CPT | 000000000000000000000010000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 000010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 000000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 11    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 14    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 70    
	   3 Input    6 Bit       Adders := 34    
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 57    
	   2 Input    4 Bit       Adders := 43    
	   2 Input    3 Bit       Adders := 33    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 65    
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 1     
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              800 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 5     
	              320 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 8     
	               60 Bit    Registers := 1     
	               48 Bit    Registers := 10    
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 9     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 185   
	                5 Bit    Registers := 76    
	                4 Bit    Registers := 124   
	                3 Bit    Registers := 97    
	                2 Bit    Registers := 81    
	                1 Bit    Registers := 2072  
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  800 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 11    
	   4 Input  512 Bit        Muxes := 1     
	   2 Input  511 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 19    
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 22    
	  10 Input   48 Bit        Muxes := 2     
	  24 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 23    
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 10    
	   2 Input   30 Bit        Muxes := 33    
	   4 Input   30 Bit        Muxes := 11    
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 8     
	   4 Input   18 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 8     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 44    
	   4 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 69    
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 72    
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 174   
	   3 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 17    
	   5 Input    6 Bit        Muxes := 2     
	  23 Input    6 Bit        Muxes := 5     
	  25 Input    6 Bit        Muxes := 5     
	  16 Input    6 Bit        Muxes := 1     
	  27 Input    6 Bit        Muxes := 10    
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 41    
	   8 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 3     
	  25 Input    5 Bit        Muxes := 1     
	  27 Input    5 Bit        Muxes := 1     
	  58 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 100   
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  25 Input    4 Bit        Muxes := 1     
	  32 Input    4 Bit        Muxes := 1     
	  27 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 94    
	   4 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 4     
	  27 Input    3 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 97    
	   3 Input    2 Bit        Muxes := 12    
	   8 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	  23 Input    2 Bit        Muxes := 2     
	  25 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 983   
	   3 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 211   
	   8 Input    1 Bit        Muxes := 27    
	  10 Input    1 Bit        Muxes := 37    
	  23 Input    1 Bit        Muxes := 26    
	  25 Input    1 Bit        Muxes := 30    
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 21    
	  27 Input    1 Bit        Muxes := 51    
	  12 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2796]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prde_r1_reg' (FD) to 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg'
INFO: [Synth 8-3886] merging instance 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prde_r2_reg' (FD) to 'oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_ocd_cntlr/complex_wrlvl_final_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][0]' (FDR) to 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][0]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]' (FDRE) to 'u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]' (FDR) to 'u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/calib_tap_inc_done_r1_reg' (FD) to 'u_ddr_phy_init/tg_timer_go_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[3]' (FDR) to 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[2]' (FDR) to 'u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][0]' (FDRE) to 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][1]' (FDRE) to 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]' (FDRE) to 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][2]' (FDRE) to 'u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/new_burst_r_reg' (FD) to 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/tg_timer_go_reg' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[10]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[11]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[12]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/complex_address_reg[13]' (FDRE) to 'u_ddr_phy_init/complex_address_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\complex_address_reg[14] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/single_rank.chip_cnt_r_reg[0]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/single_rank.chip_cnt_r_reg[1]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/even_cwl.phy_we_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_ras_n_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/even_cwl.phy_cas_n_reg[1]' (FDS) to 'u_ddr_phy_init/even_cwl.phy_ras_n_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\even_cwl.phy_ras_n_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2]' (FD) to 'u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[13]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[14]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[0]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[1]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_phy_init/victim_byte_cnt_reg[2]' (FD) to 'u_ddr_phy_init/victim_byte_cnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\victim_byte_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cal /u_poc/u_poc_cc/\dbg_poc_r_reg[273] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[28]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[27]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[24]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[23]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[20]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[26]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[18]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[30]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[19]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[25]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111109]' (FDRE) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111109]__0' (FD) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_mux_sel_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111111]' (FDRE) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111111]__0' (FD) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_mux_sel_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111110]' (FDRE) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dbg_prbs_first_edge_taps1[-1111111110]__0' (FD) to 'ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_mux_sel_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg_r_reg[0][16][0]' (FDRE) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg_r_reg[0][16][4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[80]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[85]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[90]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[95]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[100]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[105]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[110]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[115]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[120]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[125]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[130]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[135]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[140]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[145]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[150]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[155]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[160]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[165]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[170]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[175]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[180]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[185]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[190]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[195]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[200]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[205]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[210]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[215]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[220]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[225]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[230]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[235]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[240]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[245]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[250]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[255]' (FD) to 'ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dlyval_dq_reg[315]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[34]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' into 'gen_byte_sel_div1.byte_sel_cnt_reg[3:0]' [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1041]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                           | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|system_mig_7series_0_0                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|system_mig_7series_0_0                                                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|system_mig_7series_0_0                                                | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 723 of c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc. [c:/Users/openfpga/Desktop/project/golden/example9_4/project_1.gen/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:723]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 2125.844 ; gain = 1080.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:14 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                           | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|system_mig_7series_0_0                                                | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|system_mig_7series_0_0                                                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|system_mig_7series_0_0                                                | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
+----------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance u_system_mig_7series_0_0_migi_1/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 from module system_mig_7series_0_0_GT0_tempName due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:16 ; elapsed = 00:03:28 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:03:37 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:37 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:03:42 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:29 ; elapsed = 00:03:42 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:43 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:43 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_mig_7series_0_0 | u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |BUFG                   |     5|
|2     |BUFH                   |     1|
|3     |BUFIO                  |     3|
|4     |CARRY4                 |   294|
|5     |IDDR                   |     8|
|6     |IDELAYCTRL             |     2|
|7     |IDELAYE2_FINEDELAY     |    64|
|8     |IN_FIFO                |     8|
|9     |ISERDESE2              |    64|
|10    |LUT1                   |   536|
|11    |LUT2                   |   958|
|12    |LUT3                   |  3523|
|13    |LUT4                   |  1443|
|14    |LUT5                   |  2792|
|15    |LUT6                   |  3413|
|16    |MMCME2_ADV             |     2|
|17    |MUXF7                  |   303|
|18    |MUXF8                  |     8|
|19    |ODDR                   |    17|
|20    |OSERDESE2              |   104|
|23    |OUT_FIFO               |    11|
|25    |PHASER_IN_PHY          |     8|
|26    |PHASER_OUT_PHY         |    11|
|28    |PHASER_REF             |     3|
|29    |PHY_CONTROL            |     3|
|30    |PLLE2_ADV              |     1|
|31    |RAM32M                 |   388|
|32    |RAM32X1D               |    12|
|33    |SRL16E                 |    25|
|34    |SRLC32E                |   518|
|35    |XADC                   |     1|
|36    |FDCE                   |     4|
|37    |FDPE                   |   100|
|38    |FDRE                   |  8654|
|39    |FDSE                   |   336|
|40    |IBUFGDS                |     1|
|41    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|42    |IOBUF_DCIEN            |    64|
|43    |OBUF                   |    25|
|44    |OBUFDS                 |     1|
|45    |OBUFT                  |     8|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:43 . Memory (MB): peak = 2189.828 ; gain = 1144.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:27 . Memory (MB): peak = 2189.828 ; gain = 1008.117
Synthesis Optimization Complete : Time (s): cpu = 00:03:30 ; elapsed = 00:03:44 . Memory (MB): peak = 2189.828 ; gain = 1144.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.861 . Memory (MB): peak = 2189.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 64 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2189.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 474 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 388 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

Synth Design complete | Checksum: a73c5e8e
INFO: [Common 17-83] Releasing license: Synthesis
491 Infos, 337 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:46 ; elapsed = 00:04:00 . Memory (MB): peak = 2189.828 ; gain = 1599.492
INFO: [Coretcl 2-1174] Renamed 140 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2189.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_mig_7series_0_0_synth_1/system_mig_7series_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_mig_7series_0_0_utilization_synth.rpt -pb system_mig_7series_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2189.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 15:01:24 2024...
