<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed Jun 05 14:14:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 120.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 120.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_749">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:Mixer1/SLICE_749">Mixer1/RFInR_14</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay Mixer1/SLICE_749 to Mixer1/SLICE_749 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R2C17A.CLK,R2C17A.Q0,Mixer1/SLICE_749:ROUTE, 0.152,R2C17A.Q0,R2C17A.M1,Mixer1/RFInR1">Data path</A> Mixer1/SLICE_749 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q0 <A href="#@comp:Mixer1/SLICE_749">Mixer1/SLICE_749</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.152<A href="#@net:Mixer1/RFInR1:R2C17A.Q0:R2C17A.M1:0.152">      R2C17A.Q0 to R2C17A.M1     </A> <A href="#@net:Mixer1/RFInR1">Mixer1/RFInR1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R2C17A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R2C17A.CLK:0.698">     LPLL.CLKOP to R2C17A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R2C17A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R2C17A.CLK:0.698">     LPLL.CLKOP to R2C17A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_512">CIC1Cos/d_tmp_i0_i14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_504">CIC1Cos/d_d_tmp_i0_i14</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C13B.CLK,R12C13B.Q0,CIC1Cos/SLICE_512:ROUTE, 0.154,R12C13B.Q0,R12C13C.M0,CIC1Cos/d_tmp_14">Data path</A> CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13B.CLK to     R12C13B.Q0 <A href="#@comp:CIC1Cos/SLICE_512">CIC1Cos/SLICE_512</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_14:R12C13B.Q0:R12C13C.M0:0.154">     R12C13B.Q0 to R12C13C.M0    </A> <A href="#@net:CIC1Cos/d_tmp_14">CIC1Cos/d_tmp_14</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13B.CLK:0.698">     LPLL.CLKOP to R12C13B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13C.CLK:0.698">     LPLL.CLKOP to R12C13C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_512">CIC1Cos/d_tmp_i0_i15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_504">CIC1Cos/d_d_tmp_i0_i15</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C13B.CLK,R12C13B.Q1,CIC1Cos/SLICE_512:ROUTE, 0.154,R12C13B.Q1,R12C13C.M1,CIC1Cos/d_tmp_15">Data path</A> CIC1Cos/SLICE_512 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13B.CLK to     R12C13B.Q1 <A href="#@comp:CIC1Cos/SLICE_512">CIC1Cos/SLICE_512</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_15:R12C13B.Q1:R12C13C.M1:0.154">     R12C13B.Q1 to R12C13C.M1    </A> <A href="#@net:CIC1Cos/d_tmp_15">CIC1Cos/d_tmp_15</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13B.CLK:0.698">     LPLL.CLKOP to R12C13B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13C.CLK:0.698">     LPLL.CLKOP to R12C13C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_511">CIC1Cos/d_tmp_i0_i13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_503">CIC1Cos/d_d_tmp_i0_i13</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C13A.CLK,R12C13A.Q1,CIC1Cos/SLICE_511:ROUTE, 0.154,R12C13A.Q1,R12C13D.M1,CIC1Cos/d_tmp_13">Data path</A> CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q1 <A href="#@comp:CIC1Cos/SLICE_511">CIC1Cos/SLICE_511</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_13:R12C13A.Q1:R12C13D.M1:0.154">     R12C13A.Q1 to R12C13D.M1    </A> <A href="#@net:CIC1Cos/d_tmp_13">CIC1Cos/d_tmp_13</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13A.CLK:0.698">     LPLL.CLKOP to R12C13A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13D.CLK:0.698">     LPLL.CLKOP to R12C13D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_511">CIC1Cos/d_tmp_i0_i12</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_503">CIC1Cos/d_d_tmp_i0_i12</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C13A.CLK,R12C13A.Q0,CIC1Cos/SLICE_511:ROUTE, 0.154,R12C13A.Q0,R12C13D.M0,CIC1Cos/d_tmp_12">Data path</A> CIC1Cos/SLICE_511 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q0 <A href="#@comp:CIC1Cos/SLICE_511">CIC1Cos/SLICE_511</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_12:R12C13A.Q0:R12C13D.M0:0.154">     R12C13A.Q0 to R12C13D.M0    </A> <A href="#@net:CIC1Cos/d_tmp_12">CIC1Cos/d_tmp_12</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13A.CLK:0.698">     LPLL.CLKOP to R12C13A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C13D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C13D.CLK:0.698">     LPLL.CLKOP to R12C13D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_407">CIC1Cos/d5_281__i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_507">CIC1Cos/d_tmp_i0_i4</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_407 to CIC1Cos/SLICE_507 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C14C.CLK,R12C14C.Q0,CIC1Cos/SLICE_407:ROUTE, 0.156,R12C14C.Q0,R12C12C.M0,CIC1Cos/d5_4">Data path</A> CIC1Cos/SLICE_407 to CIC1Cos/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14C.CLK to     R12C14C.Q0 <A href="#@comp:CIC1Cos/SLICE_407">CIC1Cos/SLICE_407</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Cos/d5_4:R12C14C.Q0:R12C12C.M0:0.156">     R12C14C.Q0 to R12C12C.M0    </A> <A href="#@net:CIC1Cos/d5_4">CIC1Cos/d5_4</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C14C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C14C.CLK:0.698">     LPLL.CLKOP to R12C14C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C12C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C12C.CLK:0.698">     LPLL.CLKOP to R12C12C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/d_tmp_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_500">CIC1Cos/d_d_tmp_i0_i6</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_508 to CIC1Cos/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R11C12D.CLK,R11C12D.Q0,CIC1Cos/SLICE_508:ROUTE, 0.156,R11C12D.Q0,R11C11D.M0,CIC1Cos/d_tmp_6">Data path</A> CIC1Cos/SLICE_508 to CIC1Cos/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12D.CLK to     R11C12D.Q0 <A href="#@comp:CIC1Cos/SLICE_508">CIC1Cos/SLICE_508</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Cos/d_tmp_6:R11C12D.Q0:R11C11D.M0:0.156">     R11C12D.Q0 to R11C11D.M0    </A> <A href="#@net:CIC1Cos/d_tmp_6">CIC1Cos/d_tmp_6</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C12D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R11C12D.CLK:0.698">     LPLL.CLKOP to R11C12D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R11C11D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R11C11D.CLK:0.698">     LPLL.CLKOP to R11C11D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_408">CIC1Cos/d5_281__i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_506">CIC1Cos/d_tmp_i0_i2</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Cos/SLICE_408 to CIC1Cos/SLICE_506 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R12C14B.CLK,R12C14B.Q0,CIC1Cos/SLICE_408:ROUTE, 0.156,R12C14B.Q0,R12C12B.M0,CIC1Cos/d5_2">Data path</A> CIC1Cos/SLICE_408 to CIC1Cos/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q0 <A href="#@comp:CIC1Cos/SLICE_408">CIC1Cos/SLICE_408</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Cos/d5_2:R12C14B.Q0:R12C12B.M0:0.156">     R12C14B.Q0 to R12C12B.M0    </A> <A href="#@net:CIC1Cos/d5_2">CIC1Cos/d5_2</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C14B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C14B.CLK:0.698">     LPLL.CLKOP to R12C14B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.698,LPLL.CLKOP,R12C12B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1Cos/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.698<A href="#@net:osc_clk:LPLL.CLKOP:R12C12B.CLK:0.698">     LPLL.CLKOP to R12C12B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_tx1/SLICE_1">uart_tx1/UartClk_286_298__i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:uart_tx1/SLICE_1">uart_tx1/UartClk_286_298__i0</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_1 to uart_tx1/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R21C2A.CLK,R21C2A.Q1,uart_tx1/SLICE_1:ROUTE, 0.130,R21C2A.Q1,R21C2A.A1,uart_tx1/n3_adj_2157:CTOF_DEL, 0.101,R21C2A.A1,R21C2A.F1,uart_tx1/SLICE_1:ROUTE, 0.000,R21C2A.F1,R21C2A.DI1,uart_tx1/n20">Data path</A> uart_tx1/SLICE_1 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2A.CLK to      R21C2A.Q1 <A href="#@comp:uart_tx1/SLICE_1">uart_tx1/SLICE_1</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.130<A href="#@net:uart_tx1/n3_adj_2157:R21C2A.Q1:R21C2A.A1:0.130">      R21C2A.Q1 to R21C2A.A1     </A> <A href="#@net:uart_tx1/n3_adj_2157">uart_tx1/n3_adj_2157</A>
CTOF_DEL    ---     0.101      R21C2A.A1 to      R21C2A.F1 <A href="#@comp:uart_tx1/SLICE_1">uart_tx1/SLICE_1</A>
ROUTE         1     0.000<A href="#@net:uart_tx1/n20:R21C2A.F1:R21C2A.DI1:0.000">      R21C2A.F1 to R21C2A.DI1    </A> <A href="#@net:uart_tx1/n20">uart_tx1/n20</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C2A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680<A href="#@net:osc_clk:LPLL.CLKOP:R21C2A.CLK:0.680">     LPLL.CLKOP to R21C2A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C2A.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680<A href="#@net:osc_clk:LPLL.CLKOP:R21C2A.CLK:0.680">     LPLL.CLKOP to R21C2A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_tx1/SLICE_0">uart_tx1/UartClk_286_298__i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:uart_tx1/SLICE_0">uart_tx1/UartClk_286_298__i1</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay uart_tx1/SLICE_0 to uart_tx1/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:REG_DEL, 0.133,R21C2B.CLK,R21C2B.Q0,uart_tx1/SLICE_0:ROUTE, 0.130,R21C2B.Q0,R21C2B.A0,uart_tx1/n2:CTOF_DEL, 0.101,R21C2B.A0,R21C2B.F0,uart_tx1/SLICE_0:ROUTE, 0.000,R21C2B.F0,R21C2B.DI0,uart_tx1/n19">Data path</A> uart_tx1/SLICE_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2B.CLK to      R21C2B.Q0 <A href="#@comp:uart_tx1/SLICE_0">uart_tx1/SLICE_0</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     0.130<A href="#@net:uart_tx1/n2:R21C2B.Q0:R21C2B.A0:0.130">      R21C2B.Q0 to R21C2B.A0     </A> <A href="#@net:uart_tx1/n2">uart_tx1/n2</A>
CTOF_DEL    ---     0.101      R21C2B.A0 to      R21C2B.F0 <A href="#@comp:uart_tx1/SLICE_0">uart_tx1/SLICE_0</A>
ROUTE         1     0.000<A href="#@net:uart_tx1/n19:R21C2B.F0:R21C2B.DI0:0.000">      R21C2B.F0 to R21C2B.DI0    </A> <A href="#@net:uart_tx1/n19">uart_tx1/n19</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C2B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:0.680">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 120.000000 MHz ;:ROUTE, 0.680,LPLL.CLKOP,R21C2B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.680<A href="#@net:osc_clk:LPLL.CLKOP:R21C2B.CLK:0.680">     LPLL.CLKOP to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_749">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     1.531ns  (79.5% logic, 20.5% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to Mixer1/SLICE_749 and
      1.531ns delay Mixer1/SLICE_749 to DiffOut (totaling 2.136ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 2.136ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.605,LPLL.CLKOP,R2C17A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.605<A href="#@net:osc_clk:LPLL.CLKOP:R2C17A.CLK:0.605">     LPLL.CLKOP to R2C17A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R2C17A.CLK,R2C17A.Q1,Mixer1/SLICE_749:ROUTE, 0.314,R2C17A.Q1,127.PADDO,DiffOut_c:DOPAD_DEL, 1.084,127.PADDO,127.PAD,DiffOut">Data path</A> Mixer1/SLICE_749 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q1 <A href="#@comp:Mixer1/SLICE_749">Mixer1/SLICE_749</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     0.314<A href="#@net:DiffOut_c:R2C17A.Q1:127.PADDO:0.314">      R2C17A.Q1 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     1.084      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    1.531   (79.5% logic, 20.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_759">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     2.606ns  (46.7% logic, 53.3% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to PWM1/SLICE_759 and
      2.606ns delay PWM1/SLICE_759 to PWMOut (totaling 3.211ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 3.211ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 0.605,LPLL.CLKOP,R6C32B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       181     0.605<A href="#@net:osc_clk:LPLL.CLKOP:R6C32B.CLK:0.605">     LPLL.CLKOP to R6C32B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R6C32B.CLK,R6C32B.Q0,PWM1/SLICE_759:ROUTE, 1.389,R6C32B.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 1.084,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_759 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C32B.CLK to      R6C32B.Q0 <A href="#@comp:PWM1/SLICE_759">PWM1/SLICE_759</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     1.389<A href="#@net:PWMOut_c:R6C32B.Q0:43.PADDO:1.389">      R6C32B.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    2.606   (46.7% logic, 53.3% route), 2 logic levels.

Report:    2.136ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 120.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.136 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:osc_clk_derived_989">osc_clk_derived_989</A>   Source: CIC1Cos/SLICE_771.Q0   Loads: 523
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 181
   Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:osc_clk_derived_989">osc_clk_derived_989</A>   Source: CIC1Cos/SLICE_771.Q0
      Covered under: FREQUENCY NET "osc_clk" 120.000000 MHz ;   Transfers: 8

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:uart_tx1/UartClk[2]">uart_tx1/UartClk[2]</A>   Source: uart_tx1/SLICE_0.Q1   Loads: 43
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3557 paths, 1 nets, and 1756 connections (33.52% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 6 (setup), 0 (hold)
Score: 950 (setup), 0 (hold)
Cumulative negative slack: 950 (950+0)
