text_ram.v,verilog,xil_defaultlib,../../../../frame.srcs/sources_1/ip/text_ram/sim/text_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
