// Seed: 4145637138
module module_0 #(
    parameter id_2 = 32'd24
);
  task id_1();
    begin : LABEL_0
      id_1 <= 1 * -1;
    end
  endtask
  logic _id_2;
  wire [-1  &&  -1  &&  id_2 : id_2] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  logic id_8;
  ;
endmodule
