{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755672995142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755672995142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 20 00:56:35 2025 " "Processing started: Wed Aug 20 00:56:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755672995142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755672995142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off param_counter -c param_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off param_counter -c param_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755672995142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755672995554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755672995554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "param_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file param_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 param_counter " "Found entity 1: param_counter" {  } { { "param_counter.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/param_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755673001125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755673001125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_param_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_param_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_param_counter " "Found entity 1: tb_param_counter" {  } { { "tb_param_counter.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/tb_param_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755673001126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755673001126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_n " "Found entity 1: counter_n" {  } { { "counter_n.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/counter_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755673001128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755673001128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "param_counter " "Elaborating entity \"param_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755673001162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 param_counter.sv(41) " "Verilog HDL assignment warning at param_counter.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "param_counter.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/param_counter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755673001174 "|param_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 param_counter.sv(42) " "Verilog HDL assignment warning at param_counter.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "param_counter.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/param_counter.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755673001174 "|param_counter"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "param_counter.sv(66) " "Verilog HDL unsupported feature error at param_counter.sv(66): Procedural Continuous Assignment to register is not supported" {  } { { "param_counter.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab1/problema3/param_counter.sv" 66 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1755673001176 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755673001176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755673001238 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 20 00:56:41 2025 " "Processing ended: Wed Aug 20 00:56:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755673001238 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755673001238 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755673001238 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755673001238 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755673001826 ""}
