*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 4 and distance = 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2598237 heartbeat IPC: 3.84876 cumulative IPC: 3.84876 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5191608 heartbeat IPC: 3.85599 cumulative IPC: 3.85237 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6488853 (Simulation time: 0 hr 0 min 41 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29614399 heartbeat IPC: 0.409454 cumulative IPC: 0.216211 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 75722547 heartbeat IPC: 0.216881 cumulative IPC: 0.216658 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 122899064 heartbeat IPC: 0.21197 cumulative IPC: 0.214758 (Simulation time: 0 hr 5 min 58 sec) 
Finished CPU 0 instructions: 25000004 cycles: 116410212 cumulative IPC: 0.214758 (Simulation time: 0 hr 5 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.214758 instructions: 25000004 cycles: 116410212
cpu0_DTLB TOTAL     ACCESS:    4467906  HIT:    4433859  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1983749  HIT:    1979128  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2484157  HIT:    2454731  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 463.862 cycles
cpu0_ITLB TOTAL     ACCESS:     473080  HIT:     473080  MISS:          0
cpu0_ITLB LOAD      ACCESS:     473080  HIT:     473080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     548946  HIT:     548946  MISS:          0
cpu0_L1I LOAD      ACCESS:     548946  HIT:     548946  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 838.062 cycles
cpu0_L1D TOTAL     ACCESS:    5729606  HIT:    3779051  MISS:    1950555
cpu0_L1D LOAD      ACCESS:    1361449  HIT:    1065895  MISS:     295554
cpu0_L1D RFO       ACCESS:    4350632  HIT:    2695640  MISS:    1654992
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17525  HIT:      17516  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 845.895 cycles
cpu0_L2C TOTAL     ACCESS:    3738388  HIT:    2502974  MISS:    1235414
cpu0_L2C LOAD      ACCESS:     295554  HIT:      84475  MISS:     211079
cpu0_L2C RFO       ACCESS:    1654992  HIT:     738468  MISS:     916524
cpu0_L2C PREFETCH  ACCESS:     132814  HIT:      25068  MISS:     107746
cpu0_L2C WRITEBACK ACCESS:    1655019  HIT:    1654963  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     348415  ISSUED:     342077  USEFUL:      97830  USELESS:      21716
cpu0_L2C AVERAGE MISS LATENCY: 1441.64 cycles
LLC TOTAL     ACCESS:    2305888  HIT:    1055879  MISS:    1250009
LLC LOAD      ACCESS:     199311  HIT:      79089  MISS:     120222
LLC RFO       ACCESS:     916471  HIT:      29939  MISS:     886532
LLC PREFETCH  ACCESS:     273411  HIT:      30208  MISS:     243203
LLC WRITEBACK ACCESS:     916686  HIT:     916643  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1640.5 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      77147  ROW_BUFFER_MISS:    1172819
 DBUS AVG_CONGESTED_CYCLE:    4.00161
 WQ ROW_BUFFER_HIT:      14724  ROW_BUFFER_MISS:     872725  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 263.972
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
