#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 13:32:50 2020
# Process ID: 19444
# Current directory: F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1
# Command line: vivado.exe -log kws_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kws_0.tcl
# Log file: F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/kws_0.vds
# Journal file: F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1\vivado.jou
#-----------------------------------------------------------
source kws_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/xilinx_com_hls_kws_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
Command: synth_design -top kws_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1601.020 ; gain = 65.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kws_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/synth/kws_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'kws' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:261]
INFO: [Synth 8-6157] synthesizing module 'kws_weights_ru_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3840 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_weights_ru_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3840 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:22]
INFO: [Synth 8-3876] $readmem data file './kws_weights_ru_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_ru_0_ram' (1#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_ru_0' (2#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'kws_dw_weight1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_dw_weight1_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_dw_weight1_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_dw_weight1_ram' (3#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_dw_weight1' (4#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight1.v:40]
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s_y_4' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s_y_4_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:19]
INFO: [Synth 8-3876] $readmem data file './fc_64u_12u_1u_s_y_4_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s_y_4_ram' (5#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s_y_4' (6#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_4.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_bn_bias1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_bn_bias1_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_bn_bias1_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_bn_bias1_ram' (7#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_bn_bias1' (8#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bn_bias1.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_dw_weight2_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_dw_weight2_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './kws_dw_weight2_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'kws_dw_weight2_0_ram' (9#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_dw_weight2_0' (10#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_dw_weight2_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'kws_pw_weight2_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_pw_weight2_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:22]
INFO: [Synth 8-3876] $readmem data file './kws_pw_weight2_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'kws_pw_weight2_0_ram' (11#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_pw_weight2_0' (12#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight2_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'kws_weights_rw' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_weights_rw_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:21]
INFO: [Synth 8-3876] $readmem data file './kws_weights_rw_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:24]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_rw_ram' (13#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_rw' (14#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:49]
INFO: [Synth 8-6157] synthesizing module 'fc_relu6_x' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_relu6_x_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:19]
INFO: [Synth 8-3876] $readmem data file './fc_relu6_x_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6_x_ram' (15#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6_x' (16#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_x.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_weights_hw' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_weights_hw_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:22]
INFO: [Synth 8-3876] $readmem data file './kws_weights_hw_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:25]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_hw_ram' (17#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_hw' (18#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_hw.v:51]
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2560 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights1_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2560 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_fc_weights1_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights1_ram' (19#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights1' (20#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights1.v:40]
INFO: [Synth 8-6157] synthesizing module 'fc_relu6_y' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_relu6_y_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:19]
INFO: [Synth 8-3876] $readmem data file './fc_relu6_y_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6_y_ram' (21#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6_y' (22#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6_y.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights2' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights2_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_fc_weights2_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights2_ram' (23#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights2' (24#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:40]
INFO: [Synth 8-6157] synthesizing module 'grucell' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:10]
	Parameter ap_ST_fsm_state1 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 162'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 162'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 162'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 162'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 162'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 162'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 162'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 162'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 162'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 162'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 162'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 162'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 162'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 162'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 162'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 162'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 162'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 162'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 162'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 162'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 162'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 162'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 162'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 162'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 162'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 162'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 162'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 162'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 162'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 162'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage8 bound to: 162'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage9 bound to: 162'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage10 bound to: 162'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage11 bound to: 162'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage12 bound to: 162'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage13 bound to: 162'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage14 bound to: 162'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage15 bound to: 162'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage16 bound to: 162'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage17 bound to: 162'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage18 bound to: 162'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage19 bound to: 162'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage20 bound to: 162'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage21 bound to: 162'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage22 bound to: 162'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage23 bound to: 162'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 162'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 162'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 162'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 162'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 162'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 162'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 162'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 162'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 162'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 162'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 162'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 162'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage2 bound to: 162'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage3 bound to: 162'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 162'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 162'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 162'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:451]
INFO: [Synth 8-6157] synthesizing module 'grucell_state' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_state_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:24]
INFO: [Synth 8-3876] $readmem data file './grucell_state_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:27]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state_ram' (25#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state' (26#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state.v:55]
INFO: [Synth 8-6157] synthesizing module 'pw_layer2_x_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4128 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pw_layer2_x_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:22]
INFO: [Synth 8-3876] $readmem data file './pw_layer2_x_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer2_x_0_ram' (27#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer2_x_0' (28#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2_x_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'grucell_state_1_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_state_1_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:22]
INFO: [Synth 8-3876] $readmem data file './grucell_state_1_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state_1_0_ram' (29#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state_1_0' (30#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'grucell_zz' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_zz_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:22]
INFO: [Synth 8-3876] $readmem data file './grucell_zz_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'grucell_zz_ram' (31#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_zz' (32#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:51]
INFO: [Synth 8-6157] synthesizing module 'mysigmoid' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mysigmoid.v:10]
	Parameter ap_ST_fsm_state1 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 146'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 146'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 146'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 146'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 146'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 146'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 146'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 146'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 146'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 146'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 146'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 146'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 146'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 146'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 146'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 146'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 146'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 146'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 146'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 146'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 146'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 146'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 146'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 146'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 146'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 146'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 146'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 146'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 146'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 146'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 146'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 146'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 146'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 146'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 146'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 146'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 146'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 146'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 146'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 146'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 146'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 146'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 146'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 146'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 146'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 146'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 146'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 146'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 146'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 146'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 146'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 146'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 146'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 146'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 146'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 146'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 146'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 146'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 146'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 146'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 146'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 146'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 146'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mysigmoid.v:182]
INFO: [Synth 8-6157] synthesizing module 'kws_fadd_32ns_32nbkb' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32nbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_fadd_2_full_dsp_32' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_fadd_2_full_dsp_32' (50#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_fadd_32ns_32nbkb' (51#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32nbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_fmul_32ns_32ncud' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_fmul_2_max_dsp_32' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_fmul_2_max_dsp_32' (59#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_fmul_32ns_32ncud' (60#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_fcmp_32ns_32neOg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'kws_ap_fcmp_0_no_dsp_32' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_fcmp_0_no_dsp_32' (64#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_fcmp_32ns_32neOg' (65#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mysigmoid' (66#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mysigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'mytanh' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:10]
	Parameter ap_ST_fsm_state1 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 110'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 110'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 110'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 110'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 110'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 110'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 110'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 110'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 110'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 110'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 110'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 110'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 110'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 110'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 110'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 110'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 110'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 110'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 110'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 110'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 110'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 110'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 110'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 110'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 110'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 110'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 110'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 110'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 110'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 110'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 110'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 110'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 110'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 110'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 110'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 110'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 110'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 110'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 110'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 110'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 110'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 110'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 110'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 110'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 110'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 110'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 110'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 110'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 110'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 110'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 110'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 110'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 110'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 110'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 110'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 110'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 110'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 110'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 110'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 110'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 110'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 110'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:146]
INFO: [Synth 8-6155] done synthesizing module 'mytanh' (67#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:10]
INFO: [Synth 8-6157] synthesizing module 'kws_faddfsub_32nsfYi' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_faddfsub_32nsfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_faddfsub_2_full_dsp_32' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_faddfsub_2_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_faddfsub_2_full_dsp_32' (68#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'kws_faddfsub_32nsfYi' (69#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_faddfsub_32nsfYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_fadd_32ns_32ndEe' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_fadd_2_no_dsp_32' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_fadd_2_no_dsp_32' (83#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_fadd_2_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_fadd_32ns_32ndEe' (84#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_mux_432_32_1_1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_mux_432_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kws_mux_432_32_1_1' (85#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_mux_432_32_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7374]
INFO: [Synth 8-4471] merging register 'trunc_ln105_2_reg_8514_reg[3:0]' into 'trunc_ln73_reg_7434_reg[3:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7284]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln105_2_reg_8514_reg was removed.  [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7284]
INFO: [Synth 8-6155] done synthesizing module 'grucell' (86#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:10]
INFO: [Synth 8-6157] synthesizing module 'pw_layer2' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 55'b0000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 55'b0000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 55'b0000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 55'b0000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 55'b0000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 55'b0000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 55'b0000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 55'b0000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 55'b0000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 55'b0000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 55'b0000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 55'b0000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 55'b0000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 55'b0000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 55'b0000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 55'b0000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 55'b0000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 55'b0000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 55'b0000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 55'b0000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 55'b0000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 55'b0000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 55'b0000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 55'b0000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 55'b0000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 55'b0000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 55'b0000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 55'b0000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 55'b0000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 55'b0000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 55'b0000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 55'b0000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 55'b0000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 55'b0000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 55'b0000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 55'b0000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 55'b0000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 55'b0000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 55'b0000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 55'b0000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 55'b0000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 55'b0000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 55'b0000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 55'b0000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 55'b0000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 55'b0000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 55'b0000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 55'b0000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 55'b0000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 55'b0000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 55'b0000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 55'b0001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 55'b0010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 55'b0100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 55'b1000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:3594]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer2' (87#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:10]
INFO: [Synth 8-6157] synthesizing module 'dw_layer2' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state16 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state19 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:86]
INFO: [Synth 8-6157] synthesizing module 'dw_layer2_y_6_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4128 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dw_layer2_y_6_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:19]
INFO: [Synth 8-3876] $readmem data file './dw_layer2_y_6_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer2_y_6_0_ram' (88#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer2_y_6_0' (89#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2_y_6_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_y_9_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4968 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_y_9_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4968 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:19]
INFO: [Synth 8-3876] $readmem data file './pw_layer1_y_9_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_y_9_0_ram' (90#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_y_9_0' (91#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y_9_0.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1976]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer2' (92#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:96]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_x_11_0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 414 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_x_11_0_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 414 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:19]
INFO: [Synth 8-3876] $readmem data file './pw_layer1_x_11_0_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_x_11_0_ram' (93#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_x_11_0' (94#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x_11_0.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1760]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1' (95#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'weight_loader' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:10]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b100000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:2439]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'weight_loader' (96#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_relu6' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state23 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state26 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:72]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6' (97#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state20 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state23 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:72]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s' (98#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state5 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state17 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state20 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:61]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_x_5' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 490 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_x_5_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 490 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:19]
INFO: [Synth 8-3876] $readmem data file './dw_layer1_x_5_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_x_5_ram' (99#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_x_5' (100#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_5.v:40]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_y_5' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 414 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_y_5_ram' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 414 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:24]
INFO: [Synth 8-3876] $readmem data file './dw_layer1_y_5_ram.dat' is read successfully [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:27]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_y_5_ram' (101#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_y_5' (102#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_5.v:55]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1' (103#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_broadcaster' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:49]
INFO: [Synth 8-6155] done synthesizing module 'data_broadcaster' (104#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:10]
INFO: [Synth 8-6157] synthesizing module 'datastream_out_12u_s' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:50]
INFO: [Synth 8-6155] done synthesizing module 'datastream_out_12u_s' (105#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d500_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d500_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d500_A' (106#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d500_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d414_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d414_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 414 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d414_A' (107#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d414_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d19872_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d19872_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 19872 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d19872_A' (108#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d19872_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d16512_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d16512_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 16512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d16512_A' (109#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d16512_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d40_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d40_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d40_A' (110#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d40_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d64_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d64_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d64_A' (111#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d64_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d12_A' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d12_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d12_A_shiftReg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d12_A.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d12_A_shiftReg' (112#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d12_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d12_A' (113#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d12_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (114#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (115#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (116#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (116#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (116#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (117#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6155] done synthesizing module 'kws' (118#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:12]
INFO: [Synth 8-6155] done synthesizing module 'kws_0' (119#1) [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/synth/kws_0.v:58]
WARNING: [Synth 8-3331] design data_broadcaster has unconnected port data_in_TLAST
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized71 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized59 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1878.039 ; gain = 342.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1899.887 ; gain = 364.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1899.887 ; gain = 364.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2930 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/constraints/kws_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/constraints/kws_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2269.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 182 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 61 instances
  FDE => FDRE: 121 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 2283.684 ; gain = 14.543
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2283.684 ; gain = 747.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2283.684 ; gain = 747.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2283.684 ; gain = 747.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln64_5_reg_7362_reg[3:0]' into 'zext_ln64_4_reg_7351_reg[3:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2872]
INFO: [Synth 8-4471] merging register 'zext_ln105_1_reg_8428_reg[5:0]' into 'zext_ln104_reg_8422_reg[5:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2882]
INFO: [Synth 8-4471] merging register 'zext_ln102_1_reg_8462_reg[3:0]' into 'zext_ln102_reg_8451_reg[3:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2879]
INFO: [Synth 8-4471] merging register 'zext_ln64_4_reg_7351_reg[9:4]' into 'zext_ln64_3_reg_7323_reg[11:6]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6374]
INFO: [Synth 8-4471] merging register 'zext_ln105_1_reg_8428_reg[11:6]' into 'zext_ln64_3_reg_7323_reg[11:6]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6264]
INFO: [Synth 8-4471] merging register 'zext_ln105_reg_8439_reg[31:2]' into 'zext_ln64_1_reg_7337_reg[31:2]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:8111]
INFO: [Synth 8-4471] merging register 'zext_ln102_reg_8451_reg[9:4]' into 'zext_ln64_3_reg_7323_reg[11:6]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6294]
INFO: [Synth 8-4471] merging register 'zext_ln102_1_reg_8462_reg[12:4]' into 'zext_ln64_5_reg_7362_reg[12:4]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6330]
INFO: [Synth 8-4471] merging register 'or_ln102_6_reg_8833_reg[2:0]' into 'or_ln85_6_reg_8057_reg[2:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7694]
INFO: [Synth 8-4471] merging register 'or_ln110_6_reg_9000_reg[2:0]' into 'or_ln85_6_reg_8057_reg[2:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7606]
INFO: [Synth 8-4471] merging register 'zext_ln122_reg_9180_pp4_iter2_reg_reg[63:6]' into 'zext_ln122_reg_9180_pp4_iter1_reg_reg[63:6]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:8127]
INFO: [Synth 8-4471] merging register 'zext_ln122_reg_9180_pp4_iter3_reg_reg[63:6]' into 'zext_ln122_reg_9180_pp4_iter1_reg_reg[63:6]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:8128]
INFO: [Synth 8-4471] merging register 'or_ln119_6_reg_9252_reg[2:0]' into 'or_ln85_6_reg_8057_reg[2:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:7878]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:4690]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:4688]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:4686]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_8_reg_8723_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2720]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_2_reg_8579_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2712]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_14_reg_8858_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2704]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_12_reg_8813_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2703]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_10_reg_8768_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2697]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln76_14_reg_7829_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2750]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_3617_reg' and it is trimmed from '10' to '9' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2933]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_8502_reg' and it is trimmed from '6' to '5' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:2690]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'y_1_addr_1_reg_2668_reg[12:0]' into 'y_0_addr_1_reg_2663_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1376]
INFO: [Synth 8-4471] merging register 'y_2_addr_1_reg_2673_reg[12:0]' into 'y_0_addr_1_reg_2663_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1377]
INFO: [Synth 8-4471] merging register 'y_3_addr_1_reg_2678_reg[12:0]' into 'y_0_addr_1_reg_2663_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1378]
INFO: [Synth 8-4471] merging register 'zext_ln59_1_reg_2648_reg[5:0]' into 'zext_ln58_2_reg_2643_reg[5:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1380]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_4_reg_2553_reg' and it is trimmed from '14' to '13' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1327]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln58_reg_2637_reg' and it is trimmed from '12' to '11' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer2.v:1373]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'y_6_1_addr_1_reg_2148_reg[12:0]' into 'y_6_0_addr_1_reg_2143_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1008]
INFO: [Synth 8-4471] merging register 'y_6_2_addr_1_reg_2153_reg[12:0]' into 'y_6_0_addr_1_reg_2143_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1009]
INFO: [Synth 8-4471] merging register 'y_6_3_addr_1_reg_2158_reg[12:0]' into 'y_6_0_addr_1_reg_2143_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1010]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:1964]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer2.v:518]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'y_9_1_addr_1_reg_1603_reg[12:0]' into 'y_9_0_addr_1_reg_1598_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:892]
INFO: [Synth 8-4471] merging register 'y_9_2_addr_1_reg_1608_reg[12:0]' into 'y_9_0_addr_1_reg_1598_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:893]
INFO: [Synth 8-4471] merging register 'y_9_3_addr_1_reg_1613_reg[12:0]' into 'y_9_0_addr_1_reg_1598_reg[12:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:894]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln40_reg_573_reg' and it is trimmed from '7' to '6' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:570]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:321]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d500_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d414_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d19872_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d16512_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d40_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d64_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w32_d12_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws_pw_weight2_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws_pw_weight2_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"kws_fc_weights1_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "kws_fc_weights1_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "kws_fc_weights1_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "kws_fc_weights1_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws_fc_weights2_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws_fc_weights2_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell_state_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell_state_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "grucell_state_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"pw_layer2_x_0_ram:/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "pw_layer2_x_0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "pw_layer2_x_0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "pw_layer2_x_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "pw_layer2_x_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pw_layer2_x_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell_zz_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell_zz_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"dw_layer2_y_6_0_ram:/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "dw_layer2_y_6_0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "dw_layer2_y_6_0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "dw_layer2_y_6_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "dw_layer2_y_6_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "dw_layer2_y_6_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"pw_layer1_y_9_0_ram:/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "pw_layer1_y_9_0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "pw_layer1_y_9_0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "pw_layer1_y_9_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "pw_layer1_y_9_0_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pw_layer1_y_9_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dw_layer1_y_5_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "dw_layer1_y_5_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "dw_layer1_y_5_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"fifo_w32_d19872_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "fifo_w32_d19872_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM "fifo_w32_d19872_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "fifo_w32_d19872_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "fifo_w32_d19872_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "fifo_w32_d19872_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "fifo_w32_d19872_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "fifo_w32_d19872_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fifo_w32_d19872_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"fifo_w32_d16512_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "fifo_w32_d16512_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "fifo_w32_d16512_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "fifo_w32_d16512_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "fifo_w32_d16512_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "fifo_w32_d16512_A:/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "fifo_w32_d16512_A:/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "fifo_w32_d16512_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fifo_w32_d16512_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2283.684 ; gain = 747.949
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32nbkb:/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fadd_32ns_32nbkb:/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32nbkb:/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fadd_32ns_32nbkb:/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fmul_32ns_32ncud:/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fmul_32ns_32ncud:/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fmul_32ns_32ncud:/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fmul_32ns_32ncud:/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fcmp_32ns_32neOg:/kws_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_faddfsub_32nsfYi:/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_faddfsub_32nsfYi:/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_faddfsub_32nsfYi:/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_faddfsub_32nsfYi:/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kws_fadd_32ns_32ndEe:/kws_ap_fadd_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     44406|
|2     |grucell__GB1  |           1|     11900|
|3     |grucell__GB2  |           1|     13407|
|4     |kws__GCB0     |           1|     29977|
|5     |kws__GCB1     |           1|     17587|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U61/ce_r_reg' into 'kws_fcmp_32ns_32neOg_U60/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U61/din0_buf1_reg[31:0]' into 'kws_fcmp_32ns_32neOg_U60/din0_buf1_reg[31:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:71]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data151" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"x_10_0_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "x_10_0_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "x_10_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "x_10_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "x_10_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "x_10_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"x_10_1_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "x_10_1_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "x_10_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "x_10_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "x_10_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "x_10_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"x_10_2_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "x_10_2_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "x_10_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "x_10_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "x_10_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "x_10_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"x_10_3_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "x_10_3_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "x_10_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "x_10_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "x_10_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "x_10_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell__GB0/zz_U/grucell_zz_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell__GB0/zz_U/grucell_zz_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell__GB0/rr_U/grucell_zz_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell__GB0/rr_U/grucell_zz_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell__GB0/hh_U/grucell_zz_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell__GB0/hh_U/grucell_zz_ram_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fmul_32ns_32ncud_U59/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fadd_32ns_32nbkb_U58/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln119_5_reg_9242_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln119_5_reg_9242_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln119_3_reg_9222_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln119_4_reg_9232_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln119_4_reg_9232_reg[2] )
INFO: [Synth 8-3886] merging instance 'lshr_ln104_4_reg_8863_reg[3]' (FDE) to 'or_ln102_6_reg_8833_reg[5]'
INFO: [Synth 8-3886] merging instance 'lshr_ln104_4_reg_8863_reg[2]' (FDE) to 'or_ln102_6_reg_8833_reg[4]'
INFO: [Synth 8-3886] merging instance 'lshr_ln104_4_reg_8863_reg[1]' (FDE) to 'or_ln102_6_reg_8833_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln73_2_reg_7427_reg[0]' (FDE) to 'add_ln71_reg_7459_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln104_2_reg_8507_reg[0]' (FDE) to 'add_ln102_reg_8544_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lshr_ln104_4_reg_8863_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_2_reg_9196_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_9_reg_9362_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_3_reg_9274_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_9_reg_9362_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_5_reg_9328_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_4_reg_9285_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_7_reg_9339_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_4_reg_9285_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_7_reg_9339_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_fadd_32ns_32ndEe_U72/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'or_ln119_5_reg_9242_reg[0]' (FDE) to 'zext_ln122_reg_9180_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln119_4_reg_9232_reg[1]' (FDE) to 'zext_ln122_reg_9180_reg[1]'
INFO: [Synth 8-3886] merging instance 'or_ln119_4_reg_9232_reg[3]' (FDE) to 'or_ln119_6_reg_9252_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln119_5_reg_9242_reg[3]' (FDE) to 'or_ln119_6_reg_9252_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln119_4_reg_9232_reg[4]' (FDE) to 'or_ln119_6_reg_9252_reg[4]'
INFO: [Synth 8-3886] merging instance 'or_ln119_5_reg_9242_reg[4]' (FDE) to 'or_ln119_6_reg_9252_reg[4]'
INFO: [Synth 8-3886] merging instance 'or_ln119_4_reg_9232_reg[5]' (FDE) to 'or_ln119_6_reg_9252_reg[5]'
INFO: [Synth 8-3886] merging instance 'or_ln119_5_reg_9242_reg[5]' (FDE) to 'or_ln119_6_reg_9252_reg[5]'
INFO: [Synth 8-3886] merging instance 'or_ln119_3_reg_9222_reg[0]' (FDE) to 'zext_ln122_reg_9180_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln119_3_reg_9222_reg[1]' (FDE) to 'zext_ln122_reg_9180_reg[1]'
INFO: [Synth 8-3886] merging instance 'or_ln119_3_reg_9222_reg[3]' (FDE) to 'or_ln119_6_reg_9252_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln119_6_reg_9252_reg[3]' (FDE) to 'zext_ln122_reg_9180_reg[3]'
INFO: [Synth 8-3886] merging instance 'or_ln119_3_reg_9222_reg[4]' (FDE) to 'or_ln119_6_reg_9252_reg[4]'
INFO: [Synth 8-3886] merging instance 'or_ln119_6_reg_9252_reg[4]' (FDE) to 'zext_ln122_reg_9180_reg[4]'
INFO: [Synth 8-3886] merging instance 'or_ln119_3_reg_9222_reg[5]' (FDE) to 'or_ln119_6_reg_9252_reg[5]'
INFO: [Synth 8-3886] merging instance 'or_ln119_6_reg_9252_reg[5]' (FDE) to 'zext_ln122_reg_9180_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_reg[1]' (FDE) to 'zext_ln122_2_reg_9196_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_reg[1]' (FDE) to 'zext_ln122_5_reg_9328_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_reg[2]' (FDE) to 'zext_ln122_2_reg_9196_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_reg[2]' (FDE) to 'zext_ln122_4_reg_9285_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_reg[3]' (FDE) to 'zext_ln122_2_reg_9196_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_reg[3]' (FDE) to 'zext_ln122_4_reg_9285_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_reg[3]' (FDE) to 'zext_ln122_5_reg_9328_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_reg[3]' (FDE) to 'zext_ln122_11_reg_9373_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_reg[4]' (FDE) to 'zext_ln122_2_reg_9196_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_reg[4]' (FDE) to 'zext_ln122_4_reg_9285_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_reg[4]' (FDE) to 'zext_ln122_5_reg_9328_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_reg[4]' (FDE) to 'zext_ln122_11_reg_9373_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_reg[5]' (FDE) to 'zext_ln122_2_reg_9196_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_reg[5]' (FDE) to 'zext_ln122_4_reg_9285_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_reg[5]' (FDE) to 'zext_ln122_5_reg_9328_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_reg[5]' (FDE) to 'zext_ln122_11_reg_9373_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln105_reg_8439_reg[0]' (FDE) to 'zext_ln104_reg_8422_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln105_reg_8439_reg[1]' (FDE) to 'zext_ln104_reg_8422_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_fmul_32ns_32ncud_U73/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_fmul_32ns_32ncud_U74/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter1_reg_reg[1]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter1_reg_reg[1]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter1_reg_reg[2]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter1_reg_reg[2]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter1_reg_reg[3]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter1_reg_reg[3]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter1_reg_reg[3]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter1_reg_reg[3]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter1_reg_reg[4]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter1_reg_reg[4]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter1_reg_reg[4]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter1_reg_reg[4]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter1_reg_reg[5]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter1_reg_reg[5]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter1_reg_reg[5]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter1_reg_reg[5]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter1_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[20] )
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[28]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[25]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[26]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[27]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U61/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U61/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[20] )
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[28]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[25]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[26]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[27]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/opcode_buf1_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/opcode_buf1_reg[0]' (FD) to 'grp_mysigmoid_fu_3410/kws_fcmp_32ns_32neOg_U60/opcode_buf1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_mysigmoid_fu_3410/\kws_fcmp_32ns_32neOg_U60/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_faddfsub_32nsfYi_U69/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter2_reg_reg[1]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter2_reg_reg[1]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter2_reg_reg[2]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter2_reg_reg[2]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter2_reg_reg[3]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter2_reg_reg[3]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter2_reg_reg[3]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter2_reg_reg[3]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter2_reg_reg[4]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter2_reg_reg[4]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter2_reg_reg[4]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter2_reg_reg[4]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter2_reg_reg[5]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter2_reg_reg[5]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter2_reg_reg[5]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter2_reg_reg[5]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter2_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_faddfsub_32nsfYi_U68/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_7_reg_9339_pp4_iter3_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter3_reg_reg[1]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter3_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_3_reg_9274_pp4_iter3_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter3_reg_reg[1]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter3_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_9_reg_9362_pp4_iter3_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter3_reg_reg[2]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter3_reg_reg[2]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter3_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_7_reg_9339_pp4_iter3_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_9_reg_9362_pp4_iter3_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter3_reg_reg[3]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter3_reg_reg[3]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter3_reg_reg[3]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter3_reg_reg[3]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter3_reg_reg[4]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter3_reg_reg[4]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter3_reg_reg[4]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter3_reg_reg[4]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_reg_9180_pp4_iter3_reg_reg[5]' (FDE) to 'zext_ln122_2_reg_9196_pp4_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_3_reg_9274_pp4_iter3_reg_reg[5]' (FDE) to 'zext_ln122_4_reg_9285_pp4_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_7_reg_9339_pp4_iter3_reg_reg[5]' (FDE) to 'zext_ln122_5_reg_9328_pp4_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln122_9_reg_9362_pp4_iter3_reg_reg[5]' (FDE) to 'zext_ln122_11_reg_9373_pp4_iter3_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_2_reg_9196_pp4_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_4_reg_9285_pp4_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_pp4_iter3_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_4_reg_9285_pp4_iter3_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_pp4_iter3_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_5_reg_9328_pp4_iter3_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\zext_ln122_11_reg_9373_pp4_iter3_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_fmul_32ns_32ncud_U76/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kws_fmul_32ns_32ncud_U75/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U61/ce_r_reg' into 'kws_fcmp_32ns_32neOg_U60/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U61/din0_buf1_reg[31:0]' into 'kws_fcmp_32ns_32neOg_U60/din0_buf1_reg[31:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_fadd_32ns_32nbkb_U70/ce_r_reg' into 'kws_fadd_32ns_32nbkb_U71/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32nbkb.v:50]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grucell__GB1/state_U/grucell_state_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grucell__GB1/state_U/grucell_state_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "grucell__GB1/state_U/grucell_state_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U66/ce_r_reg' into 'kws_fcmp_32ns_32neOg_U65/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U66/din0_buf1_reg[31:0]' into 'kws_fcmp_32ns_32neOg_U65/din0_buf1_reg[31:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:71]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U16/ce_r_reg' into 'kws_fcmp_32ns_32neOg_U15/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U16/din0_buf1_reg[31:0]' into 'kws_fcmp_32ns_32neOg_U15/din0_buf1_reg[31:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:71]
INFO: [Synth 8-5544] ROM "kws_fcmp_32ns_32neOg_U15/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kws_fcmp_32ns_32neOg_U16/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fmul_32ns_32ncud_U14/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U13/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:50]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fadd_32ns_32nbkb_U108/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U107/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32nbkb.v:50]
INFO: [Synth 8-4471] merging register 'kws_fmul_32ns_32ncud_U109/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U107/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:50]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U110/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U107/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fadd_32ns_32nbkb_U118/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U117/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fadd_32ns_32nbkb.v:50]
INFO: [Synth 8-4471] merging register 'kws_fmul_32ns_32ncud_U119/ce_r_reg' into 'kws_fadd_32ns_32ndEe_U117/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:50]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'kws_fmul_32ns_32ncud_U5/ce_r_reg' into 'kws_fadd_32ns_32nbkb_U4/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fmul_32ns_32ncud.v:50]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"kws__GCB0/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "kws__GCB0/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "kws__GCB0/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "kws__GCB0/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws__GCB0/fc_weights2_U/kws_fc_weights2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws__GCB0/fc_weights2_U/kws_fc_weights2_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"grp_dw_layer1_fu_672/y_5_U/dw_layer1_y_5_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_dw_layer1_fu_672/y_5_U/dw_layer1_y_5_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "grp_dw_layer1_fu_672/y_5_U/dw_layer1_y_5_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"pw12dw2_V_fifo_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "pw12dw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM "pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "pw12dw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "pw12dw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "pw12dw2_V_fifo_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pw12dw2_V_fifo_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U48/ce_r_reg' into 'kws_fcmp_32ns_32neOg_U47/ce_r_reg' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_fcmp_32ns_32neOg_U48/din0_buf1_reg[31:0]' into 'kws_fcmp_32ns_32neOg_U47/din0_buf1_reg[31:0]' [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fcmp_32ns_32neOg.v:71]
INFO: [Synth 8-5544] ROM "kws_fcmp_32ns_32neOg_U47/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kws_fcmp_32ns_32neOg_U48/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/VivadoProject/1/wujiankws/wujiankws/wujiankws.srcs/sources_1/ip/kws_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"kws__GCB1/pw22gru_V_fifo_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "kws__GCB1/pw22gru_V_fifo_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"kws__GCB1/dw22pw2_V_fifo_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "kws__GCB1/dw22pw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws__GCB1/pw_weight2_3_U/kws_pw_weight2_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws__GCB1/pw_weight2_3_U/kws_pw_weight2_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws__GCB1/pw_weight2_2_U/kws_pw_weight2_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws__GCB1/pw_weight2_2_U/kws_pw_weight2_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws__GCB1/pw_weight2_1_U/kws_pw_weight2_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws__GCB1/pw_weight2_1_U/kws_pw_weight2_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"kws__GCB1/pw_weight2_0_U/kws_pw_weight2_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "kws__GCB1/pw_weight2_0_U/kws_pw_weight2_0_ram_U/ram_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2283.684 ; gain = 747.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     39578|
|2     |grucell__GB1  |           1|      7810|
|3     |grucell__GB2  |           1|      6483|
|4     |kws__GCB0     |           1|     37708|
|5     |kws__GCB1     |           1|     19738|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:22 . Memory (MB): peak = 2679.594 ; gain = 1143.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/fc_weights1_U/kws_fc_weights1_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_30_0/grp_dw_layer2_fu_506/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/i_30_0/grp_pw_layer1_fu_536/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_0/pw12dw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/pw22gru_V_fifo_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "inst/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/pw22gru_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/dw22pw2_V_fifo_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "inst/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/dw22pw2_V_fifo_U/mem_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_0_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_1_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_2_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/x_3_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_0_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_1_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_2_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/i_30_1/grp_pw_layer2_fu_474/y_3_U/pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_0_U /pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_0_U /pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_1_U /pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_1_U /pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_2_U /pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_2_U /pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5556] The block RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_3_U /pw_layer2_x_0_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_grucell_fu_408i_30_2/\grp_grucell_fu_408/x_10_3_U /pw_layer2_x_0_ram_U/ram_reg" is not power of 2. 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:54 . Memory (MB): peak = 2888.703 ; gain = 1352.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     39566|
|2     |grucell__GB1  |           1|      7810|
|3     |grucell__GB2  |           1|      6483|
|4     |kws__GCB0     |           1|     37621|
|5     |kws__GCB1     |           1|     19672|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_3/state_U/grucell_state_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_3/state_U/grucell_state_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_0_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_1_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_2_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/x_10_3_U/pw_layer2_x_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/zz_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/zz_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/rr_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/rr_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/hh_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_408i_30_2/grp_grucell_fu_408/hh_U/grucell_zz_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bn_bias2_U/kws_bn_bias1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bn_bias2_U/kws_bn_bias1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_r_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_r_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_z_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_z_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_h_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/bias_h_U/fc_relu6_x_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_0_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_1_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_2_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_6_3_U/dw_layer2_y_6_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/x_7_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_0_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_1_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_2_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/y_9_3_U/pw_layer1_y_9_0_ram_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/grp_fc_relu6_fu_644/y_U/fc_relu6_y_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/grp_fc_relu6_fu_644/y_U/fc_relu6_y_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/grp_dw_layer1_fu_672/y_5_U/dw_layer1_y_5_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_28_0/data2dw1_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:03:30 . Memory (MB): peak = 2904.426 ; gain = 1368.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     12015|
|2     |grucell__GB1  |           1|      3986|
|3     |grucell__GB2  |           1|      3277|
|4     |kws__GCB0     |           1|     20974|
|5     |kws__GCB1     |           1|     10530|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:03:45 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:03:46 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:55 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:55 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:56 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:56 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |   185|
|2     |DSP48E1     |    61|
|3     |LUT1        |   227|
|4     |LUT2        |  1948|
|5     |LUT3        |  3360|
|6     |LUT4        |  2684|
|7     |LUT5        |  4281|
|8     |LUT6        | 10653|
|9     |MUXCY       |  1916|
|10    |MUXF7       |  1815|
|11    |MUXF8       |   775|
|12    |RAM16X1D    |   128|
|13    |RAM16X1S    |   224|
|14    |RAM256X1D   |  5952|
|15    |RAM64M8     |   290|
|16    |RAM64X1D    |    32|
|17    |RAMB18E2_1  |     1|
|18    |RAMB18E2_3  |     4|
|19    |RAMB18E2_4  |    12|
|20    |RAMB18E2_5  |     4|
|21    |RAMB18E2_6  |    10|
|22    |RAMB18E2_7  |     5|
|23    |RAMB18E2_8  |     3|
|24    |RAMB36E2_27 |    13|
|25    |RAMB36E2_28 |    12|
|26    |RAMB36E2_30 |    12|
|27    |RAMB36E2_31 |    12|
|28    |RAMB36E2_32 |    12|
|29    |RAMB36E2_33 |    12|
|30    |RAMB36E2_34 |     4|
|31    |RAMB36E2_35 |    18|
|32    |RAMB36E2_36 |     4|
|33    |RAMB36E2_37 |     3|
|34    |RAMB36E2_38 |     9|
|35    |RAMB36E2_39 |     3|
|36    |RAMB36E2_40 |     3|
|37    |RAMB36E2_41 |     3|
|38    |RAMB36E2_42 |     3|
|39    |RAMB36E2_43 |     3|
|40    |RAMB36E2_44 |     2|
|41    |RAMB36E2_45 |    12|
|42    |RAMB36E2_46 |    12|
|43    |RAMB36E2_47 |     4|
|44    |RAMB36E2_48 |    12|
|45    |RAMB36E2_49 |     4|
|46    |RAMB36E2_50 |     4|
|47    |RAMB36E2_51 |     1|
|48    |RAMB36E2_52 |     2|
|49    |RAMB36E2_53 |     1|
|50    |RAMB36E2_54 |     1|
|51    |RAMB36E2_55 |     5|
|52    |RAMB36E2_56 |     5|
|53    |RAMB36E2_57 |     5|
|54    |RAMB36E2_58 |     3|
|55    |RAMB36E2_59 |     3|
|56    |RAMB36E2_6  |     3|
|57    |RAMB36E2_60 |     3|
|58    |RAMB36E2_61 |     3|
|59    |RAMB36E2_62 |     1|
|60    |RAMB36E2_7  |     1|
|61    |SRL16E      |    64|
|62    |XORCY       |   651|
|63    |FDE         |   121|
|64    |FDRE        | 15305|
|65    |FDSE        |    69|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:56 . Memory (MB): peak = 2940.656 ; gain = 1404.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 211 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:03:34 . Memory (MB): peak = 2940.656 ; gain = 1021.125
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:58 . Memory (MB): peak = 2940.656 ; gain = 1404.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/bias_h_U/fc_relu6_x_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/bias_r_U/fc_relu6_x_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/bias_z_U/fc_relu6_x_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/bn_bias1_U/kws_bn_bias1_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/bn_bias2_U/kws_bn_bias1_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/fc_bias1_U/fc_relu6_y_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dw_layer1_fu_672/x_5_U/dw_layer1_x_5_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_fc_64u_12u_1u_s_fu_658/x_4_U/fc_relu6_y_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_fc_relu6_fu_644/x_U/fc_relu6_x_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_fc_relu6_fu_644/y_U/fc_relu6_y_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_pw_layer1_fu_536/x_11_0_U/pw_layer1_x_11_0_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3235.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7129 instances were transformed.
  (CARRY4) => CARRY8: 321 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 61 instances
  FDE => FDRE: 121 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM16X1S => RAM32X1S (RAMS32): 224 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 5952 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 290 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
1083 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:39 ; elapsed = 00:04:45 . Memory (MB): peak = 3235.949 ; gain = 2771.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3235.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/kws_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3235.949 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3235.949 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kws_0, cache-ID = b39c7e4f828aed01
INFO: [Coretcl 2-1174] Renamed 1882 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3235.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/VivadoProject/1/wujiankws/wujiankws/wujiankws.runs/kws_0_synth_1/kws_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3235.949 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kws_0_utilization_synth.rpt -pb kws_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3235.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 14 13:38:28 2020...
