//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__thinlens_chroma_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__thinlens_chroma_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<130>;
	.reg .f32 	%f<1127>;
	.reg .b32 	%r<887>;
	.reg .b64 	%rd<103>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r183, %r184}, [params+64];
	// begin inline asm
	call (%r180), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32 	%rd4, %r180;
	mul.wide.u32 	%rd21, %r180, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r185, %r186}, [%rd22];
	setp.ge.s32 	%p3, %r185, %r183;
	setp.ge.s32 	%p4, %r186, %r184;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_119;

	mad.lo.s32 	%r187, %r186, %r183, %r185;
	ld.const.v2.u32 	{%r188, %r189}, [params+8];
	shl.b32 	%r192, %r188, 4;
	add.s32 	%r193, %r192, -1556008596;
	add.s32 	%r194, %r188, -1640531527;
	shr.u32 	%r195, %r188, 5;
	add.s32 	%r196, %r195, -939442524;
	xor.b32  	%r197, %r193, %r194;
	xor.b32  	%r198, %r197, %r196;
	add.s32 	%r199, %r187, %r198;
	shl.b32 	%r200, %r199, 4;
	add.s32 	%r201, %r200, -1383041155;
	add.s32 	%r202, %r199, -1640531527;
	xor.b32  	%r203, %r201, %r202;
	shr.u32 	%r204, %r199, 5;
	add.s32 	%r205, %r204, 2123724318;
	xor.b32  	%r206, %r203, %r205;
	add.s32 	%r207, %r206, %r188;
	shl.b32 	%r208, %r207, 4;
	add.s32 	%r209, %r208, -1556008596;
	add.s32 	%r210, %r207, 1013904242;
	shr.u32 	%r211, %r207, 5;
	add.s32 	%r212, %r211, -939442524;
	xor.b32  	%r213, %r209, %r210;
	xor.b32  	%r214, %r213, %r212;
	add.s32 	%r215, %r214, %r199;
	shl.b32 	%r216, %r215, 4;
	add.s32 	%r217, %r216, -1383041155;
	add.s32 	%r218, %r215, 1013904242;
	xor.b32  	%r219, %r217, %r218;
	shr.u32 	%r220, %r215, 5;
	add.s32 	%r221, %r220, 2123724318;
	xor.b32  	%r222, %r219, %r221;
	add.s32 	%r223, %r222, %r207;
	shl.b32 	%r224, %r223, 4;
	add.s32 	%r225, %r224, -1556008596;
	add.s32 	%r226, %r223, -626627285;
	shr.u32 	%r227, %r223, 5;
	add.s32 	%r228, %r227, -939442524;
	xor.b32  	%r229, %r225, %r226;
	xor.b32  	%r230, %r229, %r228;
	add.s32 	%r231, %r230, %r215;
	shl.b32 	%r232, %r231, 4;
	add.s32 	%r233, %r232, -1383041155;
	add.s32 	%r234, %r231, -626627285;
	xor.b32  	%r235, %r233, %r234;
	shr.u32 	%r236, %r231, 5;
	add.s32 	%r237, %r236, 2123724318;
	xor.b32  	%r238, %r235, %r237;
	add.s32 	%r239, %r238, %r223;
	shl.b32 	%r240, %r239, 4;
	add.s32 	%r241, %r240, -1556008596;
	add.s32 	%r242, %r239, 2027808484;
	shr.u32 	%r243, %r239, 5;
	add.s32 	%r244, %r243, -939442524;
	xor.b32  	%r245, %r241, %r242;
	xor.b32  	%r246, %r245, %r244;
	add.s32 	%r247, %r246, %r231;
	shl.b32 	%r248, %r247, 4;
	add.s32 	%r249, %r248, -1383041155;
	add.s32 	%r250, %r247, 2027808484;
	xor.b32  	%r251, %r249, %r250;
	shr.u32 	%r252, %r247, 5;
	add.s32 	%r253, %r252, 2123724318;
	xor.b32  	%r254, %r251, %r253;
	add.s32 	%r255, %r254, %r239;
	shl.b32 	%r256, %r255, 4;
	add.s32 	%r257, %r256, -1556008596;
	add.s32 	%r258, %r255, 387276957;
	shr.u32 	%r259, %r255, 5;
	add.s32 	%r260, %r259, -939442524;
	xor.b32  	%r261, %r257, %r258;
	xor.b32  	%r262, %r261, %r260;
	add.s32 	%r263, %r262, %r247;
	shl.b32 	%r264, %r263, 4;
	add.s32 	%r265, %r264, -1383041155;
	add.s32 	%r266, %r263, 387276957;
	xor.b32  	%r267, %r265, %r266;
	shr.u32 	%r268, %r263, 5;
	add.s32 	%r269, %r268, 2123724318;
	xor.b32  	%r270, %r267, %r269;
	add.s32 	%r271, %r270, %r255;
	shl.b32 	%r272, %r271, 4;
	add.s32 	%r273, %r272, -1556008596;
	add.s32 	%r274, %r271, -1253254570;
	shr.u32 	%r275, %r271, 5;
	add.s32 	%r276, %r275, -939442524;
	xor.b32  	%r277, %r273, %r274;
	xor.b32  	%r278, %r277, %r276;
	add.s32 	%r279, %r278, %r263;
	shl.b32 	%r280, %r279, 4;
	add.s32 	%r281, %r280, -1383041155;
	add.s32 	%r282, %r279, -1253254570;
	xor.b32  	%r283, %r281, %r282;
	shr.u32 	%r284, %r279, 5;
	add.s32 	%r285, %r284, 2123724318;
	xor.b32  	%r286, %r283, %r285;
	add.s32 	%r287, %r286, %r271;
	shl.b32 	%r288, %r287, 4;
	add.s32 	%r289, %r288, -1556008596;
	add.s32 	%r290, %r287, 1401181199;
	shr.u32 	%r291, %r287, 5;
	add.s32 	%r292, %r291, -939442524;
	xor.b32  	%r293, %r289, %r290;
	xor.b32  	%r294, %r293, %r292;
	add.s32 	%r295, %r294, %r279;
	shl.b32 	%r296, %r295, 4;
	add.s32 	%r297, %r296, -1383041155;
	add.s32 	%r298, %r295, 1401181199;
	xor.b32  	%r299, %r297, %r298;
	shr.u32 	%r300, %r295, 5;
	add.s32 	%r301, %r300, 2123724318;
	xor.b32  	%r302, %r299, %r301;
	add.s32 	%r303, %r302, %r287;
	shl.b32 	%r304, %r303, 4;
	add.s32 	%r305, %r304, -1556008596;
	add.s32 	%r306, %r303, -239350328;
	shr.u32 	%r307, %r303, 5;
	add.s32 	%r308, %r307, -939442524;
	xor.b32  	%r309, %r305, %r306;
	xor.b32  	%r310, %r309, %r308;
	add.s32 	%r311, %r310, %r295;
	shl.b32 	%r312, %r311, 4;
	add.s32 	%r313, %r312, -1383041155;
	add.s32 	%r314, %r311, -239350328;
	xor.b32  	%r315, %r313, %r314;
	shr.u32 	%r316, %r311, 5;
	add.s32 	%r317, %r316, 2123724318;
	xor.b32  	%r318, %r315, %r317;
	add.s32 	%r319, %r318, %r303;
	shl.b32 	%r320, %r319, 4;
	add.s32 	%r321, %r320, -1556008596;
	add.s32 	%r322, %r319, -1879881855;
	shr.u32 	%r323, %r319, 5;
	add.s32 	%r324, %r323, -939442524;
	xor.b32  	%r325, %r321, %r322;
	xor.b32  	%r326, %r325, %r324;
	add.s32 	%r327, %r326, %r311;
	shl.b32 	%r328, %r327, 4;
	add.s32 	%r329, %r328, -1383041155;
	add.s32 	%r330, %r327, -1879881855;
	xor.b32  	%r331, %r329, %r330;
	shr.u32 	%r332, %r327, 5;
	add.s32 	%r333, %r332, 2123724318;
	xor.b32  	%r334, %r331, %r333;
	add.s32 	%r335, %r334, %r319;
	shl.b32 	%r336, %r335, 4;
	add.s32 	%r337, %r336, -1556008596;
	add.s32 	%r338, %r335, 774553914;
	shr.u32 	%r339, %r335, 5;
	add.s32 	%r340, %r339, -939442524;
	xor.b32  	%r341, %r337, %r338;
	xor.b32  	%r342, %r341, %r340;
	add.s32 	%r343, %r342, %r327;
	shl.b32 	%r344, %r343, 4;
	add.s32 	%r345, %r344, -1383041155;
	add.s32 	%r346, %r343, 774553914;
	xor.b32  	%r347, %r345, %r346;
	shr.u32 	%r348, %r343, 5;
	add.s32 	%r349, %r348, 2123724318;
	xor.b32  	%r350, %r347, %r349;
	add.s32 	%r351, %r350, %r335;
	shl.b32 	%r352, %r351, 4;
	add.s32 	%r353, %r352, -1556008596;
	add.s32 	%r354, %r351, -865977613;
	shr.u32 	%r355, %r351, 5;
	add.s32 	%r356, %r355, -939442524;
	xor.b32  	%r357, %r353, %r354;
	xor.b32  	%r358, %r357, %r356;
	add.s32 	%r359, %r358, %r343;
	shl.b32 	%r360, %r359, 4;
	add.s32 	%r361, %r360, -1383041155;
	add.s32 	%r362, %r359, -865977613;
	xor.b32  	%r363, %r361, %r362;
	shr.u32 	%r364, %r359, 5;
	add.s32 	%r365, %r364, 2123724318;
	xor.b32  	%r366, %r363, %r365;
	add.s32 	%r367, %r366, %r351;
	shl.b32 	%r368, %r367, 4;
	add.s32 	%r369, %r368, -1556008596;
	add.s32 	%r370, %r367, 1788458156;
	shr.u32 	%r371, %r367, 5;
	add.s32 	%r372, %r371, -939442524;
	xor.b32  	%r373, %r369, %r370;
	xor.b32  	%r374, %r373, %r372;
	add.s32 	%r375, %r374, %r359;
	shl.b32 	%r376, %r375, 4;
	add.s32 	%r377, %r376, -1383041155;
	add.s32 	%r378, %r375, 1788458156;
	xor.b32  	%r379, %r377, %r378;
	shr.u32 	%r380, %r375, 5;
	add.s32 	%r381, %r380, 2123724318;
	xor.b32  	%r382, %r379, %r381;
	add.s32 	%r383, %r382, %r367;
	shl.b32 	%r384, %r383, 4;
	add.s32 	%r385, %r384, -1556008596;
	add.s32 	%r386, %r383, 147926629;
	shr.u32 	%r387, %r383, 5;
	add.s32 	%r388, %r387, -939442524;
	xor.b32  	%r389, %r385, %r386;
	xor.b32  	%r390, %r389, %r388;
	add.s32 	%r391, %r390, %r375;
	shl.b32 	%r392, %r391, 4;
	add.s32 	%r393, %r392, -1383041155;
	add.s32 	%r394, %r391, 147926629;
	xor.b32  	%r395, %r393, %r394;
	shr.u32 	%r396, %r391, 5;
	add.s32 	%r397, %r396, 2123724318;
	xor.b32  	%r398, %r395, %r397;
	add.s32 	%r399, %r398, %r383;
	shl.b32 	%r400, %r399, 4;
	add.s32 	%r401, %r400, -1556008596;
	add.s32 	%r402, %r399, -1492604898;
	shr.u32 	%r403, %r399, 5;
	add.s32 	%r404, %r403, -939442524;
	xor.b32  	%r405, %r401, %r402;
	xor.b32  	%r406, %r405, %r404;
	add.s32 	%r407, %r406, %r391;
	shl.b32 	%r408, %r407, 4;
	add.s32 	%r409, %r408, -1383041155;
	add.s32 	%r410, %r407, -1492604898;
	xor.b32  	%r411, %r409, %r410;
	shr.u32 	%r412, %r407, 5;
	add.s32 	%r413, %r412, 2123724318;
	xor.b32  	%r414, %r411, %r413;
	add.s32 	%r415, %r414, %r399;
	shl.b32 	%r416, %r415, 4;
	add.s32 	%r417, %r416, -1556008596;
	add.s32 	%r418, %r415, 1161830871;
	shr.u32 	%r419, %r415, 5;
	add.s32 	%r420, %r419, -939442524;
	xor.b32  	%r421, %r417, %r418;
	xor.b32  	%r422, %r421, %r420;
	add.s32 	%r423, %r422, %r407;
	shl.b32 	%r424, %r423, 4;
	add.s32 	%r425, %r424, -1383041155;
	add.s32 	%r426, %r423, 1161830871;
	xor.b32  	%r427, %r425, %r426;
	shr.u32 	%r428, %r423, 5;
	add.s32 	%r429, %r428, 2123724318;
	xor.b32  	%r430, %r427, %r429;
	add.s32 	%r431, %r430, %r415;
	shl.b32 	%r432, %r431, 4;
	add.s32 	%r433, %r432, -1556008596;
	add.s32 	%r434, %r431, -478700656;
	shr.u32 	%r435, %r431, 5;
	add.s32 	%r436, %r435, -939442524;
	xor.b32  	%r437, %r433, %r434;
	xor.b32  	%r438, %r437, %r436;
	add.s32 	%r852, %r438, %r423;
	add.u64 	%rd23, %SP, 144;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r852;
	setp.eq.s32 	%p6, %r189, 0;
	mov.f32 	%f1005, 0f3F000000;
	mov.f32 	%f1006, %f1005;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r439, %r852, 1664525, 1013904223;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f326, %r440;
	mov.f32 	%f327, 0f4B800000;
	div.approx.ftz.f32 	%f1005, %f326, %f327;
	mad.lo.s32 	%r852, %r439, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r852;
	and.b32  	%r441, %r852, 16777215;
	cvt.rn.f32.u32 	%f328, %r441;
	div.approx.ftz.f32 	%f1006, %f328, %f327;

$L__BB0_3:
	cvt.rn.f32.s32 	%f329, %r185;
	add.ftz.f32 	%f330, %f1005, %f329;
	cvt.rn.f32.s32 	%f331, %r186;
	add.ftz.f32 	%f332, %f1006, %f331;
	mad.lo.s32 	%r442, %r852, 1664525, 1013904223;
	and.b32  	%r443, %r442, 16777215;
	cvt.rn.f32.u32 	%f333, %r443;
	mov.f32 	%f334, 0f4B800000;
	div.approx.ftz.f32 	%f335, %f333, %f334;
	add.ftz.f32 	%f5, %f335, %f335;
	add.ftz.f32 	%f6, %f5, 0fBF800000;
	mov.f32 	%f336, 0f3F800000;
	ld.const.f32 	%f337, [params+188];
	mul.ftz.f32 	%f338, %f337, %f6;
	ld.const.f32 	%f339, [params+244];
	mul.ftz.f32 	%f340, %f339, %f6;
	sub.ftz.f32 	%f341, %f336, %f338;
	sub.ftz.f32 	%f342, %f336, %f340;
	cvt.rn.f32.s32 	%f343, %r183;
	div.approx.ftz.f32 	%f344, %f330, %f343;
	cvt.rn.f32.s32 	%f345, %r184;
	div.approx.ftz.f32 	%f346, %f332, %f345;
	fma.rn.ftz.f32 	%f347, %f344, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f348, %f346, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f349, %f342, %f347;
	mul.ftz.f32 	%f350, %f342, %f348;
	ld.const.v2.f32 	{%f351, %f352}, [params+80];
	ld.const.v2.f32 	{%f353, %f354}, [params+88];
	ld.const.v2.f32 	{%f355, %f356}, [params+96];
	ld.const.v2.f32 	{%f359, %f360}, [params+104];
	ld.const.v2.f32 	{%f361, %f362}, [params+112];
	mul.ftz.f32 	%f365, %f350, %f361;
	mul.ftz.f32 	%f366, %f350, %f362;
	ld.const.f32 	%f367, [params+120];
	mul.ftz.f32 	%f368, %f350, %f367;
	fma.rn.ftz.f32 	%f369, %f355, %f349, %f365;
	fma.rn.ftz.f32 	%f370, %f349, %f356, %f366;
	fma.rn.ftz.f32 	%f371, %f349, %f359, %f368;
	ld.const.v2.f32 	{%f372, %f373}, [params+128];
	add.ftz.f32 	%f376, %f369, %f372;
	add.ftz.f32 	%f377, %f370, %f373;
	ld.const.f32 	%f378, [params+136];
	add.ftz.f32 	%f379, %f371, %f378;
	mul.ftz.f32 	%f380, %f341, %f354;
	fma.rn.ftz.f32 	%f14, %f376, %f380, %f351;
	fma.rn.ftz.f32 	%f15, %f377, %f380, %f352;
	fma.rn.ftz.f32 	%f16, %f379, %f380, %f353;
	mad.lo.s32 	%r444, %r442, 1664525, 1013904223;
	and.b32  	%r445, %r444, 16777215;
	cvt.rn.f32.u32 	%f381, %r445;
	div.approx.ftz.f32 	%f382, %f381, %f334;
	mad.lo.s32 	%r446, %r444, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r446;
	and.b32  	%r447, %r446, 16777215;
	cvt.rn.f32.u32 	%f383, %r447;
	div.approx.ftz.f32 	%f384, %f383, %f334;
	fma.rn.ftz.f32 	%f17, %f382, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f18, %f384, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f1008, %f18;
	setp.gt.ftz.f32 	%p7, %f17, %f1008;
	@%p7 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p10, %f17, %f18;
	@%p10 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f394, %f18, %f17;
	mul.ftz.f32 	%f1007, %f394, 0f3F490FDB;
	mov.f32 	%f1008, %f17;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p8, %f17, %f18;
	@%p8 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f1008, %f17;
	div.approx.ftz.f32 	%f389, %f18, %f17;
	add.ftz.f32 	%f390, %f389, 0f40800000;
	mul.ftz.f32 	%f1007, %f390, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f391, %f17, %f18;
	mov.f32 	%f392, 0f40000000;
	sub.ftz.f32 	%f393, %f392, %f391;
	mul.ftz.f32 	%f1007, %f393, 0f3F490FDB;
	mov.f32 	%f1008, %f18;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p9, %f18, 0f00000000;
	mov.f32 	%f1007, 0f00000000;
	@%p9 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f386, %f17, %f18;
	mov.f32 	%f387, 0f40C00000;
	sub.ftz.f32 	%f388, %f387, %f386;
	mul.ftz.f32 	%f1007, %f388, 0f3F490FDB;

$L__BB0_11:
	sub.ftz.f32 	%f396, %f336, %f360;
	fma.rn.ftz.f32 	%f397, %f396, %f1008, %f360;
	cos.approx.ftz.f32 	%f398, %f1007;
	mul.ftz.f32 	%f399, %f398, %f397;
	sin.approx.ftz.f32 	%f400, %f1007;
	mul.ftz.f32 	%f401, %f397, %f400;
	ld.const.v2.f32 	{%f402, %f403}, [params+144];
	ld.const.f32 	%f406, [params+152];
	ld.const.v2.f32 	{%f407, %f408}, [params+160];
	mul.ftz.f32 	%f411, %f401, %f407;
	mul.ftz.f32 	%f412, %f401, %f408;
	ld.const.f32 	%f413, [params+168];
	mul.ftz.f32 	%f414, %f401, %f413;
	fma.rn.ftz.f32 	%f415, %f399, %f402, %f411;
	fma.rn.ftz.f32 	%f416, %f399, %f403, %f412;
	fma.rn.ftz.f32 	%f417, %f399, %f406, %f414;
	ld.const.f32 	%f418, [params+124];
	fma.rn.ftz.f32 	%f27, %f418, %f417, %f353;
	fma.rn.ftz.f32 	%f31, %f418, %f415, %f351;
	sub.ftz.f32 	%f419, %f14, %f31;
	fma.rn.ftz.f32 	%f32, %f418, %f416, %f352;
	sub.ftz.f32 	%f420, %f15, %f32;
	sub.ftz.f32 	%f421, %f16, %f27;
	mul.ftz.f32 	%f422, %f420, %f420;
	fma.rn.ftz.f32 	%f423, %f419, %f419, %f422;
	fma.rn.ftz.f32 	%f424, %f421, %f421, %f423;
	rsqrt.approx.ftz.f32 	%f425, %f424;
	mul.ftz.f32 	%f28, %f425, %f419;
	mul.ftz.f32 	%f29, %f425, %f420;
	mul.ftz.f32 	%f30, %f425, %f421;
	mov.u32 	%r448, 268435456;
	st.local.u32 	[%rd5+-16], %r448;
	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+100], {%f28, %f29};
	st.local.f32 	[%rd5+108], %f30;
	setp.gt.ftz.f32 	%p11, %f5, 0f3F800000;
	@%p11 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;

$L__BB0_13:
	add.ftz.f32 	%f428, %f6, %f6;
	mov.f32 	%f429, 0f40000000;
	sub.ftz.f32 	%f1091, %f429, %f428;
	add.ftz.f32 	%f1092, %f428, %f428;
	mov.f32 	%f1090, 0f00000000;
	bra.uni 	$L__BB0_14;

$L__BB0_12:
	mov.f32 	%f426, 0f40000000;
	add.ftz.f32 	%f1091, %f5, %f5;
	sub.ftz.f32 	%f427, %f426, %f1091;
	add.ftz.f32 	%f1090, %f427, %f427;
	mov.f32 	%f1092, 0f00000000;

$L__BB0_14:
	st.local.v2.f32 	[%rd5+20], {%f1090, %f1091};
	st.local.f32 	[%rd5+28], %f1092;
	st.local.f32 	[%rd5+112], %f5;
	mov.u32 	%r853, 285212672;
	mov.u32 	%r450, 0;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r853};
	st.local.v2.f32 	[%rd5+-12], {%f336, %f336};
	mov.u32 	%r451, 1065353216;
	st.local.u32 	[%rd5+-4], %r451;
	mov.f32 	%f1041, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f336, %f336, %f336, %f1041};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1041, %f1041, %f1041, %f336};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r451, %r450};
	st.local.u32 	[%rd5+96], %r451;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p12, %r8, 0;
	@%p12 bra 	$L__BB0_42;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f47, [params+76];
	shr.u64 	%rd27, %rd23, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd23;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f438, %f439}, [params+232];
	mov.u32 	%r860, -1;
	ld.const.f32 	%f50, [params+240];
	mov.f32 	%f1028, %f1092;
	mov.f32 	%f1027, %f1091;
	mov.f32 	%f1026, %f1090;
	mov.f32 	%f1040, %f1041;
	mov.f32 	%f1039, %f1041;
	mov.f32 	%f1088, %f1041;
	mov.f32 	%f1087, %f1041;
	mov.f32 	%f1086, %f1041;
	mov.u32 	%r880, %r860;
	mov.u32 	%r879, %r860;

$L__BB0_16:
	ld.local.v4.f32 	{%f441, %f442, %f443, %f444}, [%rd5+100];
	neg.ftz.f32 	%f445, %f443;
	neg.ftz.f32 	%f446, %f442;
	neg.ftz.f32 	%f447, %f441;
	st.local.v2.f32 	[%rd5+84], {%f447, %f446};
	st.local.f32 	[%rd5+92], %f445;
	st.local.v2.f32 	[%rd5+132], {%f336, %f336};
	mov.f32 	%f1025, 0f5A0E1BCA;
	mov.u32 	%r456, 1510874058;
	st.local.u32 	[%rd5+80], %r456;
	and.b32  	%r16, %r853, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p13, %r860, 0;
	@%p13 bra 	$L__BB0_21;

	or.b32  	%r457, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r457;
	mul.wide.s32 	%rd28, %r860, 16;
	add.s64 	%rd8, %rd1, %rd28;
	ld.local.v4.f32 	{%f449, %f450, %f451, %f452}, [%rd8];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f457, %f458, %f459, %f460};
	mul.wide.s32 	%rd30, %r860, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f63, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f449, %f450, %f451, %f63};
	st.local.f32 	[%rd5+132], %f452;
	setp.eq.s32 	%p14, %r860, 0;
	@%p14 bra 	$L__BB0_19;

	ld.local.f32 	%f465, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f465;

$L__BB0_19:
	setp.leu.ftz.f32 	%p15, %f63, 0f00000000;
	@%p15 bra 	$L__BB0_21;

	ld.local.u32 	%r458, [%rd5];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32 	%f467, %r460;
	div.approx.ftz.f32 	%f469, %f467, %f334;
	lg2.approx.ftz.f32 	%f470, %f469;
	mul.ftz.f32 	%f471, %f470, 0fBF317218;
	mul.ftz.f32 	%f1025, %f471, %f63;

$L__BB0_21:
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd5+68];
	mov.u32 	%r494, 1;
	mov.u32 	%r497, 2;
	mov.f32 	%f480, 0f00000000;
	mov.u32 	%r499, 4;
	mov.u32 	%r503, -1;
	// begin inline asm
	call(%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492),_optix_trace_typed_32,(%r450,%rd7,%f481,%f482,%f483,%f441,%f442,%f443,%f47,%f1025,%f480,%r494,%r450,%r450,%r497,%r450,%r499,%r9,%r10,%r503,%r503,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550,%r551,%r552,%r553,%r554,%r555,%r556,%r557,%r558,%r559);
	// end inline asm
	ld.local.u32 	%r49, [%rd5+16];
	add.s32 	%r560, %r49, 1;
	st.local.u32 	[%rd5+16], %r560;
	setp.ne.s32 	%p16, %r49, 0;
	@%p16 bra 	$L__BB0_23;

	ld.local.v4.f32 	{%f485, %f486, %f487, %f488}, [%rd5+68];
	add.ftz.f32 	%f1086, %f1086, %f485;
	add.ftz.f32 	%f1087, %f1087, %f486;
	add.ftz.f32 	%f1088, %f1088, %f487;
	mov.u32 	%r879, %r463;
	mov.u32 	%r880, %r464;

$L__BB0_23:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r853, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r853;
	and.b32  	%r561, %r54, 4096;
	setp.eq.s32 	%p17, %r561, 0;
	@%p17 bra 	$L__BB0_31;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p18, %r56, 0;
	@%p18 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_25;

$L__BB0_27:
	ld.local.f32 	%f1025, [%rd5+80];
	bra.uni 	$L__BB0_28;

$L__BB0_25:
	add.s32 	%r845, %r49, 1;
	st.local.f32 	[%rd5+80], %f1025;
	ld.local.v4.f32 	{%f492, %f493, %f494, %f495}, [%rd5+100];
	ld.local.v4.f32 	{%f499, %f500, %f501, %f502}, [%rd5+68];
	fma.rn.ftz.f32 	%f506, %f1025, %f493, %f500;
	fma.rn.ftz.f32 	%f507, %f1025, %f492, %f499;
	st.local.v2.f32 	[%rd5+68], {%f507, %f506};
	fma.rn.ftz.f32 	%f508, %f1025, %f494, %f501;
	st.local.f32 	[%rd5+76], %f508;
	setp.lt.u32 	%p19, %r845, %r8;
	@%p19 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f509, %f510, %f511, %f512}, [%rd24];
	add.ftz.f32 	%f516, %f439, %f510;
	add.ftz.f32 	%f517, %f438, %f509;
	st.local.v2.f32 	[%rd24], {%f517, %f516};
	add.ftz.f32 	%f518, %f50, %f511;
	st.local.f32 	[%rd5+-20], %f518;

$L__BB0_28:
	ld.local.v4.f32 	{%f519, %f520, %f521, %f522}, [%rd5+36];
	add.ftz.f32 	%f526, %f519, 0f38D1B717;
	add.ftz.f32 	%f527, %f520, 0f38D1B717;
	add.ftz.f32 	%f528, %f521, 0f38D1B717;
	neg.ftz.f32 	%f529, %f1025;
	div.approx.ftz.f32 	%f530, %f529, %f526;
	div.approx.ftz.f32 	%f531, %f529, %f527;
	div.approx.ftz.f32 	%f532, %f529, %f528;
	mul.ftz.f32 	%f533, %f530, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f74, %f533;
	mul.ftz.f32 	%f534, %f531, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f75, %f534;
	mul.ftz.f32 	%f535, %f532, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f76, %f535;
	mul.ftz.f32 	%f1026, %f1026, %f74;
	mul.ftz.f32 	%f1027, %f1027, %f75;
	mul.ftz.f32 	%f1028, %f1028, %f76;
	and.b32  	%r563, %r54, 16777216;
	setp.eq.s32 	%p20, %r563, 0;
	@%p20 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f536, %f537, %f538, %f539}, [%rd5+-12];
	mul.ftz.f32 	%f543, %f75, %f537;
	mul.ftz.f32 	%f544, %f74, %f536;
	st.local.v2.f32 	[%rd5+-12], {%f544, %f543};
	mul.ftz.f32 	%f545, %f76, %f538;
	st.local.f32 	[%rd5+-4], %f545;
	@%p18 bra 	$L__BB0_31;

	and.b32  	%r853, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r853;

$L__BB0_31:
	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd24];
	fma.rn.ftz.f32 	%f1039, %f1026, %f546, %f1039;
	fma.rn.ftz.f32 	%f1040, %f1027, %f547, %f1040;
	fma.rn.ftz.f32 	%f1041, %f1028, %f548, %f1041;
	ld.local.f32 	%f553, [%rd5+32];
	setp.le.ftz.f32 	%p22, %f553, 0f00000000;
	setp.lt.s32 	%p23, %r853, 0;
	or.pred  	%p24, %p23, %p22;
	@%p24 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd5+20];
	setp.eq.ftz.f32 	%p25, %f554, 0f00000000;
	setp.eq.ftz.f32 	%p26, %f555, 0f00000000;
	setp.eq.ftz.f32 	%p27, %f556, 0f00000000;
	and.pred  	%p28, %p25, %p26;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_41;

	add.s32 	%r849, %r49, 1;
	mul.ftz.f32 	%f1026, %f1026, %f554;
	mul.ftz.f32 	%f1027, %f1027, %f555;
	mul.ftz.f32 	%f1028, %f1028, %f556;
	setp.ge.u32 	%p30, %r11, %r849;
	@%p30 bra 	$L__BB0_36;

	max.ftz.f32 	%f558, %f1026, %f1027;
	max.ftz.f32 	%f92, %f558, %f1028;
	ld.local.u32 	%r565, [%rd5];
	mad.lo.s32 	%r566, %r565, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r566;
	and.b32  	%r567, %r566, 16777215;
	cvt.rn.f32.u32 	%f559, %r567;
	div.approx.ftz.f32 	%f561, %f559, %f334;
	setp.lt.ftz.f32 	%p31, %f92, %f561;
	@%p31 bra 	$L__BB0_41;

	rcp.approx.ftz.f32 	%f562, %f92;
	mul.ftz.f32 	%f1026, %f1026, %f562;
	mul.ftz.f32 	%f1027, %f1027, %f562;
	mul.ftz.f32 	%f1028, %f1028, %f562;

$L__BB0_36:
	and.b32  	%r568, %r853, 288;
	setp.ne.s32 	%p32, %r568, 256;
	@%p32 bra 	$L__BB0_40;

	and.b32  	%r569, %r853, 16;
	setp.eq.s32 	%p33, %r569, 0;
	@%p33 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	add.s32 	%r579, %r860, -1;
	max.s32 	%r860, %r579, -1;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	add.s32 	%r570, %r860, 1;
	min.s32 	%r860, %r570, 3;
	mul.wide.s32 	%rd37, %r860, 16;
	add.s64 	%rd38, %rd1, %rd37;
	ld.local.v4.u32 	{%r571, %r572, %r573, %r574}, [%rd5+116];
	st.local.v4.u32 	[%rd38], {%r571, %r572, %r573, %r574};
	ld.local.v4.f32 	{%f563, %f564, %f565, %f566}, [%rd5+52];
	add.s64 	%rd39, %rd2, %rd37;
	st.local.v4.f32 	[%rd39], {%f563, %f564, %f565, %f566};
	ld.local.f32 	%f571, [%rd5+48];
	mul.wide.s32 	%rd40, %r860, 4;
	add.s64 	%rd41, %rd3, %rd40;
	st.local.f32 	[%rd41], %f571;

$L__BB0_40:
	add.s32 	%r850, %r49, 1;
	setp.lt.u32 	%p34, %r850, %r8;
	@%p34 bra 	$L__BB0_16;

$L__BB0_41:
	setp.gt.s32 	%p129, %r49, 0;
	ld.local.v4.f32 	{%f1103, %f1104, %f1105, %f575}, [%rd5+4];
	ld.local.f32 	%f1071, [%rd5+96];
	bra.uni 	$L__BB0_43;

$L__BB0_42:
	mov.f32 	%f1103, 0f00000000;
	mov.u32 	%r879, -1;
	mov.pred 	%p129, 0;
	mov.f32 	%f1071, %f336;
	mov.f32 	%f1104, %f1103;
	mov.f32 	%f1105, %f336;
	mov.u32 	%r880, %r879;
	mov.f32 	%f1086, %f1103;
	mov.f32 	%f1087, %f1103;
	mov.f32 	%f1088, %f1103;
	mov.f32 	%f1039, %f1103;
	mov.f32 	%f1040, %f1103;
	mov.f32 	%f1041, %f1103;

$L__BB0_43:
	ld.local.v4.f32 	{%f1106, %f1107, %f1108, %f590}, [%rd5+-12];
	setp.geu.ftz.f32 	%p36, %f1071, 0f3F800000;
	not.pred 	%p37, %p129;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	$L__BB0_107;

	setp.eq.s32 	%p128, %r8, 0;
	mov.u32 	%r846, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1090, %f1091};
	st.local.f32 	[%rd5+28], %f1092;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f5};
	mov.u32 	%r871, 553648128;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r871};
	st.local.v2.f32 	[%rd5+-12], {%f336, %f336};
	st.local.u32 	[%rd5+-4], %r846;
	mov.f32 	%f1047, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f336, %f336, %f336, %f1047};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1047, %f1047, %f1047, %f336};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r846, %r450};
	st.local.u32 	[%rd5+96], %r846;
	mov.f32 	%f1046, %f1047;
	mov.f32 	%f1045, %f1047;
	@%p128 bra 	$L__BB0_72;

	add.u64 	%rd101, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f125, [params+76];
	shr.u64 	%rd43, %rd101, 32;
	cvt.u32.u64 	%r64, %rd43;
	cvt.u32.u64 	%r65, %rd101;
	ld.const.u32 	%r66, [params+248];
	ld.const.v2.f32 	{%f598, %f599}, [params+232];
	mov.f32 	%f1045, 0f00000000;
	mov.u32 	%r870, -1;
	mov.u32 	%r871, 553648128;
	ld.const.f32 	%f128, [params+240];
	mov.f32 	%f1042, %f28;
	mov.f32 	%f1043, %f29;
	mov.f32 	%f1044, %f30;
	mov.f32 	%f1046, %f1045;
	mov.f32 	%f1047, %f1045;
	mov.f32 	%f1061, %f1092;
	mov.f32 	%f1060, %f1091;
	mov.f32 	%f1059, %f1090;
	bra.uni 	$L__BB0_46;

$L__BB0_71:
	ld.local.v4.f32 	{%f1042, %f1043, %f1044, %f731}, [%rd5+100];

$L__BB0_46:
	neg.ftz.f32 	%f601, %f1044;
	neg.ftz.f32 	%f602, %f1042;
	neg.ftz.f32 	%f603, %f1043;
	st.local.v2.f32 	[%rd5+84], {%f602, %f603};
	st.local.f32 	[%rd5+92], %f601;
	st.local.v2.f32 	[%rd5+132], {%f336, %f336};
	mov.f32 	%f1058, 0f5A0E1BCA;
	mov.u32 	%r588, 1510874058;
	st.local.u32 	[%rd5+80], %r588;
	and.b32  	%r71, %r871, 822083586;
	st.local.u32 	[%rd5+-16], %r71;
	setp.lt.s32 	%p40, %r870, 0;
	@%p40 bra 	$L__BB0_51;

	or.b32  	%r589, %r71, 4096;
	st.local.u32 	[%rd5+-16], %r589;
	mul.wide.s32 	%rd44, %r870, 16;
	add.s64 	%rd10, %rd1, %rd44;
	ld.local.v4.f32 	{%f605, %f606, %f607, %f608}, [%rd10];
	add.s64 	%rd45, %rd2, %rd44;
	ld.local.v4.f32 	{%f613, %f614, %f615, %f616}, [%rd45];
	st.local.v4.f32 	[%rd5+52], {%f613, %f614, %f615, %f616};
	mul.wide.s32 	%rd46, %r870, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.f32 	%f145, [%rd47];
	st.local.v4.f32 	[%rd5+36], {%f605, %f606, %f607, %f145};
	st.local.f32 	[%rd5+132], %f608;
	setp.eq.s32 	%p41, %r870, 0;
	@%p41 bra 	$L__BB0_49;

	ld.local.f32 	%f621, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f621;

$L__BB0_49:
	setp.leu.ftz.f32 	%p42, %f145, 0f00000000;
	@%p42 bra 	$L__BB0_51;

	ld.local.u32 	%r590, [%rd5];
	mad.lo.s32 	%r591, %r590, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r591;
	and.b32  	%r592, %r591, 16777215;
	cvt.rn.f32.u32 	%f623, %r592;
	div.approx.ftz.f32 	%f625, %f623, %f334;
	lg2.approx.ftz.f32 	%f626, %f625;
	mul.ftz.f32 	%f627, %f626, 0fBF317218;
	mul.ftz.f32 	%f1058, %f627, %f145;

$L__BB0_51:
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd5+68];
	mov.u32 	%r626, 1;
	mov.u32 	%r629, 2;
	mov.f32 	%f636, 0f00000000;
	mov.u32 	%r631, 4;
	mov.u32 	%r635, -1;
	// begin inline asm
	call(%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616,%r617,%r618,%r619,%r620,%r621,%r622,%r623,%r624),_optix_trace_typed_32,(%r450,%rd9,%f637,%f638,%f639,%f1042,%f1043,%f1044,%f125,%f1058,%f636,%r626,%r450,%r450,%r629,%r450,%r631,%r64,%r65,%r635,%r635,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688,%r689,%r690,%r691);
	// end inline asm
	ld.local.u32 	%r692, [%rd5+16];
	add.s32 	%r104, %r692, 1;
	st.local.u32 	[%rd5+16], %r104;
	setp.ne.s32 	%p43, %r692, 0;
	@%p43 bra 	$L__BB0_53;

	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd5+68];
	add.ftz.f32 	%f1086, %f1086, %f641;
	add.ftz.f32 	%f1087, %f1087, %f642;
	add.ftz.f32 	%f1088, %f1088, %f643;
	mov.u32 	%r879, %r595;
	mov.u32 	%r880, %r596;

$L__BB0_53:
	ld.local.u32 	%r109, [%rd5+-16];
	and.b32  	%r871, %r109, -805306369;
	st.local.u32 	[%rd5+-16], %r871;
	and.b32  	%r693, %r109, 4096;
	setp.eq.s32 	%p44, %r693, 0;
	@%p44 bra 	$L__BB0_61;

	and.b32  	%r111, %r109, 512;
	setp.eq.s32 	%p45, %r111, 0;
	@%p45 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_55;

$L__BB0_57:
	ld.local.f32 	%f1058, [%rd5+80];
	bra.uni 	$L__BB0_58;

$L__BB0_55:
	st.local.f32 	[%rd5+80], %f1058;
	ld.local.v4.f32 	{%f648, %f649, %f650, %f651}, [%rd5+100];
	ld.local.v4.f32 	{%f655, %f656, %f657, %f658}, [%rd5+68];
	fma.rn.ftz.f32 	%f662, %f1058, %f649, %f656;
	fma.rn.ftz.f32 	%f663, %f1058, %f648, %f655;
	st.local.v2.f32 	[%rd5+68], {%f663, %f662};
	fma.rn.ftz.f32 	%f664, %f1058, %f650, %f657;
	st.local.f32 	[%rd5+76], %f664;
	setp.lt.u32 	%p46, %r104, %r8;
	@%p46 bra 	$L__BB0_58;

	ld.local.v4.f32 	{%f665, %f666, %f667, %f668}, [%rd24];
	add.ftz.f32 	%f672, %f599, %f666;
	add.ftz.f32 	%f673, %f598, %f665;
	st.local.v2.f32 	[%rd24], {%f673, %f672};
	add.ftz.f32 	%f674, %f128, %f667;
	st.local.f32 	[%rd5+-20], %f674;

$L__BB0_58:
	ld.local.v4.f32 	{%f675, %f676, %f677, %f678}, [%rd5+36];
	add.ftz.f32 	%f682, %f675, 0f38D1B717;
	add.ftz.f32 	%f683, %f676, 0f38D1B717;
	add.ftz.f32 	%f684, %f677, 0f38D1B717;
	neg.ftz.f32 	%f685, %f1058;
	div.approx.ftz.f32 	%f686, %f685, %f682;
	div.approx.ftz.f32 	%f687, %f685, %f683;
	div.approx.ftz.f32 	%f688, %f685, %f684;
	mul.ftz.f32 	%f689, %f686, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f156, %f689;
	mul.ftz.f32 	%f690, %f687, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f157, %f690;
	mul.ftz.f32 	%f691, %f688, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f158, %f691;
	mul.ftz.f32 	%f1059, %f1059, %f156;
	mul.ftz.f32 	%f1060, %f1060, %f157;
	mul.ftz.f32 	%f1061, %f1061, %f158;
	and.b32  	%r694, %r109, 16777216;
	setp.eq.s32 	%p47, %r694, 0;
	@%p47 bra 	$L__BB0_61;

	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+-12];
	mul.ftz.f32 	%f699, %f157, %f693;
	mul.ftz.f32 	%f700, %f156, %f692;
	st.local.v2.f32 	[%rd5+-12], {%f700, %f699};
	mul.ftz.f32 	%f701, %f158, %f694;
	st.local.f32 	[%rd5+-4], %f701;
	@%p45 bra 	$L__BB0_61;

	and.b32  	%r871, %r109, -822083585;
	st.local.u32 	[%rd5+-16], %r871;

$L__BB0_61:
	ld.local.v4.f32 	{%f702, %f703, %f704, %f705}, [%rd24];
	fma.rn.ftz.f32 	%f1045, %f1059, %f702, %f1045;
	fma.rn.ftz.f32 	%f1046, %f1060, %f703, %f1046;
	fma.rn.ftz.f32 	%f1047, %f1061, %f704, %f1047;
	ld.local.f32 	%f709, [%rd5+32];
	setp.le.ftz.f32 	%p49, %f709, 0f00000000;
	setp.lt.s32 	%p50, %r871, 0;
	or.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB0_72;

	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd5+20];
	setp.eq.ftz.f32 	%p52, %f710, 0f00000000;
	setp.eq.ftz.f32 	%p53, %f711, 0f00000000;
	setp.eq.ftz.f32 	%p54, %f712, 0f00000000;
	and.pred  	%p55, %p52, %p53;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_72;

	mul.ftz.f32 	%f1059, %f1059, %f710;
	mul.ftz.f32 	%f1060, %f1060, %f711;
	mul.ftz.f32 	%f1061, %f1061, %f712;
	setp.ge.u32 	%p57, %r66, %r104;
	@%p57 bra 	$L__BB0_66;

	max.ftz.f32 	%f714, %f1059, %f1060;
	max.ftz.f32 	%f174, %f714, %f1061;
	ld.local.u32 	%r695, [%rd5];
	mad.lo.s32 	%r696, %r695, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r696;
	and.b32  	%r697, %r696, 16777215;
	cvt.rn.f32.u32 	%f715, %r697;
	div.approx.ftz.f32 	%f717, %f715, %f334;
	setp.lt.ftz.f32 	%p58, %f174, %f717;
	@%p58 bra 	$L__BB0_72;

	rcp.approx.ftz.f32 	%f718, %f174;
	mul.ftz.f32 	%f1059, %f1059, %f718;
	mul.ftz.f32 	%f1060, %f1060, %f718;
	mul.ftz.f32 	%f1061, %f1061, %f718;

$L__BB0_66:
	and.b32  	%r698, %r871, 288;
	setp.ne.s32 	%p59, %r698, 256;
	@%p59 bra 	$L__BB0_70;

	and.b32  	%r699, %r871, 16;
	setp.eq.s32 	%p60, %r699, 0;
	@%p60 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_68;

$L__BB0_69:
	add.s32 	%r709, %r870, -1;
	max.s32 	%r870, %r709, -1;
	bra.uni 	$L__BB0_70;

$L__BB0_68:
	add.s32 	%r700, %r870, 1;
	min.s32 	%r870, %r700, 3;
	mul.wide.s32 	%rd53, %r870, 16;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.v4.u32 	{%r701, %r702, %r703, %r704}, [%rd5+116];
	st.local.v4.u32 	[%rd54], {%r701, %r702, %r703, %r704};
	ld.local.v4.f32 	{%f719, %f720, %f721, %f722}, [%rd5+52];
	add.s64 	%rd55, %rd2, %rd53;
	st.local.v4.f32 	[%rd55], {%f719, %f720, %f721, %f722};
	ld.local.f32 	%f727, [%rd5+48];
	mul.wide.s32 	%rd56, %r870, 4;
	add.s64 	%rd57, %rd3, %rd56;
	st.local.f32 	[%rd57], %f727;

$L__BB0_70:
	setp.ge.u32 	%p61, %r104, %r8;
	@%p61 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_71;

$L__BB0_72:
	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd5+-12];
	ld.local.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd5+4];
	ld.local.f32 	%f1072, [%rd5+96];
	setp.gt.ftz.f32 	%p62, %f1071, %f1072;
	@%p62 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_73;

$L__BB0_75:
	mov.u32 	%r871, 268435456;
	st.local.u32 	[%rd5+-16], %r871;
	mul.ftz.f32 	%f1071, %f1071, 0f3F000000;
	bra.uni 	$L__BB0_76;

$L__BB0_73:
	setp.geu.ftz.f32 	%p63, %f1071, %f1072;
	@%p63 bra 	$L__BB0_76;

	mov.u32 	%r871, 536870912;
	st.local.u32 	[%rd5+-16], %r871;
	mul.ftz.f32 	%f1072, %f1072, 0f3F000000;

$L__BB0_76:
	setp.eq.s32 	%p127, %r8, 0;
	mov.u32 	%r847, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1090, %f1091};
	st.local.f32 	[%rd5+28], %f1092;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f5};
	and.b32  	%r712, %r871, 805306368;
	or.b32  	%r875, %r712, 16777216;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r875};
	st.local.v2.f32 	[%rd5+-12], {%f336, %f336};
	st.local.u32 	[%rd5+-4], %r847;
	mov.f32 	%f1078, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f336, %f336, %f336, %f1078};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1078, %f1078, %f1078, %f336};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r847, %r450};
	st.local.u32 	[%rd5+96], %r847;
	mov.f32 	%f1077, %f1078;
	mov.f32 	%f1076, %f1078;
	@%p127 bra 	$L__BB0_104;

	add.u64 	%rd102, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f204, [params+76];
	shr.u64 	%rd59, %rd102, 32;
	cvt.u32.u64 	%r122, %rd59;
	cvt.u32.u64 	%r123, %rd102;
	ld.const.u32 	%r124, [params+248];
	ld.const.v2.f32 	{%f747, %f748}, [params+232];
	mov.f32 	%f1076, 0f00000000;
	mov.u32 	%r882, -1;
	ld.const.f32 	%f207, [params+240];
	mov.f32 	%f1073, %f28;
	mov.f32 	%f1074, %f29;
	mov.f32 	%f1075, %f30;
	mov.f32 	%f1077, %f1076;
	mov.f32 	%f1078, %f1076;
	bra.uni 	$L__BB0_78;

$L__BB0_103:
	ld.local.v4.f32 	{%f1073, %f1074, %f1075, %f880}, [%rd5+100];

$L__BB0_78:
	mov.f32 	%f1004, 0f3F800000;
	neg.ftz.f32 	%f750, %f1075;
	neg.ftz.f32 	%f751, %f1073;
	neg.ftz.f32 	%f752, %f1074;
	st.local.v2.f32 	[%rd5+84], {%f751, %f752};
	st.local.f32 	[%rd5+92], %f750;
	st.local.v2.f32 	[%rd5+132], {%f1004, %f1004};
	mov.f32 	%f1089, 0f5A0E1BCA;
	mov.u32 	%r716, 1510874058;
	st.local.u32 	[%rd5+80], %r716;
	and.b32  	%r129, %r875, 822083586;
	st.local.u32 	[%rd5+-16], %r129;
	setp.lt.s32 	%p65, %r882, 0;
	@%p65 bra 	$L__BB0_83;

	or.b32  	%r717, %r129, 4096;
	st.local.u32 	[%rd5+-16], %r717;
	mul.wide.s32 	%rd60, %r882, 16;
	add.s64 	%rd12, %rd1, %rd60;
	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd12];
	add.s64 	%rd61, %rd2, %rd60;
	ld.local.v4.f32 	{%f762, %f763, %f764, %f765}, [%rd61];
	st.local.v4.f32 	[%rd5+52], {%f762, %f763, %f764, %f765};
	mul.wide.s32 	%rd62, %r882, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.local.f32 	%f224, [%rd63];
	st.local.v4.f32 	[%rd5+36], {%f754, %f755, %f756, %f224};
	st.local.f32 	[%rd5+132], %f757;
	setp.eq.s32 	%p66, %r882, 0;
	@%p66 bra 	$L__BB0_81;

	ld.local.f32 	%f770, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f770;

$L__BB0_81:
	setp.leu.ftz.f32 	%p67, %f224, 0f00000000;
	@%p67 bra 	$L__BB0_83;

	ld.local.u32 	%r718, [%rd5];
	mad.lo.s32 	%r719, %r718, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r719;
	and.b32  	%r720, %r719, 16777215;
	cvt.rn.f32.u32 	%f772, %r720;
	div.approx.ftz.f32 	%f774, %f772, %f334;
	lg2.approx.ftz.f32 	%f775, %f774;
	mul.ftz.f32 	%f776, %f775, 0fBF317218;
	mul.ftz.f32 	%f1089, %f776, %f224;

$L__BB0_83:
	mov.u32 	%r851, 0;
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd5+68];
	mov.u32 	%r754, 1;
	mov.u32 	%r757, 2;
	mov.f32 	%f785, 0f00000000;
	mov.u32 	%r759, 4;
	mov.u32 	%r763, -1;
	// begin inline asm
	call(%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741,%r742,%r743,%r744,%r745,%r746,%r747,%r748,%r749,%r750,%r751,%r752),_optix_trace_typed_32,(%r851,%rd11,%f786,%f787,%f788,%f1073,%f1074,%f1075,%f204,%f1089,%f785,%r754,%r851,%r851,%r757,%r851,%r759,%r122,%r123,%r763,%r763,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808,%r809,%r810,%r811,%r812,%r813,%r814,%r815,%r816,%r817,%r818,%r819);
	// end inline asm
	ld.local.u32 	%r820, [%rd5+16];
	add.s32 	%r162, %r820, 1;
	st.local.u32 	[%rd5+16], %r162;
	setp.ne.s32 	%p68, %r820, 0;
	@%p68 bra 	$L__BB0_85;

	ld.local.v4.f32 	{%f790, %f791, %f792, %f793}, [%rd5+68];
	add.ftz.f32 	%f1086, %f1086, %f790;
	add.ftz.f32 	%f1087, %f1087, %f791;
	add.ftz.f32 	%f1088, %f1088, %f792;
	mov.u32 	%r879, %r723;
	mov.u32 	%r880, %r724;

$L__BB0_85:
	ld.local.u32 	%r167, [%rd5+-16];
	and.b32  	%r875, %r167, -805306369;
	st.local.u32 	[%rd5+-16], %r875;
	and.b32  	%r821, %r167, 4096;
	setp.eq.s32 	%p69, %r821, 0;
	@%p69 bra 	$L__BB0_93;

	and.b32  	%r169, %r167, 512;
	setp.eq.s32 	%p70, %r169, 0;
	@%p70 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_87;

$L__BB0_89:
	ld.local.f32 	%f1089, [%rd5+80];
	bra.uni 	$L__BB0_90;

$L__BB0_87:
	st.local.f32 	[%rd5+80], %f1089;
	ld.local.v4.f32 	{%f797, %f798, %f799, %f800}, [%rd5+100];
	ld.local.v4.f32 	{%f804, %f805, %f806, %f807}, [%rd5+68];
	fma.rn.ftz.f32 	%f811, %f1089, %f798, %f805;
	fma.rn.ftz.f32 	%f812, %f1089, %f797, %f804;
	st.local.v2.f32 	[%rd5+68], {%f812, %f811};
	fma.rn.ftz.f32 	%f813, %f1089, %f799, %f806;
	st.local.f32 	[%rd5+76], %f813;
	setp.lt.u32 	%p71, %r162, %r8;
	@%p71 bra 	$L__BB0_90;

	ld.local.v4.f32 	{%f814, %f815, %f816, %f817}, [%rd24];
	add.ftz.f32 	%f821, %f748, %f815;
	add.ftz.f32 	%f822, %f747, %f814;
	st.local.v2.f32 	[%rd24], {%f822, %f821};
	add.ftz.f32 	%f823, %f207, %f816;
	st.local.f32 	[%rd5+-20], %f823;

$L__BB0_90:
	ld.local.v4.f32 	{%f824, %f825, %f826, %f827}, [%rd5+36];
	add.ftz.f32 	%f831, %f824, 0f38D1B717;
	add.ftz.f32 	%f832, %f825, 0f38D1B717;
	add.ftz.f32 	%f833, %f826, 0f38D1B717;
	neg.ftz.f32 	%f834, %f1089;
	div.approx.ftz.f32 	%f835, %f834, %f831;
	div.approx.ftz.f32 	%f836, %f834, %f832;
	div.approx.ftz.f32 	%f837, %f834, %f833;
	mul.ftz.f32 	%f838, %f835, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f235, %f838;
	mul.ftz.f32 	%f839, %f836, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f236, %f839;
	mul.ftz.f32 	%f840, %f837, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f237, %f840;
	mul.ftz.f32 	%f1090, %f1090, %f235;
	mul.ftz.f32 	%f1091, %f1091, %f236;
	mul.ftz.f32 	%f1092, %f1092, %f237;
	and.b32  	%r822, %r167, 16777216;
	setp.eq.s32 	%p72, %r822, 0;
	@%p72 bra 	$L__BB0_93;

	ld.local.v4.f32 	{%f841, %f842, %f843, %f844}, [%rd5+-12];
	mul.ftz.f32 	%f848, %f236, %f842;
	mul.ftz.f32 	%f849, %f235, %f841;
	st.local.v2.f32 	[%rd5+-12], {%f849, %f848};
	mul.ftz.f32 	%f850, %f237, %f843;
	st.local.f32 	[%rd5+-4], %f850;
	@%p70 bra 	$L__BB0_93;

	and.b32  	%r875, %r167, -822083585;
	st.local.u32 	[%rd5+-16], %r875;

$L__BB0_93:
	ld.local.v4.f32 	{%f851, %f852, %f853, %f854}, [%rd24];
	fma.rn.ftz.f32 	%f1076, %f1090, %f851, %f1076;
	fma.rn.ftz.f32 	%f1077, %f1091, %f852, %f1077;
	fma.rn.ftz.f32 	%f1078, %f1092, %f853, %f1078;
	ld.local.f32 	%f858, [%rd5+32];
	setp.le.ftz.f32 	%p74, %f858, 0f00000000;
	setp.lt.s32 	%p75, %r875, 0;
	or.pred  	%p76, %p75, %p74;
	@%p76 bra 	$L__BB0_104;

	ld.local.v4.f32 	{%f859, %f860, %f861, %f862}, [%rd5+20];
	setp.eq.ftz.f32 	%p77, %f859, 0f00000000;
	setp.eq.ftz.f32 	%p78, %f860, 0f00000000;
	setp.eq.ftz.f32 	%p79, %f861, 0f00000000;
	and.pred  	%p80, %p77, %p78;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_104;

	mul.ftz.f32 	%f1090, %f1090, %f859;
	mul.ftz.f32 	%f1091, %f1091, %f860;
	mul.ftz.f32 	%f1092, %f1092, %f861;
	setp.ge.u32 	%p82, %r124, %r162;
	@%p82 bra 	$L__BB0_98;

	max.ftz.f32 	%f863, %f1090, %f1091;
	max.ftz.f32 	%f253, %f863, %f1092;
	ld.local.u32 	%r823, [%rd5];
	mad.lo.s32 	%r824, %r823, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r824;
	and.b32  	%r825, %r824, 16777215;
	cvt.rn.f32.u32 	%f864, %r825;
	div.approx.ftz.f32 	%f866, %f864, %f334;
	setp.lt.ftz.f32 	%p83, %f253, %f866;
	@%p83 bra 	$L__BB0_104;

	rcp.approx.ftz.f32 	%f867, %f253;
	mul.ftz.f32 	%f1090, %f1090, %f867;
	mul.ftz.f32 	%f1091, %f1091, %f867;
	mul.ftz.f32 	%f1092, %f1092, %f867;

$L__BB0_98:
	and.b32  	%r826, %r875, 288;
	setp.ne.s32 	%p84, %r826, 256;
	@%p84 bra 	$L__BB0_102;

	and.b32  	%r827, %r875, 16;
	setp.eq.s32 	%p85, %r827, 0;
	@%p85 bra 	$L__BB0_101;
	bra.uni 	$L__BB0_100;

$L__BB0_101:
	add.s32 	%r837, %r882, -1;
	max.s32 	%r882, %r837, -1;
	bra.uni 	$L__BB0_102;

$L__BB0_100:
	add.s32 	%r828, %r882, 1;
	min.s32 	%r882, %r828, 3;
	mul.wide.s32 	%rd69, %r882, 16;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.v4.u32 	{%r829, %r830, %r831, %r832}, [%rd5+116];
	st.local.v4.u32 	[%rd70], {%r829, %r830, %r831, %r832};
	ld.local.v4.f32 	{%f868, %f869, %f870, %f871}, [%rd5+52];
	add.s64 	%rd71, %rd2, %rd69;
	st.local.v4.f32 	[%rd71], {%f868, %f869, %f870, %f871};
	ld.local.f32 	%f876, [%rd5+48];
	mul.wide.s32 	%rd72, %r882, 4;
	add.s64 	%rd73, %rd3, %rd72;
	st.local.f32 	[%rd73], %f876;

$L__BB0_102:
	setp.ge.u32 	%p86, %r162, %r8;
	@%p86 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_103;

$L__BB0_104:
	ld.local.f32 	%f1102, [%rd5+96];
	setp.eq.ftz.f32 	%p87, %f1071, %f1072;
	@%p87 bra 	$L__BB0_106;

	mul.ftz.f32 	%f1102, %f1102, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1102;

$L__BB0_106:
	add.ftz.f32 	%f881, %f1071, %f1072;
	add.ftz.f32 	%f882, %f881, %f1102;
	rcp.approx.ftz.f32 	%f883, %f882;
	mul.ftz.f32 	%f884, %f1045, %f1072;
	fma.rn.ftz.f32 	%f885, %f1039, %f1071, %f884;
	mul.ftz.f32 	%f886, %f1046, %f1072;
	fma.rn.ftz.f32 	%f887, %f1040, %f1071, %f886;
	mul.ftz.f32 	%f888, %f1047, %f1072;
	fma.rn.ftz.f32 	%f889, %f1041, %f1071, %f888;
	fma.rn.ftz.f32 	%f890, %f1076, %f1102, %f885;
	fma.rn.ftz.f32 	%f891, %f1077, %f1102, %f887;
	fma.rn.ftz.f32 	%f892, %f1078, %f1102, %f889;
	mul.ftz.f32 	%f1039, %f883, %f890;
	mul.ftz.f32 	%f1040, %f883, %f891;
	mul.ftz.f32 	%f1041, %f883, %f892;
	mul.ftz.f32 	%f893, %f732, %f1072;
	fma.rn.ftz.f32 	%f894, %f1106, %f1071, %f893;
	mul.ftz.f32 	%f895, %f733, %f1072;
	fma.rn.ftz.f32 	%f896, %f1107, %f1071, %f895;
	mul.ftz.f32 	%f897, %f734, %f1072;
	fma.rn.ftz.f32 	%f898, %f1108, %f1071, %f897;
	ld.local.v4.f32 	{%f899, %f900, %f901, %f902}, [%rd5+-12];
	fma.rn.ftz.f32 	%f906, %f1102, %f899, %f894;
	fma.rn.ftz.f32 	%f907, %f1102, %f900, %f896;
	fma.rn.ftz.f32 	%f908, %f1102, %f901, %f898;
	mul.ftz.f32 	%f1106, %f883, %f906;
	mul.ftz.f32 	%f1107, %f883, %f907;
	mul.ftz.f32 	%f1108, %f883, %f908;
	mul.ftz.f32 	%f909, %f736, %f1072;
	fma.rn.ftz.f32 	%f910, %f1103, %f1071, %f909;
	mul.ftz.f32 	%f911, %f737, %f1072;
	fma.rn.ftz.f32 	%f912, %f1104, %f1071, %f911;
	mul.ftz.f32 	%f913, %f738, %f1072;
	fma.rn.ftz.f32 	%f914, %f1105, %f1071, %f913;
	ld.local.v4.f32 	{%f915, %f916, %f917, %f918}, [%rd5+4];
	fma.rn.ftz.f32 	%f922, %f1102, %f915, %f910;
	fma.rn.ftz.f32 	%f923, %f1102, %f916, %f912;
	fma.rn.ftz.f32 	%f924, %f1102, %f917, %f914;
	mul.ftz.f32 	%f1103, %f883, %f922;
	mul.ftz.f32 	%f1104, %f883, %f923;
	mul.ftz.f32 	%f1105, %f883, %f924;
	mul.ftz.f32 	%f1086, %f1086, 0f3EAAAAAB;
	mul.ftz.f32 	%f1087, %f1087, 0f3EAAAAAB;
	mul.ftz.f32 	%f1088, %f1088, 0f3EAAAAAB;

$L__BB0_107:
	mul.ftz.f32 	%f929, %f1104, %f1104;
	fma.rn.ftz.f32 	%f930, %f1103, %f1103, %f929;
	fma.rn.ftz.f32 	%f931, %f1105, %f1105, %f930;
	rsqrt.approx.ftz.f32 	%f932, %f931;
	mul.ftz.f32 	%f297, %f1103, %f932;
	mul.ftz.f32 	%f298, %f1104, %f932;
	mul.ftz.f32 	%f299, %f1105, %f932;
	ld.const.u32 	%r179, [params];
	setp.eq.s32 	%p88, %r179, 0;
	mov.f32 	%f1115, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1116, %f1115;
	mov.f32 	%f1117, %f1115;
	mov.f32 	%f1118, %f1115;
	@%p88 bra 	$L__BB0_109;

	cvta.to.global.u64 	%rd74, %rd13;
	shl.b64 	%rd75, %rd4, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.f32 	{%f1115, %f1116, %f1117, %f1118}, [%rd76];

$L__BB0_109:
	abs.ftz.f32 	%f937, %f1039;
	abs.ftz.f32 	%f938, %f1040;
	abs.ftz.f32 	%f939, %f1041;
	setp.eq.ftz.f32 	%p89, %f939, 0f7F800000;
	setp.eq.ftz.f32 	%p90, %f938, 0f7F800000;
	setp.eq.ftz.f32 	%p91, %f937, 0f7F800000;
	setp.gtu.ftz.f32 	%p92, %f939, 0f7F800000;
	setp.gtu.ftz.f32 	%p93, %f938, 0f7F800000;
	setp.gtu.ftz.f32 	%p94, %f937, 0f7F800000;
	or.pred  	%p95, %p94, %p93;
	or.pred  	%p96, %p95, %p92;
	or.pred  	%p97, %p96, %p91;
	or.pred  	%p98, %p97, %p90;
	or.pred  	%p99, %p98, %p89;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd4, 4;
	add.s64 	%rd79, %rd77, %rd78;
	selp.f32 	%f940, 0f00000000, %f1039, %p99;
	selp.f32 	%f941, 0f00000000, %f1040, %p99;
	selp.f32 	%f942, 0f00000000, %f1041, %p99;
	selp.f32 	%f943, 0f00000000, 0f3F800000, %p99;
	add.ftz.f32 	%f944, %f943, %f1118;
	add.ftz.f32 	%f945, %f942, %f1117;
	add.ftz.f32 	%f946, %f941, %f1116;
	add.ftz.f32 	%f947, %f940, %f1115;
	st.global.v4.f32 	[%rd79], {%f947, %f946, %f945, %f944};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p100, %rd14, 0;
	@%p100 bra 	$L__BB0_113;

	mov.f32 	%f1119, 0f00000000;
	mov.f32 	%f1120, %f1119;
	mov.f32 	%f1121, %f1119;
	mov.f32 	%f1122, %f1119;
	@%p88 bra 	$L__BB0_112;

	cvta.to.global.u64 	%rd80, %rd14;
	add.s64 	%rd82, %rd80, %rd78;
	ld.global.v4.f32 	{%f1119, %f1120, %f1121, %f955}, [%rd82];
	add.ftz.f32 	%f1122, %f955, 0f00000000;

$L__BB0_112:
	abs.ftz.f32 	%f957, %f1106;
	abs.ftz.f32 	%f958, %f1107;
	abs.ftz.f32 	%f959, %f1108;
	setp.eq.ftz.f32 	%p102, %f959, 0f7F800000;
	setp.eq.ftz.f32 	%p103, %f958, 0f7F800000;
	setp.eq.ftz.f32 	%p104, %f957, 0f7F800000;
	setp.gtu.ftz.f32 	%p105, %f959, 0f7F800000;
	setp.gtu.ftz.f32 	%p106, %f958, 0f7F800000;
	setp.gtu.ftz.f32 	%p107, %f957, 0f7F800000;
	or.pred  	%p108, %p107, %p106;
	or.pred  	%p109, %p108, %p105;
	or.pred  	%p110, %p109, %p104;
	or.pred  	%p111, %p110, %p103;
	or.pred  	%p112, %p111, %p102;
	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd78;
	selp.f32 	%f960, 0f00000000, %f1106, %p112;
	selp.f32 	%f961, 0f00000000, %f1107, %p112;
	selp.f32 	%f962, 0f00000000, %f1108, %p112;
	add.ftz.f32 	%f963, %f962, %f1121;
	add.ftz.f32 	%f964, %f961, %f1120;
	add.ftz.f32 	%f965, %f960, %f1119;
	st.global.v4.f32 	[%rd85], {%f965, %f964, %f963, %f1122};

$L__BB0_113:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p113, %rd15, 0;
	@%p113 bra 	$L__BB0_117;

	mov.f32 	%f1123, 0f00000000;
	mov.f32 	%f1124, %f1123;
	mov.f32 	%f1125, %f1123;
	mov.f32 	%f1126, %f1123;
	@%p88 bra 	$L__BB0_116;

	cvta.to.global.u64 	%rd86, %rd15;
	add.s64 	%rd88, %rd86, %rd78;
	ld.global.v4.f32 	{%f1123, %f1124, %f1125, %f973}, [%rd88];
	add.ftz.f32 	%f1126, %f973, 0f00000000;

$L__BB0_116:
	abs.ftz.f32 	%f975, %f297;
	abs.ftz.f32 	%f976, %f298;
	abs.ftz.f32 	%f977, %f299;
	setp.eq.ftz.f32 	%p115, %f977, 0f7F800000;
	setp.eq.ftz.f32 	%p116, %f976, 0f7F800000;
	setp.eq.ftz.f32 	%p117, %f975, 0f7F800000;
	setp.gtu.ftz.f32 	%p118, %f977, 0f7F800000;
	setp.gtu.ftz.f32 	%p119, %f976, 0f7F800000;
	setp.gtu.ftz.f32 	%p120, %f975, 0f7F800000;
	or.pred  	%p121, %p120, %p119;
	or.pred  	%p122, %p121, %p118;
	or.pred  	%p123, %p122, %p117;
	or.pred  	%p124, %p123, %p116;
	or.pred  	%p125, %p124, %p115;
	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd78;
	selp.f32 	%f978, 0f00000000, %f297, %p125;
	selp.f32 	%f979, 0f00000000, %f298, %p125;
	selp.f32 	%f980, 0f00000000, %f299, %p125;
	add.ftz.f32 	%f981, %f980, %f1125;
	add.ftz.f32 	%f982, %f979, %f1124;
	add.ftz.f32 	%f983, %f978, %f1123;
	st.global.v4.f32 	[%rd91], {%f983, %f982, %f981, %f1126};

$L__BB0_117:
	ld.const.u32 	%r838, [params+4];
	setp.eq.s32 	%p126, %r838, 0;
	@%p126 bra 	$L__BB0_119;

	not.b32 	%r839, %r186;
	add.s32 	%r840, %r184, %r839;
	mad.lo.s32 	%r841, %r840, %r183, %r185;
	sub.ftz.f32 	%f984, %f1086, %f351;
	sub.ftz.f32 	%f985, %f1087, %f352;
	mul.ftz.f32 	%f986, %f985, %f985;
	fma.rn.ftz.f32 	%f987, %f984, %f984, %f986;
	mov.b32 	%r842, %f353;
	mov.b64 	%rd92, {%r842, %r843};
	cvt.u32.u64 	%r844, %rd92;
	mov.b32 	%f988, %r844;
	sub.ftz.f32 	%f989, %f1088, %f988;
	fma.rn.ftz.f32 	%f990, %f989, %f989, %f987;
	sqrt.approx.ftz.f32 	%f991, %f990;
	ld.const.v2.f32 	{%f992, %f993}, [params+176];
	mul.ftz.f32 	%f996, %f28, %f992;
	mul.ftz.f32 	%f997, %f29, %f993;
	neg.ftz.f32 	%f998, %f997;
	sub.ftz.f32 	%f999, %f998, %f996;
	ld.const.f32 	%f1000, [params+184];
	mul.ftz.f32 	%f1001, %f30, %f1000;
	sub.ftz.f32 	%f1002, %f999, %f1001;
	ld.const.u64 	%rd93, [params+48];
	cvta.to.global.u64 	%rd94, %rd93;
	mul.wide.u32 	%rd95, %r841, 16;
	add.s64 	%rd96, %rd94, %rd95;
	mul.ftz.f32 	%f1003, %f991, %f1002;
	st.global.v4.f32 	[%rd96], {%f1086, %f1087, %f1088, %f1003};
	ld.const.u64 	%rd97, [params+56];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r841, 8;
	add.s64 	%rd100, %rd98, %rd99;
	st.global.v2.u32 	[%rd100], {%r879, %r880};

$L__BB0_119:
	ret;

}

