INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab1/lab1proj/lab1proj.srcs/sim_1/new/adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
