{
  "design": {
    "design_info": {
      "boundary_crc": "0x9612A841D84B1761",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "source_100mhz": {
        "system_clock": "",
        "system_reset": ""
      },
      "uart_axi_bridge": {
        "axi_uart_bridge": "",
        "axi_uartlite": ""
      },
      "system_interconnect": "",
      "axi_revision": "",
      "axi_qspi_iface": "",
      "system_ila_0": "",
      "system_ila_1": "",
      "qspi_manager": ""
    },
    "interface_ports": {
      "UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I"
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "source_100mhz": {
        "ports": {
          "clk_in": {
            "type": "clk",
            "direction": "I"
          },
          "resetn_in": {
            "type": "rst",
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "O"
          },
          "sys_resetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "system_clock": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_level_clk_wiz_0_0",
            "xci_path": "ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0.xci",
            "inst_hier_path": "source_100mhz/system_clock",
            "parameters": {
              "CLK_OUT1_PORT": {
                "value": "clk_100mhz"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "system_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_100mhz/system_reset"
          }
        },
        "nets": {
          "clk_in1_0_1": {
            "ports": [
              "clk_in",
              "system_clock/clk_in1"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "resetn_in",
              "system_reset/ext_reset_in"
            ]
          },
          "system_clock_clk_100mhz": {
            "ports": [
              "system_clock/clk_100mhz",
              "sys_clk",
              "system_reset/slowest_sync_clk"
            ]
          },
          "system_reset_peripheral_aresetn": {
            "ports": [
              "system_reset/peripheral_aresetn",
              "sys_resetn"
            ]
          }
        }
      },
      "uart_axi_bridge": {
        "interface_ports": {
          "UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_uart_bridge": {
            "vlnv": "xilinx.com:module_ref:axi_uart_bridge:1.0",
            "xci_name": "top_level_axi_uart_bridge_0_0",
            "xci_path": "ip/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0.xci",
            "inst_hier_path": "uart_axi_bridge/axi_uart_bridge",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_uart_bridge",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "master_id": {
                    "value": "1"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "M_UART": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "address_space_ref": "M_UART",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_UART_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_UART_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_UART_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_UART_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_UART_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_UART_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_UART_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_UART_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_UART_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_UART_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_UART_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_UART_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_UART_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_UART_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_UART_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_UART_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_UART_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_UART:M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "UART_INT": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "M_UART": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_uartlite": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "top_level_axi_uartlite_0_0",
            "xci_path": "ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0.xci",
            "inst_hier_path": "uart_axi_bridge/axi_uartlite",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              }
            }
          }
        },
        "interface_nets": {
          "axi_uart_bridge_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "axi_uart_bridge/M_AXI"
            ]
          },
          "axi_uart_bridge_M_UART": {
            "interface_ports": [
              "axi_uart_bridge/M_UART",
              "axi_uartlite/S_AXI"
            ]
          },
          "axi_uartlite_UART": {
            "interface_ports": [
              "UART",
              "axi_uartlite/UART"
            ]
          }
        },
        "nets": {
          "axi_uartlite_interrupt": {
            "ports": [
              "axi_uartlite/interrupt",
              "axi_uart_bridge/UART_INT"
            ]
          },
          "source_100mhz_sys_clk": {
            "ports": [
              "s_axi_aclk",
              "axi_uartlite/s_axi_aclk",
              "axi_uart_bridge/aclk"
            ]
          },
          "source_100mhz_sys_resetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_uartlite/s_axi_aresetn",
              "axi_uart_bridge/aresetn"
            ]
          }
        }
      },
      "system_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "system_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axi_qspi_iface": {
        "vlnv": "xilinx.com:module_ref:axi_qspi_iface:1.0",
        "xci_name": "top_level_axi_qspi_iface_0_0",
        "xci_path": "ip/top_level_axi_qspi_iface_0_0/top_level_axi_qspi_iface_0_0.xci",
        "inst_hier_path": "axi_qspi_iface",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_qspi_iface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "qspi_req_out": {
            "direction": "O",
            "left": "99",
            "right": "0"
          },
          "qspi_rsp_in": {
            "direction": "I",
            "left": "64",
            "right": "0"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_level_system_ila_0_1",
        "xci_path": "ip/top_level_system_ila_0_1/top_level_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_level_system_ila_1_0",
        "xci_path": "ip/top_level_system_ila_1_0/top_level_system_ila_1_0.xci",
        "inst_hier_path": "system_ila_1",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          }
        }
      },
      "qspi_manager": {
        "vlnv": "xilinx.com:module_ref:qspi_manager:1.0",
        "xci_name": "top_level_qspi_manager_0_0",
        "xci_path": "ip/top_level_qspi_manager_0_0/top_level_qspi_manager_0_0.xci",
        "inst_hier_path": "qspi_manager",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "qspi_manager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dbg_qspi_cmd": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dbg_qspi_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dbg_qspi_wdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "dbg_qspi_start": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dbg_qspi_rdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "dbg_qspi_idle": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "qspi_req_in": {
            "direction": "I",
            "left": "99",
            "right": "0"
          },
          "qspi_rsp_out": {
            "direction": "O",
            "left": "64",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_uartlite_UART": {
        "interface_ports": [
          "UART",
          "uart_axi_bridge/UART"
        ]
      },
      "system_interconnect_M00_AXI": {
        "interface_ports": [
          "system_interconnect/M00_AXI",
          "axi_revision/S_AXI"
        ]
      },
      "system_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_qspi_iface/S_AXI",
          "system_interconnect/M01_AXI"
        ]
      },
      "uart_axi_bridge_M_AXI": {
        "interface_ports": [
          "uart_axi_bridge/M_AXI",
          "system_interconnect/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_qspi_iface_0_qspi_req_out": {
        "ports": [
          "axi_qspi_iface/qspi_req_out",
          "system_ila_0/probe0",
          "qspi_manager/qspi_req_in"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK100MHZ",
          "source_100mhz/clk_in"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "CPU_RESETN",
          "source_100mhz/resetn_in"
        ]
      },
      "qspi_manager_dbg_qspi_addr": {
        "ports": [
          "qspi_manager/dbg_qspi_addr",
          "system_ila_1/probe1"
        ]
      },
      "qspi_manager_dbg_qspi_cmd": {
        "ports": [
          "qspi_manager/dbg_qspi_cmd",
          "system_ila_1/probe0"
        ]
      },
      "qspi_manager_dbg_qspi_idle": {
        "ports": [
          "qspi_manager/dbg_qspi_idle",
          "system_ila_1/probe5"
        ]
      },
      "qspi_manager_dbg_qspi_rdata": {
        "ports": [
          "qspi_manager/dbg_qspi_rdata",
          "system_ila_1/probe4"
        ]
      },
      "qspi_manager_dbg_qspi_start": {
        "ports": [
          "qspi_manager/dbg_qspi_start",
          "system_ila_1/probe3"
        ]
      },
      "qspi_manager_dbg_qspi_wdata": {
        "ports": [
          "qspi_manager/dbg_qspi_wdata",
          "system_ila_1/probe2"
        ]
      },
      "qspi_manager_qspi_rsp_out": {
        "ports": [
          "qspi_manager/qspi_rsp_out",
          "axi_qspi_iface/qspi_rsp_in",
          "system_ila_0/probe1"
        ]
      },
      "source_100mhz_sys_clk": {
        "ports": [
          "source_100mhz/sys_clk",
          "uart_axi_bridge/s_axi_aclk",
          "system_interconnect/aclk",
          "axi_revision/AXI_ACLK",
          "axi_qspi_iface/clk",
          "system_ila_0/clk",
          "system_ila_1/clk",
          "qspi_manager/clk"
        ]
      },
      "source_100mhz_sys_resetn": {
        "ports": [
          "source_100mhz/sys_resetn",
          "uart_axi_bridge/s_axi_aresetn",
          "system_interconnect/aresetn",
          "axi_revision/AXI_ARESETN",
          "axi_qspi_iface/resetn",
          "qspi_manager/resetn"
        ]
      }
    },
    "addressing": {
      "/uart_axi_bridge/axi_uart_bridge": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_qspi_iface_reg0": {
                "address_block": "/axi_qspi_iface/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              },
              "SEG_axi_revision_0_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "256"
              }
            }
          },
          "M_UART": {
            "segments": {
              "SEG_axi_uartlite_Reg": {
                "address_block": "/uart_axi_bridge/axi_uartlite/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}