# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/select_adder.sv 
# -- Compiling module select_adder
# -- Compiling module four_carry_select
# -- Compiling module mux2to1
# 
# Top level modules:
# 	select_adder
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module full_adder
# -- Compiling module four_bit_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/385_lab3_adder_code/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_3/../385_lab3_adder_code {C:/Users/ldm18/Desktop/385_FPGA_project/lab_3/../385_lab3_adder_code/testbench_adders.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:13 on Feb 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_3/../385_lab3_adder_code" C:/Users/ldm18/Desktop/385_FPGA_project/lab_3/../385_lab3_adder_code/testbench_adders.sv 
# -- Compiling module testbench_adders
# 
# Top level modules:
# 	testbench_adders
# End time: 00:33:13 on Feb 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_adders
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_adders 
# Start time: 00:33:13 on Feb 18,2022
# Loading sv_std.std
# Loading work.testbench_adders
# Loading work.select_adder
# Loading work.four_bit_adder
# Loading work.full_adder
# Loading work.four_carry_select
# Loading work.mux2to1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 700 ns
# Sum1 pass!
# cout1 pass!
# Sum2 pass!
# cout2 pass!
# End time: 00:34:44 on Feb 18,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
