<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Micow.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BankRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BankRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BankRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemRam.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemRam.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemRam.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemRom.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemRom.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemRom.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UnitControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UnitControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UnitControl.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockDiv.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockDiv.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clockDiv.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bitAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bitAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bitAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fullAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fullAdder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="micow.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="micow.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="micow.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="micow.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="micow.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="micow.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="micow.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="micow.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="micow.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="micow.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="micow.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="micow.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="micow.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micow.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="micow.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="micow.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="micow.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="micow.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="micow.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="micow.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="micow.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="micow.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="micow.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="micow_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="micow_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="micow_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="micow_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="micow_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micow_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micow_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="micow_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="micow_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micow_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="micow_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="micow_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="micow_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micow_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ula.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ula.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ula.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1663638845" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1663638845">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1663638845" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3540454138709369759" xil_pn:start_ts="1663638845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663639819" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-556879366809222745" xil_pn:start_ts="1663639819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663638845" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1663638845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663638845" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3885759269914095073" xil_pn:start_ts="1663638845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663639819" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1663639819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663639819" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1802574893135200847" xil_pn:start_ts="1663639819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663639897" xil_pn:in_ck="9064896114548723281" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8080863862448298834" xil_pn:start_ts="1663639889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="micow.lso"/>
      <outfile xil_pn:name="micow.ngc"/>
      <outfile xil_pn:name="micow.ngr"/>
      <outfile xil_pn:name="micow.prj"/>
      <outfile xil_pn:name="micow.stx"/>
      <outfile xil_pn:name="micow.syr"/>
      <outfile xil_pn:name="micow.xst"/>
      <outfile xil_pn:name="micow_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1663639741" xil_pn:in_ck="-3345327437906679734" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1888820991108256182" xil_pn:start_ts="1663639741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663639973" xil_pn:in_ck="3911279117347742895" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8607577894845295018" xil_pn:start_ts="1663639969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="micow.bld"/>
      <outfile xil_pn:name="micow.ngd"/>
      <outfile xil_pn:name="micow_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1663639977" xil_pn:in_ck="3911279117347742896" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1663639973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="micow.pcf"/>
      <outfile xil_pn:name="micow_map.map"/>
      <outfile xil_pn:name="micow_map.mrp"/>
      <outfile xil_pn:name="micow_map.ncd"/>
      <outfile xil_pn:name="micow_map.ngm"/>
      <outfile xil_pn:name="micow_map.xrpt"/>
      <outfile xil_pn:name="micow_summary.xml"/>
      <outfile xil_pn:name="micow_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1663639990" xil_pn:in_ck="-2648696174776546359" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1663639977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="micow.ncd"/>
      <outfile xil_pn:name="micow.pad"/>
      <outfile xil_pn:name="micow.par"/>
      <outfile xil_pn:name="micow.ptwx"/>
      <outfile xil_pn:name="micow.unroutes"/>
      <outfile xil_pn:name="micow.xpi"/>
      <outfile xil_pn:name="micow_pad.csv"/>
      <outfile xil_pn:name="micow_pad.txt"/>
      <outfile xil_pn:name="micow_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1663639996" xil_pn:in_ck="157905818159266" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1663639990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="micow.bgn"/>
      <outfile xil_pn:name="micow.bit"/>
      <outfile xil_pn:name="micow.drc"/>
      <outfile xil_pn:name="micow.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1663639990" xil_pn:in_ck="3911279117347742764" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1663639987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="micow.twr"/>
      <outfile xil_pn:name="micow.twx"/>
    </transform>
  </transforms>

</generated_project>
