<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx88 › cx88-tvaudio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx88-tvaudio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>

<span class="cm">    cx88x-audio.c - Conexant CX23880/23881 audio downstream driver driver</span>

<span class="cm">     (c) 2001 Michael Eskin, Tom Zakrajsek [Windows version]</span>
<span class="cm">     (c) 2002 Yurij Sysoev &lt;yurij@naturesoft.net&gt;</span>
<span class="cm">     (c) 2003 Gerd Knorr &lt;kraxel@bytesex.org&gt;</span>

<span class="cm">    -----------------------------------------------------------------------</span>

<span class="cm">    Lot of voodoo here.  Even the data sheet doesn&#39;t help to</span>
<span class="cm">    understand what is going on here, the documentation for the audio</span>
<span class="cm">    part of the cx2388x chip is *very* bad.</span>

<span class="cm">    Some of this comes from party done linux driver sources I got from</span>
<span class="cm">    [undocumented].</span>

<span class="cm">    Some comes from the dscaler sources, one of the dscaler driver guy works</span>
<span class="cm">    for Conexant ...</span>

<span class="cm">    -----------------------------------------------------------------------</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/freezer.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/poll.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/kthread.h&gt;</span>

<span class="cp">#include &quot;cx88.h&quot;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">audio_debug</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">audio_debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">audio_debug</span><span class="p">,</span> <span class="s">&quot;enable debug messages [audio]&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">always_analog</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">always_analog</span><span class="p">,</span><span class="kt">int</span><span class="p">,</span><span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">always_analog</span><span class="p">,</span><span class="s">&quot;force analog audio out&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">radio_deemphasis</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">radio_deemphasis</span><span class="p">,</span><span class="kt">int</span><span class="p">,</span><span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">radio_deemphasis</span><span class="p">,</span> <span class="s">&quot;Radio deemphasis time constant, &quot;</span>
		 <span class="s">&quot;0=None, 1=50us (elsewhere), 2=75us (USA)&quot;</span><span class="p">);</span>

<span class="cp">#define dprintk(fmt, arg...)	if (audio_debug) \</span>
<span class="cp">	printk(KERN_DEBUG &quot;%s/0: &quot; fmt, core-&gt;name , ## arg)</span>

<span class="cm">/* ----------------------------------------------------------- */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">aud_ctl_names</span><span class="p">[</span><span class="mi">64</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">EN_BTSC_FORCE_MONO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;BTSC_FORCE_MONO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_BTSC_FORCE_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;BTSC_FORCE_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_BTSC_FORCE_SAP</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;BTSC_FORCE_SAP&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_BTSC_AUTO_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;BTSC_AUTO_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_BTSC_AUTO_SAP</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;BTSC_AUTO_SAP&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_A2_FORCE_MONO1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;A2_FORCE_MONO1&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_A2_FORCE_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;A2_FORCE_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_A2_FORCE_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;A2_FORCE_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_A2_AUTO_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;A2_AUTO_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_A2_AUTO_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;A2_AUTO_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_EIAJ_FORCE_MONO1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;EIAJ_FORCE_MONO1&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_EIAJ_FORCE_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;EIAJ_FORCE_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_EIAJ_FORCE_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;EIAJ_FORCE_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_EIAJ_AUTO_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;EIAJ_AUTO_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_EIAJ_AUTO_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;EIAJ_AUTO_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_NICAM_FORCE_MONO1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;NICAM_FORCE_MONO1&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_NICAM_FORCE_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;NICAM_FORCE_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_NICAM_FORCE_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;NICAM_FORCE_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_NICAM_AUTO_MONO2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;NICAM_AUTO_MONO2&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_NICAM_AUTO_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;NICAM_AUTO_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_FMRADIO_FORCE_MONO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;FMRADIO_FORCE_MONO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_FMRADIO_FORCE_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;FMRADIO_FORCE_STEREO&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">EN_FMRADIO_AUTO_STEREO</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;FMRADIO_AUTO_STEREO&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">rlist</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="o">*</span><span class="n">l</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">AUD_PDF_DDS_CNST_BYTE2</span>:
		<span class="k">case</span> <span class="n">AUD_PDF_DDS_CNST_BYTE1</span>:
		<span class="k">case</span> <span class="n">AUD_PDF_DDS_CNST_BYTE0</span>:
		<span class="k">case</span> <span class="n">AUD_QAM_MODE</span>:
		<span class="k">case</span> <span class="n">AUD_PHACC_FREQ_8MSB</span>:
		<span class="k">case</span> <span class="n">AUD_PHACC_FREQ_8LSB</span>:
			<span class="n">cx_writeb</span><span class="p">(</span><span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">,</span> <span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">cx_write</span><span class="p">(</span><span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">,</span> <span class="n">l</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* mute */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_VOL_CTL</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>

	<span class="cm">/* start programming */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_INIT</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_INIT_LD</span><span class="p">,</span> <span class="mh">0x0001</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_SOFT_RESET</span><span class="p">,</span> <span class="mh">0x0001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_finish</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">volume</span><span class="p">;</span>

	<span class="cm">/* restart dma; This avoids buzz in NICAM and is good in others  */</span>
	<span class="n">cx88_stop_audio_dma</span><span class="p">(</span><span class="n">core</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_RATE_THRES_DMD</span><span class="p">,</span> <span class="mh">0x000000C0</span><span class="p">);</span>
	<span class="n">cx88_start_audio_dma</span><span class="p">(</span><span class="n">core</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">.</span><span class="n">mpeg</span> <span class="o">&amp;</span> <span class="n">CX88_MPEG_BLACKBIRD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_I2SINPUTCNTL</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_BAUDRATE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* &#39;pass-thru mode&#39;: this enables the i2s output to the mpeg encoder */</span>
		<span class="n">cx_set</span><span class="p">(</span><span class="n">AUD_CTL</span><span class="p">,</span> <span class="n">EN_I2SOUT_ENABLE</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_I2SOUTPUTCNTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_I2SCNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* cx_write(AUD_APB_IN_RATE_ADJ, 0); */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">always_analog</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">.</span><span class="n">mpeg</span> <span class="o">&amp;</span> <span class="n">CX88_MPEG_BLACKBIRD</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ctl</span> <span class="o">|=</span> <span class="n">EN_DAC_ENABLE</span><span class="p">;</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_CTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* finish programming */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_SOFT_RESET</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* unmute */</span>
	<span class="n">volume</span> <span class="o">=</span> <span class="n">cx_sread</span><span class="p">(</span><span class="n">SHADOW_AUD_VOL_CTL</span><span class="p">);</span>
	<span class="n">cx_swrite</span><span class="p">(</span><span class="n">SHADOW_AUD_VOL_CTL</span><span class="p">,</span> <span class="n">AUD_VOL_CTL</span><span class="p">,</span> <span class="n">volume</span><span class="p">);</span>

	<span class="n">core</span><span class="o">-&gt;</span><span class="n">last_change</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ----------------------------------------------------------- */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_standard_BTSC</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sap</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">btsc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT1_SEL</span><span class="p">,</span> <span class="mh">0x00000013</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLY0_DDS_CONSTANT</span><span class="p">,</span> <span class="mh">0x0012010c</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x00c3e7aa</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_IN_GAIN</span><span class="p">,</span> <span class="mh">0x00004734</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_WBE_GAIN</span><span class="p">,</span> <span class="mh">0x00004640</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_SE_GAIN</span><span class="p">,</span> <span class="mh">0x00008d31</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SRC</span><span class="p">,</span> <span class="mh">0x0000001a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_4_SEL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_PASS_IN</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN0_FREQ</span><span class="p">,</span> <span class="mh">0x0000283b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_FREQ</span><span class="p">,</span> <span class="mh">0x00003000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_AFC</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_SHFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_2_SEL</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_3_SEL</span><span class="p">,</span> <span class="mh">0x0000001f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_3_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CRDC1_SRC_SEL</span><span class="p">,</span> <span class="mh">0x000003ce</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CRDC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_1</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SRC</span><span class="p">,</span> <span class="mh">0x0000001b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SEL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SEL</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">btsc_sap</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_IN_GAIN</span><span class="p">,</span> <span class="mh">0x00007200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_WBE_GAIN</span><span class="p">,</span> <span class="mh">0x00006200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DBX_SE_GAIN</span><span class="p">,</span> <span class="mh">0x00006200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_1_SEL</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_3_SEL</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN1_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_4_SHIFT</span><span class="p">,</span> <span class="mh">0x00000006</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SEL</span><span class="p">,</span> <span class="mh">0x0000000d</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_1_SEL</span><span class="p">,</span> <span class="mh">0x0000000e</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000014</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT0_SEL</span><span class="p">,</span> <span class="mh">0x0000003f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT1_SEL</span><span class="p">,</span> <span class="mh">0x0000003f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN1_AFC</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_0_SEL</span><span class="p">,</span> <span class="mh">0x0000001d</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_2_SEL</span><span class="p">,</span> <span class="mh">0x0000001e</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_1_SEL</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_2_SEL</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_2_SEL</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000014</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_1</span><span class="p">,</span> <span class="mh">0x00000006</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLY0_DDS_CONSTANT</span><span class="p">,</span> <span class="mh">0x000e4db2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x00f696e6</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_3_SEL</span><span class="p">,</span> <span class="mh">0x00000025</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_4_SEL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN1_FREQ</span><span class="p">,</span> <span class="mh">0x0000c965</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_PASS_IN</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SRC</span><span class="p">,</span> <span class="mh">0x0000001a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SRC</span><span class="p">,</span> <span class="mh">0x0000001b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SEL</span><span class="p">,</span> <span class="mh">0x00000009</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SEL</span><span class="p">,</span> <span class="mh">0x00000009</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">mode</span> <span class="o">|=</span> <span class="n">EN_FMRADIO_EN_RDS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s SAP (status: unknown)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">SEL_SAP</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">btsc_sap</span><span class="p">);</span>
		<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">SEL_BTSC</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">btsc</span><span class="p">);</span>
		<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_standard_NICAM</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">nicam_l</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ1</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ2</span><span class="p">,</span> <span class="mh">0x000000F9</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ3</span><span class="p">,</span> <span class="mh">0x000001CC</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ4</span><span class="p">,</span> <span class="mh">0x000002B3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ5</span><span class="p">,</span> <span class="mh">0x00000726</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM1_R</span><span class="p">,</span> <span class="mh">0x0000F3D0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM2_R</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRLOGPERIOD_R</span><span class="p">,</span> <span class="mh">0x00000064</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD1_R</span><span class="p">,</span> <span class="mh">0x00000FFF</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD2_R</span><span class="p">,</span> <span class="mh">0x0000001F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD3_R</span><span class="p">,</span> <span class="mh">0x0000000F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x00C00000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_INT</span><span class="p">,</span> <span class="mh">0x0000001E</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_DDS</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_FRAC</span><span class="p">,</span> <span class="mh">0x0000E542</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_START_TIMER</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER1_R</span><span class="p">,</span> <span class="mh">0x000353DE</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER2_R</span><span class="p">,</span> <span class="mh">0x000001B1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE2</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE1</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_QAM_MODE</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x4C</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHGAIN_R</span><span class="p">,</span> <span class="mh">0x00006680</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_THRES_DMD</span><span class="p">,</span> <span class="mh">0x000000C0</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">nicam_bgdki_common</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ1</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ2</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ3</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ4</span><span class="p">,</span> <span class="mh">0x00000400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ5</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRLOGPERIOD_R</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD1_R</span><span class="p">,</span> <span class="mh">0x000003ff</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD2_R</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD3_R</span><span class="p">,</span> <span class="mh">0x0000003f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHGAIN_R</span><span class="p">,</span> <span class="mh">0x000023c2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER1_R</span><span class="p">,</span> <span class="mh">0x0002a7bc</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER2_R</span><span class="p">,</span> <span class="mh">0x0003023e</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM1_R</span><span class="p">,</span> <span class="mh">0x0000f3d0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM2_R</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE2</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE1</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_QAM_MODE</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">nicam_i</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x3a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">nicam_default</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0x16</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x4c</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span><span class="n">SEL_NICAM</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WW_L</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s SECAM-L NICAM (status: devel)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">nicam_l</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_I</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s PAL-I NICAM (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">nicam_bgdki_common</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">nicam_i</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_NONE</span>:
	<span class="k">case</span> <span class="n">WW_BTSC</span>:
	<span class="k">case</span> <span class="n">WW_BG</span>:
	<span class="k">case</span> <span class="n">WW_DK</span>:
	<span class="k">case</span> <span class="n">WW_EIAJ</span>:
	<span class="k">case</span> <span class="n">WW_I2SPT</span>:
	<span class="k">case</span> <span class="n">WW_FM</span>:
	<span class="k">case</span> <span class="n">WW_I2SADC</span>:
	<span class="k">case</span> <span class="n">WW_M</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s PAL-BGDK NICAM (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">nicam_bgdki_common</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">nicam_default</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="n">mode</span> <span class="o">|=</span> <span class="n">EN_DMTRX_LR</span> <span class="o">|</span> <span class="n">EN_DMTRX_BYPASS</span><span class="p">;</span>
	<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_standard_A2</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">a2_bgdk_common</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_ERRLOGPERIOD_R</span><span class="p">,</span> <span class="mh">0x00000064</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD1_R</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD2_R</span><span class="p">,</span> <span class="mh">0x0000001f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD3_R</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE2</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE1</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_QAM_MODE</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x4c</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ1</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ2</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ3</span><span class="p">,</span> <span class="mh">0x00000300</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ4</span><span class="p">,</span> <span class="mh">0x00000400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ5</span><span class="p">,</span> <span class="mh">0x00000500</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_THR_FR</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AAGC_HYST</span><span class="p">,</span> <span class="mh">0x0000001a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K0</span><span class="p">,</span> <span class="mh">0x0000755b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K1</span><span class="p">,</span> <span class="mh">0x00551340</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K2</span><span class="p">,</span> <span class="mh">0x006d30be</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K3</span><span class="p">,</span> <span class="mh">0xffd394af</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K4</span><span class="p">,</span> <span class="mh">0x00400000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K0</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K1</span><span class="p">,</span> <span class="mh">0x002a4841</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K2</span><span class="p">,</span> <span class="mh">0x00400000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K3</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_MODE_CHG_TIMER</span><span class="p">,</span> <span class="mh">0x00000040</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_0</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_1</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_G0</span><span class="p">,</span> <span class="mh">0x00000380</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x00000380</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SRC</span><span class="p">,</span> <span class="mh">0x0000001a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_PASS_IN</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SEL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_AFC</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SRC</span><span class="p">,</span> <span class="mh">0x0000001b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_1_SEL</span><span class="p">,</span> <span class="mh">0x00000023</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SEL</span><span class="p">,</span> <span class="mh">0x00000017</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSI_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SEL</span><span class="p">,</span> <span class="mh">0x00000017</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RDSQ_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_INT</span><span class="p">,</span> <span class="mh">0x0000001e</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_DDS</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_FRAC</span><span class="p">,</span> <span class="mh">0x0000e542</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_START_TIMER</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">a2_bg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x002a4f2f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_UP_THR</span><span class="p">,</span> <span class="mh">0x00007000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_LO_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_UP_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_LO_THR</span><span class="p">,</span> <span class="mh">0x00003000</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">a2_dk</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x002a4f2f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_UP_THR</span><span class="p">,</span> <span class="mh">0x00007000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_LO_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_UP_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_LO_THR</span><span class="p">,</span> <span class="mh">0x00003000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN0_FREQ</span><span class="p">,</span> <span class="mh">0x00003a1c</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_FREQ</span><span class="p">,</span> <span class="mh">0x0000d2e0</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">a1_i</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_ERRLOGPERIOD_R</span><span class="p">,</span> <span class="mh">0x00000064</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD1_R</span><span class="p">,</span> <span class="mh">0x00000fff</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD2_R</span><span class="p">,</span> <span class="mh">0x0000001f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD3_R</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE2</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE1</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_QAM_MODE</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x3a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x002a4f2f</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_INT</span><span class="p">,</span> <span class="mh">0x0000001e</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_DDS</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_FRAC</span><span class="p">,</span> <span class="mh">0x0000e542</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ1</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ2</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ3</span><span class="p">,</span> <span class="mh">0x00000300</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ4</span><span class="p">,</span> <span class="mh">0x00000400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ5</span><span class="p">,</span> <span class="mh">0x00000500</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_THR_FR</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K0</span><span class="p">,</span> <span class="mh">0x0000755b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K1</span><span class="p">,</span> <span class="mh">0x00551340</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K2</span><span class="p">,</span> <span class="mh">0x006d30be</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K3</span><span class="p">,</span> <span class="mh">0xffd394af</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_1_K4</span><span class="p">,</span> <span class="mh">0x00400000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K0</span><span class="p">,</span> <span class="mh">0x00040000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K1</span><span class="p">,</span> <span class="mh">0x002a4841</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K2</span><span class="p">,</span> <span class="mh">0x00400000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K3</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PILOT_BQD_2_K4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_MODE_CHG_TIMER</span><span class="p">,</span> <span class="mh">0x00000060</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AAGC_HYST</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_0</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CORDIC_SHIFT_1</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_UP_THR</span><span class="p">,</span> <span class="mh">0x00007000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C1_LO_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_UP_THR</span><span class="p">,</span> <span class="mh">0x00005400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_C2_LO_THR</span><span class="p">,</span> <span class="mh">0x00003000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SRC</span><span class="p">,</span> <span class="mh">0x0000001a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_PASS_IN</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SEL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_AFC</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SRC</span><span class="p">,</span> <span class="mh">0x0000001b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN0</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SHIFT_IN1</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_1_SEL</span><span class="p">,</span> <span class="mh">0x00000023</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN0_FREQ</span><span class="p">,</span> <span class="mh">0x000035a3</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN2_FREQ</span><span class="p">,</span> <span class="mh">0x000029c7</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_CRDC0_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000511</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_0_SEL</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_1_SEL</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_2_SEL</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SEL</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_0_SEL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR2_0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_SRC_SEL</span><span class="p">,</span> <span class="mh">0x0000000b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_SRC_SEL</span><span class="p">,</span> <span class="mh">0x0000000b</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_START_TIMER</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">am_l</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_ERRLOGPERIOD_R</span><span class="p">,</span> <span class="mh">0x00000064</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD1_R</span><span class="p">,</span> <span class="mh">0x00000FFF</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD2_R</span><span class="p">,</span> <span class="mh">0x0000001F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_ERRINTRPTTHSHLD3_R</span><span class="p">,</span> <span class="mh">0x0000000F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE2</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE1</span><span class="p">,</span> <span class="mh">0x3D</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_QAM_MODE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PDF_DDS_CNST_BYTE0</span><span class="p">,</span> <span class="mh">0xf5</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8MSB</span><span class="p">,</span> <span class="mh">0x3a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PHACC_FREQ_8LSB</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHGAIN_R</span><span class="p">,</span> <span class="mh">0x00006680</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER1_R</span><span class="p">,</span> <span class="mh">0x000353DE</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER2_R</span><span class="p">,</span> <span class="mh">0x000001B1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM1_R</span><span class="p">,</span> <span class="mh">0x0000F3D0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHDENOM2_R</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_FM_MODE_ENABLE</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_AFE_12DB_EN</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AAGC_GAIN</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AAGC_HYST</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AAGC_DEF</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DN0_FREQ</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_POLY0_DDS_CONSTANT</span><span class="p">,</span> <span class="mh">0x000E4DB2</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_0_SRC</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_0_SEL</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_1_SEL</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_1_SRC</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DCOC_PASS_IN</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_2_SEL</span><span class="p">,</span> <span class="mh">0x00000023</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_2_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_3_SEL</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_3_SHIFT</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_4_SEL</span><span class="p">,</span> <span class="mh">0x00000005</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR1_4_SHIFT</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SEL</span><span class="p">,</span> <span class="mh">0x00000007</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_IIR3_0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000011</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_G0</span><span class="p">,</span> <span class="mh">0x00007000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_SRC_SEL</span><span class="p">,</span> <span class="mh">0x00000011</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_SHIFT</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x00007000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B1</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT0_SEL</span><span class="p">,</span> <span class="mh">0x0000003F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_OUT1_SEL</span><span class="p">,</span> <span class="mh">0x0000003F</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DMD_RA_DDS</span><span class="p">,</span> <span class="mh">0x00F5C285</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_INT</span><span class="p">,</span> <span class="mh">0x0000001E</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_DDS</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_PLL_FRAC</span><span class="p">,</span> <span class="mh">0x0000E542</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ1</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ2</span><span class="p">,</span> <span class="mh">0x00000200</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ3</span><span class="p">,</span> <span class="mh">0x00000300</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ4</span><span class="p">,</span> <span class="mh">0x00000400</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_ADJ5</span><span class="p">,</span> <span class="mh">0x00000500</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_RATE_THRES_DMD</span><span class="p">,</span> <span class="mh">0x000000C0</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">a2_deemph50</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_G0</span><span class="p">,</span> <span class="mh">0x00000380</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x00000380</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHGAIN_R</span><span class="p">,</span> <span class="mh">0x000011e1</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER1_R</span><span class="p">,</span> <span class="mh">0x0002a7bc</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPHNUMER2_R</span><span class="p">,</span> <span class="mh">0x0003023c</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">SEL_A2</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WW_BG</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s PAL-BG A1/2 (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_bgdk_common</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_bg</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_deemph50</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_DK</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s PAL-DK A1/2 (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_bgdk_common</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_dk</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_deemph50</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_I</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s PAL-I A1 (status: known-good)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a1_i</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">a2_deemph50</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_L</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s AM-L (status: devel)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">am_l</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_NONE</span>:
	<span class="k">case</span> <span class="n">WW_BTSC</span>:
	<span class="k">case</span> <span class="n">WW_EIAJ</span>:
	<span class="k">case</span> <span class="n">WW_I2SPT</span>:
	<span class="k">case</span> <span class="n">WW_FM</span>:
	<span class="k">case</span> <span class="n">WW_I2SADC</span>:
	<span class="k">case</span> <span class="n">WW_M</span>:
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s Warning: wrong value</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="n">mode</span> <span class="o">|=</span> <span class="n">EN_FMRADIO_EN_RDS</span> <span class="o">|</span> <span class="n">EN_DMTRX_SUMDIFF</span><span class="p">;</span>
	<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_standard_EIAJ</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">eiaj</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* TODO: eiaj register settings are not there yet ... */</span>

		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s (status: unknown)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">SEL_EIAJ</span><span class="p">);</span>
	<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">eiaj</span><span class="p">);</span>
	<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_EIAJ_AUTO_STEREO</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_audio_standard_FM</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span>
				  <span class="k">enum</span> <span class="n">cx88_deemph_type</span> <span class="n">deemph</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">fm_deemph_50</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_G0</span><span class="p">,</span> <span class="mh">0x0C45</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A0</span><span class="p">,</span> <span class="mh">0x6262</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B0</span><span class="p">,</span> <span class="mh">0x1C29</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A1</span><span class="p">,</span> <span class="mh">0x3FC66</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B1</span><span class="p">,</span> <span class="mh">0x399A</span><span class="p">},</span>

		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x0D80</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A0</span><span class="p">,</span> <span class="mh">0x6262</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B0</span><span class="p">,</span> <span class="mh">0x1C29</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A1</span><span class="p">,</span> <span class="mh">0x3FC66</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B1</span><span class="p">,</span> <span class="mh">0x399A</span><span class="p">},</span>

		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">fm_deemph_75</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_G0</span><span class="p">,</span> <span class="mh">0x091B</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A0</span><span class="p">,</span> <span class="mh">0x6B68</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B0</span><span class="p">,</span> <span class="mh">0x11EC</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_A1</span><span class="p">,</span> <span class="mh">0x3FC66</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH0_B1</span><span class="p">,</span> <span class="mh">0x399A</span><span class="p">},</span>

		<span class="p">{</span><span class="n">AUD_DEEMPH1_G0</span><span class="p">,</span> <span class="mh">0x0AA0</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A0</span><span class="p">,</span> <span class="mh">0x6B68</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B0</span><span class="p">,</span> <span class="mh">0x11EC</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_A1</span><span class="p">,</span> <span class="mh">0x3FC66</span><span class="p">},</span>
		<span class="p">{</span><span class="n">AUD_DEEMPH1_B1</span><span class="p">,</span> <span class="mh">0x399A</span><span class="p">},</span>

		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="cm">/* It is enough to leave default values? */</span>
	<span class="cm">/* No, it&#39;s not!  The deemphasis registers are reset to the 75us</span>
<span class="cm">	 * values by default.  Analyzing the spectrum of the decoded audio</span>
<span class="cm">	 * reveals that &quot;no deemphasis&quot; is the same as 75 us, while the 50 us</span>
<span class="cm">	 * setting results in less deemphasis.  */</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">rlist</span> <span class="n">fm_no_deemph</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

		<span class="p">{</span><span class="n">AUD_POLYPH80SCALEFAC</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">},</span>
		<span class="p">{</span> <span class="cm">/* end of list */</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s (status: unknown)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">SEL_FMRADIO</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">deemph</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="n">FM_NO_DEEMPH</span>:
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">fm_no_deemph</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FM_DEEMPH_50</span>:
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">fm_deemph_50</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">FM_DEEMPH_75</span>:
		<span class="n">set_audio_registers</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">fm_deemph_75</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_FMRADIO_AUTO_STEREO</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* ----------------------------------------------------------- */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx88_detect_nicam</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;start nicam autodetect.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* if bit1=1 then nicam is detected */</span>
		<span class="n">j</span> <span class="o">+=</span> <span class="p">((</span><span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_NICAM_STATUS2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">j</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;nicam is detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* wait a little bit for next reading status */</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;nicam is not detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx88_set_tvaudio</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WW_BTSC</span>:
		<span class="n">set_audio_standard_BTSC</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">EN_BTSC_AUTO_STEREO</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_BG</span>:
	<span class="k">case</span> <span class="n">WW_DK</span>:
	<span class="k">case</span> <span class="n">WW_M</span>:
	<span class="k">case</span> <span class="n">WW_I</span>:
	<span class="k">case</span> <span class="n">WW_L</span>:
		<span class="cm">/* prepare all dsp registers */</span>
		<span class="n">set_audio_standard_A2</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_A2_FORCE_MONO1</span><span class="p">);</span>

		<span class="cm">/* set nicam mode - otherwise</span>
<span class="cm">		   AUD_NICAM_STATUS2 contains wrong values */</span>
		<span class="n">set_audio_standard_NICAM</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_NICAM_AUTO_STEREO</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">==</span> <span class="n">cx88_detect_nicam</span><span class="p">(</span><span class="n">core</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* fall back to fm / am mono */</span>
			<span class="n">set_audio_standard_A2</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_A2_FORCE_MONO1</span><span class="p">);</span>
			<span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_current</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_MONO</span><span class="p">;</span>
			<span class="n">core</span><span class="o">-&gt;</span><span class="n">use_nicam</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">core</span><span class="o">-&gt;</span><span class="n">use_nicam</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_EIAJ</span>:
		<span class="n">set_audio_standard_EIAJ</span><span class="p">(</span><span class="n">core</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_FM</span>:
		<span class="n">set_audio_standard_FM</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">radio_deemphasis</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_I2SADC</span>:
		<span class="n">set_audio_start</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Slave/Philips/Autobaud</span>
<span class="cm">		 * NB on Nova-S bit1 NPhilipsSony appears to be inverted:</span>
<span class="cm">		 *	0= Sony, 1=Philips</span>
<span class="cm">		 */</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_I2SINPUTCNTL</span><span class="p">,</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">.</span><span class="n">i2sinputcntl</span><span class="p">);</span>
		<span class="cm">/* Switch to &quot;I2S ADC mode&quot; */</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_I2SCNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">set_audio_finish</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_I2SIN_ENABLE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_NONE</span>:
	<span class="k">case</span> <span class="n">WW_I2SPT</span>:
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s/0: unknown tv audio mode [%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">core</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx88_newstation</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_manual</span> <span class="o">=</span> <span class="n">UNSET</span><span class="p">;</span>
	<span class="n">core</span><span class="o">-&gt;</span><span class="n">last_change</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx88_get_stereo</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="k">struct</span> <span class="n">v4l2_tuner</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">m</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;stereo&quot;</span><span class="p">,</span> <span class="s">&quot;dual mono&quot;</span><span class="p">,</span> <span class="s">&quot;mono&quot;</span><span class="p">,</span> <span class="s">&quot;sap&quot;</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">p</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;no pilot&quot;</span><span class="p">,</span> <span class="s">&quot;pilot c1&quot;</span><span class="p">,</span> <span class="s">&quot;pilot c2&quot;</span><span class="p">,</span> <span class="s">&quot;?&quot;</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">pilot</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_STATUS</span><span class="p">);</span>
	<span class="n">mode</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>
	<span class="n">pilot</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">astat</span> <span class="o">!=</span> <span class="n">reg</span><span class="p">)</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;AUD_STATUS: 0x%x [%s/%s] ctl=%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">reg</span><span class="p">,</span> <span class="n">m</span><span class="p">[</span><span class="n">mode</span><span class="p">],</span> <span class="n">p</span><span class="p">[</span><span class="n">pilot</span><span class="p">],</span>
			<span class="n">aud_ctl_names</span><span class="p">[</span><span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_CTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">63</span><span class="p">]);</span>
	<span class="n">core</span><span class="o">-&gt;</span><span class="n">astat</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">capability</span> <span class="o">=</span> <span class="n">V4L2_TUNER_CAP_STEREO</span> <span class="o">|</span> <span class="n">V4L2_TUNER_CAP_SAP</span> <span class="o">|</span>
	    <span class="n">V4L2_TUNER_CAP_LANG1</span> <span class="o">|</span> <span class="n">V4L2_TUNER_CAP_LANG2</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">rxsubchans</span> <span class="o">=</span> <span class="n">UNSET</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_MONO</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_STEREO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_LANG2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_MONO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_SAP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WW_BTSC</span>:
	<span class="k">case</span> <span class="n">WW_BG</span>:
	<span class="k">case</span> <span class="n">WW_DK</span>:
	<span class="k">case</span> <span class="n">WW_M</span>:
	<span class="k">case</span> <span class="n">WW_EIAJ</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">use_nicam</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">rxsubchans</span> <span class="o">=</span> <span class="n">cx88_dsp_detect_stereo_sap</span><span class="p">(</span><span class="n">core</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_NONE</span>:
	<span class="k">case</span> <span class="n">WW_I</span>:
	<span class="k">case</span> <span class="n">WW_L</span>:
	<span class="k">case</span> <span class="n">WW_I2SPT</span>:
	<span class="k">case</span> <span class="n">WW_FM</span>:
	<span class="k">case</span> <span class="n">WW_I2SADC</span>:
		<span class="cm">/* nothing */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If software stereo detection is not supported... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">==</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rxsubchans</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">rxsubchans</span> <span class="o">=</span> <span class="n">V4L2_TUNER_SUB_MONO</span><span class="p">;</span>
		<span class="cm">/* If the hardware itself detected stereo, also return</span>
<span class="cm">		   stereo as an available subchannel */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">V4L2_TUNER_MODE_STEREO</span> <span class="o">==</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">audmode</span><span class="p">)</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">rxsubchans</span> <span class="o">|=</span> <span class="n">V4L2_TUNER_SUB_STEREO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx88_set_stereo</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">manual</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctl</span> <span class="o">=</span> <span class="n">UNSET</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">UNSET</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">manual</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_manual</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_manual</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_current</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WW_BTSC</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_MONO</span>:
			<span class="n">set_audio_standard_BTSC</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">EN_BTSC_FORCE_MONO</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1</span>:
			<span class="n">set_audio_standard_BTSC</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">EN_BTSC_AUTO_STEREO</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG2</span>:
			<span class="n">set_audio_standard_BTSC</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">EN_BTSC_FORCE_SAP</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_STEREO</span>:
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1_LANG2</span>:
			<span class="n">set_audio_standard_BTSC</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">EN_BTSC_FORCE_STEREO</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_BG</span>:
	<span class="k">case</span> <span class="n">WW_DK</span>:
	<span class="k">case</span> <span class="n">WW_M</span>:
	<span class="k">case</span> <span class="n">WW_I</span>:
	<span class="k">case</span> <span class="n">WW_L</span>:
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">use_nicam</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_MONO</span>:
			<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1</span>:
				<span class="n">set_audio_standard_NICAM</span><span class="p">(</span><span class="n">core</span><span class="p">,</span>
							 <span class="n">EN_NICAM_FORCE_MONO1</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG2</span>:
				<span class="n">set_audio_standard_NICAM</span><span class="p">(</span><span class="n">core</span><span class="p">,</span>
							 <span class="n">EN_NICAM_FORCE_MONO2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_STEREO</span>:
			<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1_LANG2</span>:
				<span class="n">set_audio_standard_NICAM</span><span class="p">(</span><span class="n">core</span><span class="p">,</span>
							 <span class="n">EN_NICAM_FORCE_STEREO</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span> <span class="o">==</span> <span class="n">WW_I</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span> <span class="o">==</span> <span class="n">WW_L</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/* fall back to fm / am mono */</span>
				<span class="n">set_audio_standard_A2</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">EN_A2_FORCE_MONO1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* TODO: Add A2 autodection */</span>
				<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_MONO</span>:
				<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1</span>:
					<span class="n">ctl</span> <span class="o">=</span> <span class="n">EN_A2_FORCE_MONO1</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG2</span>:
					<span class="n">ctl</span> <span class="o">=</span> <span class="n">EN_A2_FORCE_MONO2</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_STEREO</span>:
				<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_LANG1_LANG2</span>:
					<span class="n">ctl</span> <span class="o">=</span> <span class="n">EN_A2_FORCE_STEREO</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_FM</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_MONO</span>:
			<span class="n">ctl</span> <span class="o">=</span> <span class="n">EN_FMRADIO_FORCE_MONO</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">V4L2_TUNER_MODE_STEREO</span>:
			<span class="n">ctl</span> <span class="o">=</span> <span class="n">EN_FMRADIO_AUTO_STEREO</span><span class="p">;</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WW_I2SADC</span>:
	<span class="k">case</span> <span class="n">WW_NONE</span>:
	<span class="k">case</span> <span class="n">WW_EIAJ</span>:
	<span class="k">case</span> <span class="n">WW_I2SPT</span>:
		<span class="cm">/* DO NOTHING */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">ctl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;cx88_set_stereo: mask 0x%x, ctl 0x%x &quot;</span>
			<span class="s">&quot;[status=0x%x,ctl=0x%x,vol=0x%x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mask</span><span class="p">,</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_STATUS</span><span class="p">),</span>
			<span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_CTL</span><span class="p">),</span> <span class="n">cx_sread</span><span class="p">(</span><span class="n">SHADOW_AUD_VOL_CTL</span><span class="p">));</span>
		<span class="n">cx_andor</span><span class="p">(</span><span class="n">AUD_CTL</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx88_audio_thread</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx88_core</span> <span class="o">*</span><span class="n">core</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">v4l2_tuner</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;cx88: tvaudio thread started</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">set_freezable</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">msleep_interruptible</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">kthread_should_stop</span><span class="p">())</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">try_to_freeze</span><span class="p">();</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">tvaudio</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">WW_BG</span>:
		<span class="k">case</span> <span class="n">WW_DK</span>:
		<span class="k">case</span> <span class="n">WW_M</span>:
		<span class="k">case</span> <span class="n">WW_I</span>:
		<span class="k">case</span> <span class="n">WW_L</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">use_nicam</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">hw_autodetect</span><span class="p">;</span>

			<span class="cm">/* just monitor the audio status for now ... */</span>
			<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">t</span><span class="p">));</span>
			<span class="n">cx88_get_stereo</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_manual</span><span class="p">)</span>
				<span class="cm">/* manually set, don&#39;t do anything. */</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="cm">/* monitor signal and set stereo if available */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">rxsubchans</span> <span class="o">&amp;</span> <span class="n">V4L2_TUNER_SUB_STEREO</span><span class="p">)</span>
				<span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_STEREO</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_TUNER_MODE_MONO</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">core</span><span class="o">-&gt;</span><span class="n">audiomode_current</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="cm">/* automatically switch to best available mode */</span>
			<span class="n">cx88_set_stereo</span><span class="p">(</span><span class="n">core</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">WW_NONE</span>:
		<span class="k">case</span> <span class="n">WW_BTSC</span>:
		<span class="k">case</span> <span class="n">WW_EIAJ</span>:
		<span class="k">case</span> <span class="n">WW_I2SPT</span>:
		<span class="k">case</span> <span class="n">WW_FM</span>:
		<span class="k">case</span> <span class="n">WW_I2SADC</span>:
<span class="nl">hw_autodetect:</span>
			<span class="cm">/* stereo autodetection is supported by hardware so</span>
<span class="cm">			   we don&#39;t need to do it manually. Do nothing. */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;cx88: tvaudio thread exiting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ----------------------------------------------------------- */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx88_set_tvaudio</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx88_newstation</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx88_set_stereo</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx88_get_stereo</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx88_audio_thread</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Local variables:</span>
<span class="cm"> * c-basic-offset: 8</span>
<span class="cm"> * End:</span>
<span class="cm"> * kate: eol &quot;unix&quot;; indent-width 3; remove-trailing-space on; replace-trailing-space-save on; tab-width 8; replace-tabs off; space-indent off; mixed-indent off</span>
<span class="cm"> */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
