<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LD1 (multiple structures) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LD1 (multiple structures)</h2><p>Load multiple single-element structures to one, two, three, or four registers</p>
      <p class="aml">This instruction loads multiple single-element structures from memory
and writes the result to one, two, three, or four SIMD&amp;FP registers.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_no_offset">No offset</a>
       and 
      <a href="#iclass_post_index">Post-index</a>
    </p>
    <h3 class="classheading"><a id="iclass_no_offset"/>No offset<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">x</td><td>x</td><td>1</td><td class="r">x</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td class="droppedname">L</td><td colspan="6"/><td colspan="4" class="droppedname">opcode</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the One register variant
            </h4><a id="LD1_asisdlse_R1_1v"/>
        Applies when
        <span class="bitdiff"> (opcode == 0111)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Two registers variant
            </h4><a id="LD1_asisdlse_R2_2v"/>
        Applies when
        <span class="bitdiff"> (opcode == 1010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Three registers variant
            </h4><a id="LD1_asisdlse_R3_3v"/>
        Applies when
        <span class="bitdiff"> (opcode == 0110)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Four registers variant
            </h4><a id="LD1_asisdlse_R4_4v"/>
        Applies when
        <span class="bitdiff"> (opcode == 0010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer m = integer UNKNOWN;
constant boolean wback = FALSE;
constant boolean nontemporal = FALSE;
constant boolean tagchecked = wback || n != 31;</p>
    <h3 class="classheading"><a id="iclass_post_index"/>Post-index<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="l">x</td><td>x</td><td>1</td><td class="r">x</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td class="droppedname">L</td><td/><td colspan="5"/><td colspan="4" class="droppedname">opcode</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the One register, immediate offset variant
            </h4><a id="LD1_asisdlsep_I1_i1"/>
        Applies when
        <span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0111)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#imm_option__5" title="For the &quot;One register, immediate offset&quot; variant: is the post-index immediate offset, ">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the One register, register offset variant
            </h4><a id="LD1_asisdlsep_R1_r1"/>
        Applies when
        <span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0111)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#Xm__2" title="Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Two registers, immediate offset variant
            </h4><a id="LD1_asisdlsep_I2_i2"/>
        Applies when
        <span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 1010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#imm_option__6" title="For the &quot;Two registers, immediate offset&quot; variant: is the post-index immediate offset, ">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Two registers, register offset variant
            </h4><a id="LD1_asisdlsep_R2_r2"/>
        Applies when
        <span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 1010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#Xm__2" title="Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Three registers, immediate offset variant
            </h4><a id="LD1_asisdlsep_I3_i3"/>
        Applies when
        <span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0110)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#imm_option__3" title="For the &quot;Three registers, immediate offset&quot; variant: is the post-index immediate offset, ">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Three registers, register offset variant
            </h4><a id="LD1_asisdlsep_R3_r3"/>
        Applies when
        <span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0110)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#Xm__2" title="Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Four registers, immediate offset variant
            </h4><a id="LD1_asisdlsep_I4_i4"/>
        Applies when
        <span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#imm_option" title="For the &quot;Four registers, immediate offset&quot; variant: is the post-index immediate offset, ">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Four registers, register offset variant
            </h4><a id="LD1_asisdlsep_R4_r4"/>
        Applies when
        <span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0010)</span><p class="asm-code">LD1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option__2" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#Xm__2" title="Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant boolean wback = TRUE;
constant boolean nontemporal = FALSE;
constant boolean tagchecked = wback || n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt&gt;</td><td><a id="Vt"/>
        
          <p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T_option__2"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>size:Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="bitfield">0</td>
                <td class="symbol">8B</td>
              </tr>
              <tr>
                <td class="bitfield">00</td>
                <td class="bitfield">1</td>
                <td class="symbol">16B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="bitfield">0</td>
                <td class="symbol">1D</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="bitfield">1</td>
                <td class="symbol">2D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt2&gt;</td><td><a id="Vt2"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt3&gt;</td><td><a id="Vt3"/>
        
          <p class="aml">Is the name of the third SIMD&amp;FP register to be transferred, encoded as "Rt" plus 2 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt4&gt;</td><td><a id="Vt4"/>
        
          <p class="aml">Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as "Rt" plus 3 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm_option__5"/>
        <p>For the "One register, immediate offset" variant: is the post-index immediate offset, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;imm&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#8</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#16</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="imm_option__6"/>
        <p>For the "Two registers, immediate offset" variant: is the post-index immediate offset, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;imm&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#16</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#32</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="imm_option__3"/>
        <p>For the "Three registers, immediate offset" variant: is the post-index immediate offset, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;imm&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#24</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#48</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="imm_option"/>
        <p>For the "Four registers, immediate offset" variant: is the post-index immediate offset, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;imm&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#32</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#64</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__2"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">constant integer datasize = 64 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);
constant integer esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
constant integer elements = datasize DIV esize;

integer rpt;                // number of iterations
constant integer selem = 1; // structure elements

case opcode of
    when '0010' rpt = 4;    // LD/ST1 (4 registers)
    when '0110' rpt = 3;    // LD/ST1 (3 registers)
    when '1010' rpt = 2;    // LD/ST1 (2 registers)
    when '0111' rpt = 1;    // LD/ST1 (1 register)
    otherwise <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
</p></div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(64) eaddr;
bits(64) offs;
bits(datasize) rval;
integer tt;
constant integer ebytes = esize DIV 8;

constant boolean privileged = PSTATE.EL != <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>;
constant <a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean withstatus, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean stzgm, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescASIMD.4" title="function: AccessDescriptor CreateAccDescASIMD(MemOp memop, boolean nontemporal, boolean tagchecked, boolean privileged)">CreateAccDescASIMD</a>(<a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a>, nontemporal, tagchecked,
                                                       privileged);
if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.1" title="accessor: bits(width) SP[integer width]">SP</a>[64];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

offs = <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(64);
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
        for s = 0 to selem-1
            rval = <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[tt, datasize];
            eaddr = <a href="shared_pseudocode.html#impl-shared.AddressIncrement.3" title="function: bits(64) AddressIncrement(bits(64) base, integer increment, AccessDescriptor accdesc)">AddressIncrement</a>(address, offs, accdesc);
            <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[rval, e, esize] = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccessDescriptor accdesc_in]">Mem</a>[eaddr, ebytes, accdesc];
            <a href="shared_pseudocode.html#impl-shared.V.write.2" title="accessor: V[integer n, ESize width] = bits(width) value">V</a>[tt, datasize] = rval;
            offs = offs + ebytes;
            tt = (tt + 1) MOD 32;
if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[m, 64];
    address = <a href="shared_pseudocode.html#impl-shared.AddressAdd.3" title="function: bits(64) AddressAdd(bits(64) base, integer offset, AccessDescriptor accdesc)">AddressAdd</a>(address, offs, accdesc);
    if n == 31 then
        <a href="shared_pseudocode.html#impl-aarch64.SP.write.1" title="accessor: SP[integer width] = bits(width) value">SP</a>[64] = address;
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[n, 64] = address;</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
