verilog xil_defaultlib --include "../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_data/hdl/verilog" \
"../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_data/sim/ila_data.v" \

verilog xil_defaultlib "glbl.v"

nosort
