--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UARTest1.twx UARTest1.ncd -o UARTest1.twr UARTest1.pcf

Design file:              UARTest1.ncd
Physical constraint file: UARTest1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3229 paths analyzed, 978 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.425ns.
--------------------------------------------------------------------------------

Paths for end point Led7seg_inst/COUNTER_3_C_3 (SLICE_X24Y25.A5), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_15_C_15 (FF)
  Destination:          Led7seg_inst/COUNTER_3_C_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.249 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_15_C_15 to Led7seg_inst/COUNTER_3_C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.AQ      Tcko                  0.391   Led7seg_inst/COUNTER_16_C_16
                                                       Led7seg_inst/COUNTER_15_C_15
    SLICE_X28Y28.D1      net (fanout=2)        1.457   Led7seg_inst/COUNTER_15_C_15
    SLICE_X28Y28.CMUX    Topdc                 0.338   Led7seg_inst/COUNTER_15_P_15
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3_F
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3
    SLICE_X25Y25.A4      net (fanout=18)       0.973   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X25Y25.A       Tilo                  0.259   Led7seg_inst/COUNTER_4_P_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_31
    SLICE_X24Y25.A5      net (fanout=1)        0.725   Led7seg_inst/Mcount_COUNTER_eqn_3
    SLICE_X24Y25.CLK     Tas                   0.213   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_3_rt
                                                       Led7seg_inst/COUNTER_3_C_3
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (1.201ns logic, 3.155ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_16_P_16 (FF)
  Destination:          Led7seg_inst/COUNTER_3_C_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.249 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_16_P_16 to Led7seg_inst/COUNTER_3_C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.DQ      Tcko                  0.391   Led7seg_inst/COUNTER_16_P_16
                                                       Led7seg_inst/COUNTER_16_P_16
    SLICE_X28Y28.C2      net (fanout=2)        0.828   Led7seg_inst/COUNTER_16_P_16
    SLICE_X28Y28.CMUX    Tilo                  0.343   Led7seg_inst/COUNTER_15_P_15
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3_G
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3
    SLICE_X25Y25.A4      net (fanout=18)       0.973   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X25Y25.A       Tilo                  0.259   Led7seg_inst/COUNTER_4_P_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_31
    SLICE_X24Y25.A5      net (fanout=1)        0.725   Led7seg_inst/Mcount_COUNTER_eqn_3
    SLICE_X24Y25.CLK     Tas                   0.213   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_3_rt
                                                       Led7seg_inst/COUNTER_3_C_3
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.206ns logic, 2.526ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_9_P_9 (FF)
  Destination:          Led7seg_inst/COUNTER_3_C_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.249 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_9_P_9 to Led7seg_inst/COUNTER_3_C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y27.AQ      Tcko                  0.408   Led7seg_inst/COUNTER_9_P_9
                                                       Led7seg_inst/COUNTER_9_P_9
    SLICE_X24Y27.C2      net (fanout=2)        0.808   Led7seg_inst/COUNTER_9_P_9
    SLICE_X24Y27.CMUX    Tilo                  0.343   Led7seg_inst/COUNTER_10_C_10
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2_G
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X25Y25.A5      net (fanout=18)       0.929   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>1
    SLICE_X25Y25.A       Tilo                  0.259   Led7seg_inst/COUNTER_4_P_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_31
    SLICE_X24Y25.A5      net (fanout=1)        0.725   Led7seg_inst/Mcount_COUNTER_eqn_3
    SLICE_X24Y25.CLK     Tas                   0.213   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_3_rt
                                                       Led7seg_inst/COUNTER_3_C_3
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.223ns logic, 2.462ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point Led7seg_inst/COUNTER_2_P_2 (SLICE_X24Y26.BX), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_15_C_15 (FF)
  Destination:          Led7seg_inst/COUNTER_2_P_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.252 - 0.283)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_15_C_15 to Led7seg_inst/COUNTER_2_P_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.AQ      Tcko                  0.391   Led7seg_inst/COUNTER_16_C_16
                                                       Led7seg_inst/COUNTER_15_C_15
    SLICE_X28Y28.D1      net (fanout=2)        1.457   Led7seg_inst/COUNTER_15_C_15
    SLICE_X28Y28.CMUX    Topdc                 0.338   Led7seg_inst/COUNTER_15_P_15
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3_F
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3
    SLICE_X24Y25.A1      net (fanout=18)       1.151   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X24Y25.A       Tilo                  0.205   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_21
    SLICE_X24Y26.BX      net (fanout=1)        0.614   Led7seg_inst/Mcount_COUNTER_eqn_2
    SLICE_X24Y26.CLK     Tdick                 0.136   Led7seg_inst/COUNTER_2_P_2
                                                       Led7seg_inst/COUNTER_2_P_2
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (1.070ns logic, 3.222ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_16_P_16 (FF)
  Destination:          Led7seg_inst/COUNTER_2_P_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.252 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_16_P_16 to Led7seg_inst/COUNTER_2_P_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.DQ      Tcko                  0.391   Led7seg_inst/COUNTER_16_P_16
                                                       Led7seg_inst/COUNTER_16_P_16
    SLICE_X28Y28.C2      net (fanout=2)        0.828   Led7seg_inst/COUNTER_16_P_16
    SLICE_X28Y28.CMUX    Tilo                  0.343   Led7seg_inst/COUNTER_15_P_15
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3_G
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3
    SLICE_X24Y25.A1      net (fanout=18)       1.151   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X24Y25.A       Tilo                  0.205   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_21
    SLICE_X24Y26.BX      net (fanout=1)        0.614   Led7seg_inst/Mcount_COUNTER_eqn_2
    SLICE_X24Y26.CLK     Tdick                 0.136   Led7seg_inst/COUNTER_2_P_2
                                                       Led7seg_inst/COUNTER_2_P_2
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.075ns logic, 2.593ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led7seg_inst/COUNTER_13 (FF)
  Destination:          Led7seg_inst/COUNTER_2_P_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.252 - 0.277)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Led7seg_inst/COUNTER_13 to Led7seg_inst/COUNTER_2_P_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.BQ      Tcko                  0.391   Led7seg_inst/COUNTER_16_P_16
                                                       Led7seg_inst/COUNTER_13
    SLICE_X28Y28.C1      net (fanout=3)        0.639   Led7seg_inst/COUNTER<13>
    SLICE_X28Y28.CMUX    Tilo                  0.343   Led7seg_inst/COUNTER_15_P_15
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3_G
                                                       Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>3
    SLICE_X24Y25.A1      net (fanout=18)       1.151   Led7seg_inst/GND_14_o_COUNTER[16]_equal_34_o<16>2
    SLICE_X24Y25.A       Tilo                  0.205   Led7seg_inst/COUNTER_4_C_4
                                                       Led7seg_inst/Mcount_COUNTER_eqn_21
    SLICE_X24Y26.BX      net (fanout=1)        0.614   Led7seg_inst/Mcount_COUNTER_eqn_2
    SLICE_X24Y26.CLK     Tdick                 0.136   Led7seg_inst/COUNTER_2_P_2
                                                       Led7seg_inst/COUNTER_2_P_2
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.075ns logic, 2.404ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point Led7seg_inst/SEGMENTS_5 (SLICE_X33Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Debounce_inst0/o (FF)
  Destination:          Led7seg_inst/SEGMENTS_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.464 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Debounce_inst0/o to Led7seg_inst/SEGMENTS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.AQ      Tcko                  0.391   Debounce_inst0/o
                                                       Debounce_inst0/o
    SLICE_X33Y15.SR      net (fanout=48)       3.456   Debounce_inst0/o
    SLICE_X33Y15.CLK     Trck                  0.348   Led7seg_inst/SEGMENTS<5>
                                                       Led7seg_inst/SEGMENTS_5
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.739ns logic, 3.456ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_array_char1_RAMC (SLICE_X30Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UARTReciever_inst/reg_4 (FF)
  Destination:          Mram_array_char1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UARTReciever_inst/reg_4 to Mram_array_char1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.234   UARTReciever_inst/reg<7>
                                                       UARTReciever_inst/reg_4
    SLICE_X30Y30.CX      net (fanout=2)        0.220   UARTReciever_inst/reg<4>
    SLICE_X30Y30.CLK     Tdh         (-Th)     0.098   display<5>
                                                       Mram_array_char1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.136ns logic, 0.220ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Mram_array_char22/DP (SLICE_X26Y30.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_1 (FF)
  Destination:          Mram_array_char22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_1 to Mram_array_char22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.BQ      Tcko                  0.198   i<4>
                                                       i_1
    SLICE_X26Y30.D3      net (fanout=6)        0.370   i<1>
    SLICE_X26Y30.CLK     Tah         (-Th)     0.172   display<6>
                                                       Mram_array_char22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.026ns logic, 0.370ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point Mram_array_char21/DP (SLICE_X26Y30.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_1 (FF)
  Destination:          Mram_array_char21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_1 to Mram_array_char21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.BQ      Tcko                  0.198   i<4>
                                                       i_1
    SLICE_X26Y30.D3      net (fanout=6)        0.370   i<1>
    SLICE_X26Y30.CLK     Tah         (-Th)     0.172   display<6>
                                                       Mram_array_char21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.026ns logic, 0.370ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: display<6>/CLK
  Logical resource: Mram_array_char22/DP/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: display<6>/CLK
  Logical resource: Mram_array_char21/DP/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.425|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3229 paths, 0 nets, and 925 connections

Design statistics:
   Minimum period:   4.425ns{1}   (Maximum frequency: 225.989MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 11 08:06:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



