Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd
COMP96 Compile Entity "Divide_part"
COMP96 Compile Architecture "VHDL_RTL" of Entity "Divide_part"
COMP96 Compile Entity "FIT_timer"
COMP96 Compile Architecture "VHDL_RTL" of Entity "FIT_timer"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
