/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module ADD(
	// inputs
	clock,
	reset,
	x,
	y,

	// outputs
	z
);


input clock;
input reset;
input x;
input y;
output z;
wire x;
wire y;
wire z;
assign {z} = $signed(x) + $signed(y);

endmodule // ADD
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module C128(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 128;

endmodule // C128
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module C181(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 181;

endmodule // C181
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module C4(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 4;

endmodule // C4
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module C8192(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 8192;

endmodule // C8192
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module CLIP(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // CLIP
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module IN(
	// inputs
	clock,
	reset,

	// outputs
	x
);


input clock;
input reset;
output x;
wire x;

endmodule // IN
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module MUL(
	// inputs
	clock,
	reset,
	x,
	y,

	// outputs
	z
);


input clock;
input reset;
input x;
input y;
output z;
wire x;
wire y;
wire z;
assign {z} = $signed(x) * $signed(y);

endmodule // MUL
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module OUT(
	// inputs
	clock,
	reset,
	x

	// outputs
);


input clock;
input reset;
input x;
wire x;

endmodule // OUT
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHL_11(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // SHL_11
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHL_8(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // SHL_8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR_14(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // SHR_14
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR_3(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // SHR_3
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR_8(
	// inputs
	clock,
	reset,
	x,

	// outputs
	z
);


input clock;
input reset;
input x;
output z;
wire x;
wire z;
reg [0:0] state_0;
always @(posedge clock) begin
state_0 <= {x};
end
assign z = state_0[0:0];

endmodule // SHR_8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SUB(
	// inputs
	clock,
	reset,
	x,
	y,

	// outputs
	z
);


input clock;
input reset;
input x;
input y;
output z;
wire x;
wire y;
wire z;
assign {z} = $signed(x) - $signed(y);

endmodule // SUB
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W1(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 2841;

endmodule // W1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W1_add_W7(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 3406;

endmodule // W1_add_W7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W1_sub_W7(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 2276;

endmodule // W1_sub_W7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W2(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 2676;

endmodule // W2
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W2_add_W6(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 3784;

endmodule // W2_add_W6
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W2_sub_W6(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 1568;

endmodule // W2_sub_W6
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W3(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 2408;

endmodule // W3
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W3_add_W5(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 4017;

endmodule // W3_add_W5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W3_sub_W5(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 799;

endmodule // W3_sub_W5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W5(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 1609;

endmodule // W5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W6(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 1108;

endmodule // W6
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module W7(
	// inputs
	clock,
	reset,

	// outputs
	value
);


input clock;
input reset;
output value;
wire value;
assign value = 565;

endmodule // W7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_1(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_10(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_10
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_100(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_100
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_102(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_102
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_103(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_103
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_104(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_104
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_105(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_105
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_106(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_106
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_109(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_109
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_11(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_11
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_110(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_110
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_111(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_111
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_113(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_113
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_115(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_115
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_118(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_118
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_119(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_119
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_12(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_12
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_120(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_120
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_121(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_121
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_124(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_124
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_127(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_127
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_128(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_128
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_129(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_129
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_130(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_130
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_131(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_131
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_133(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_133
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_135(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_135
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_138(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_138
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_14(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_14
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_141(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_141
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_142(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_142
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_143(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_143
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_144(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_144
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_145(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_145
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_146(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_146
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_147(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_147
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_148(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_148
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_149(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_149
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_15(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_15
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_153(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_153
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_154(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_154
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_155(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_155
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_156(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_156
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_157(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_157
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_158(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_158
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_159(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_159
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_16(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_16
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_160(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_160
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_163(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_163
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_164(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_164
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_165(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_165
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_166(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_166
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_169(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_169
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_17(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_17
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_170(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_170
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_173(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_173
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_174(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_174
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_175(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_175
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_176(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_176
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_177(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_177
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_18(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_18
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_180(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_180
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_183(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_183
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_185(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_185
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_189(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_189
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_19(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_19
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_191(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_191
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_194(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_194
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_195(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_195
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_196(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_196
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_197(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_197
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_198(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_198
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_2(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_2
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_20(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_20
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_200(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_200
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_201(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_201
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_208(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_208
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_209(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_209
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_21(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_21
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_210(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_210
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_215(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_215
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_22(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_22
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_220(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_220
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_225(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_225
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_226(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_226
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_23(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_23
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_233(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_233
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_237(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_237
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_245(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_245
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_246(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_246
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_25(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_25
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_253(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_253
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_255(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_255
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_26(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_26
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_260(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_260
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_262(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_262
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_263(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_263
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_267(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_267
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_268(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_268
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_27(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_27
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_273(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_273
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_279(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_279
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_28(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_28
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_280(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_280
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_282(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_282
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_285(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_285
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_292(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_292
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_297(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_297
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_299(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_299
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_30(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_30
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_302(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_302
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_303(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_303
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_31(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_31
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_315(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_315
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_316(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_316
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_32(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_32
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_323(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_323
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_326(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_326
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_329(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_329
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_33(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_33
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_332(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_332
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_34(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_34
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_35(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_35
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_36(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_36
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_375(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_375
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_38(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_38
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_387(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_387
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_39(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_39
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_40(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_40
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_41(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_41
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_42(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_42
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_43(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_43
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_437(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_437
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_45(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_45
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_46(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_46
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_47(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_47
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_49(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_49
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_5(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_50(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_50
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_51(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_51
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_52(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_52
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_53(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_53
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_56(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_56
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_57(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_57
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_58(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_58
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_59(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_59
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_6(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_6
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_60(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_60
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_61(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_61
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_62(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_62
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_63(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_63
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_67(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_67
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_68(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_68
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_69(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_69
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_7(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_70(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_70
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_71(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_71
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_73(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_73
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_75(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_75
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_77(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_77
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_78(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_78
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_79(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_79
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_8(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_81(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_81
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_84(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_84
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_85(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_85
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_87(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_87
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_9(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_9
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_92(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_92
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_93(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_93
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_94(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_94
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_95(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_95
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_97(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_97
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_98(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_98
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_INT16_99(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_INT16_99
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:29
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_2(
	// inputs
	clock,
	reset,
	x,

	// outputs
	y,
	z
);


input clock;
input reset;
input x;
output y;
output z;
wire x;
wire y;
wire z;
assign y = x;
assign z = x;

endmodule // dup_2
