// Seed: 3760525016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output tri0 id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  logic id_7 = -1;
  wire [1 : 1] id_8;
  logic id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  logic id_3 = -1;
  assign id_2[-1] = "";
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
endmodule
