Analysis & Synthesis report for FPGA_DCOLLIDE_MEMORY
Tue Jul 05 11:32:44 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|state
 11. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|state
 12. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|state
 13. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|state
 14. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|state
 15. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|state
 16. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|state
 17. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state
 18. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state
 19. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state
 20. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|state
 21. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|state
 22. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|state
 23. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|state
 24. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|state
 25. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|state
 26. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|state
 27. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|state
 28. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|state
 29. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state
 30. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state
 31. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state
 32. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state
 33. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state
 34. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state
 35. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state
 36. State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state
 37. State Machine - |FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset|state
 38. User-Specified and Inferred Latches
 39. Registers Removed During Synthesis
 40. Removed Registers Triggering Further Register Optimizations
 41. General Register Statistics
 42. Inverted Register Statistics
 43. Multiplexer Restructuring Statistics (Restructuring Performed)
 44. Parameter Settings for User Entity Instance: jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 45. Parameter Settings for User Entity Instance: jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 46. Parameter Settings for User Entity Instance: jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 47. Parameter Settings for User Entity Instance: jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 48. Parameter Settings for User Entity Instance: jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 49. Parameter Settings for User Entity Instance: jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 50. Parameter Settings for User Entity Instance: jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 51. Parameter Settings for User Entity Instance: jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 52. Parameter Settings for User Entity Instance: jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 53. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory
 54. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1
 55. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2
 56. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3
 57. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1
 58. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2
 59. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3
 60. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1
 61. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2
 62. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add0
 63. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_x2neg
 64. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_y2neg
 65. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_z2neg
 66. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_r2_r1neg
 67. Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider2:divide_1_d
 68. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:addDiff
 69. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_radius_sum_dneg
 70. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_rsum_dneg
 71. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip
 72. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip
 73. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip
 74. Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider:divide_drsum_2
 75. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k
 76. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k
 77. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k
 78. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_nxk
 79. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_nyk
 80. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_nzk
 81. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0
 82. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0
 83. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0
 84. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0
 85. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0
 86. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0
 87. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0
 88. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0
 89. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0
 90. lpm_mult Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_nzk"
 92. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_nyk"
 93. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_nxk"
 94. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nz_k"
 95. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ny_k"
 96. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nx_k"
 97. Port Connectivity Checks: "dCollideSpheres:test0|divider:divide_drsum_2"
 98. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip"
 99. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip"
100. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip"
101. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_rsum_dneg"
102. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_radius_sum_dneg"
103. Port Connectivity Checks: "dCollideSpheres:test0|adder:addDiff"
104. Port Connectivity Checks: "dCollideSpheres:test0|divider2:divide_1_d"
105. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_r2_r1neg"
106. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_z2neg"
107. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_y2neg"
108. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_x2neg"
109. Port Connectivity Checks: "dCollideSpheres:test0|adder:add0"
110. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2"
111. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1"
112. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3"
113. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2"
114. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"
115. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3"
116. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2"
117. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"
118. Port Connectivity Checks: "dCollideSpheres:test0"
119. Port Connectivity Checks: "memoryController:memcontrol"
120. Port Connectivity Checks: "ram_sp_sr_sw:memory"
121. Port Connectivity Checks: "rst_Ctrl:reset"
122. Port Connectivity Checks: "jtag_debug:jtag11|myjtag:myjtag_inst"
123. Port Connectivity Checks: "jtag_tx_rdy:jtag0|myjtag:myjtag_inst"
124. Virtual JTAG Settings
125. Post-Synthesis Netlist Statistics for Top Partition
126. Elapsed Time Per Partition
127. Analysis & Synthesis Messages
128. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 05 11:32:44 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; FPGA_DCOLLIDE_MEMORY                        ;
; Top-level Entity Name              ; FPGA_DCOLLIDE_MEMORY                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 18,317                                      ;
;     Total combinational functions  ; 14,403                                      ;
;     Dedicated logic registers      ; 9,133                                       ;
; Total registers                    ; 9133                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 63                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; FPGA_DCOLLIDE_MEMORY ; FPGA_DCOLLIDE_MEMORY ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Verilog1.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v                                                         ;             ;
; rst_Ctrl.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v                                                         ;             ;
; ram_sp_sr_sw.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v                                                     ;             ;
; myjtag.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v                                                           ;             ;
; multiply.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v                                                         ;             ;
; memoryController.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/memoryController.v                                                 ;             ;
; jtag_tx_rdy.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v                                                      ;             ;
; jtag_debug.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v                                                       ;             ;
; divider.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v                                                          ;             ;
; DistanceCalc.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v                                                     ;             ;
; dCollideSpheres.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v                                                  ;             ;
; dCalcVectorLength3.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v                                               ;             ;
; approx_fp_sqrt.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/approx_fp_sqrt.v                                                   ;             ;
; adder.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v                                                            ;             ;
; add3.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v                                                             ;             ;
; fpga_dcollide_memory.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v                                             ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                       ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                              ; altera_sld  ;
; db/ip/sld652b5a2b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                           ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                             ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                             ;             ;
; db/mult_bdt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/mult_bdt.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 18,317         ;
;                                             ;                ;
; Total combinational functions               ; 14403          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 5241           ;
;     -- 3 input functions                    ; 5273           ;
;     -- <=2 input functions                  ; 3889           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 9944           ;
;     -- arithmetic mode                      ; 4459           ;
;                                             ;                ;
; Total registers                             ; 9133           ;
;     -- Dedicated logic registers            ; 9133           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 63             ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 8312           ;
; Total fan-out                               ; 76187          ;
; Average fan-out                             ; 3.18           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_DCOLLIDE_MEMORY                                                                                                                   ; 14403 (66)        ; 9133 (32)    ; 0           ; 63           ; 9       ; 27        ; 148  ; 0            ; |FPGA_DCOLLIDE_MEMORY                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |dCollideSpheres:test0|                                                                                                              ; 13113 (477)       ; 7031 (0)     ; 0           ; 63           ; 9       ; 27        ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |adder:add0|                                                                                                                      ; 592 (592)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0                                                                                                                                                                                                                                                                                                           ; work         ;
;       |adder:addDiff|                                                                                                                   ; 498 (498)         ; 223 (223)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff                                                                                                                                                                                                                                                                                                        ; work         ;
;       |adder:add_r2_r1neg|                                                                                                              ; 593 (593)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg                                                                                                                                                                                                                                                                                                   ; work         ;
;       |adder:add_radius_sum_dneg|                                                                                                       ; 593 (593)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg                                                                                                                                                                                                                                                                                            ; work         ;
;       |adder:add_rsum_dneg|                                                                                                             ; 591 (591)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg                                                                                                                                                                                                                                                                                                  ; work         ;
;       |adder:add_x1_nxk|                                                                                                                ; 591 (591)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk                                                                                                                                                                                                                                                                                                     ; work         ;
;       |adder:add_x1_x2neg|                                                                                                              ; 592 (592)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg                                                                                                                                                                                                                                                                                                   ; work         ;
;       |adder:add_y1_nyk|                                                                                                                ; 593 (593)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk                                                                                                                                                                                                                                                                                                     ; work         ;
;       |adder:add_y1_y2neg|                                                                                                              ; 595 (595)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg                                                                                                                                                                                                                                                                                                   ; work         ;
;       |adder:add_z1_nzk|                                                                                                                ; 590 (590)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk                                                                                                                                                                                                                                                                                                     ; work         ;
;       |adder:add_z1_z2neg|                                                                                                              ; 595 (595)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg                                                                                                                                                                                                                                                                                                   ; work         ;
;       |dCalcPointsDistance3:dCalcPointsDist0|                                                                                           ; 2527 (2)          ; 1468 (0)     ; 0           ; 21           ; 3       ; 9         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0                                                                                                                                                                                                                                                                                ; work         ;
;          |dCalcVectorLength3:calcLen|                                                                                                   ; 2525 (36)         ; 1468 (0)     ; 0           ; 21           ; 3       ; 9         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen                                                                                                                                                                                                                                                     ; work         ;
;             |add3:adder|                                                                                                                ; 1215 (34)         ; 568 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder                                                                                                                                                                                                                                          ; work         ;
;                |adder:add1|                                                                                                             ; 592 (592)         ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1                                                                                                                                                                                                                               ; work         ;
;                |adder:add2|                                                                                                             ; 589 (589)         ; 283 (283)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2                                                                                                                                                                                                                               ; work         ;
;             |approx_fp_sqrt:sqrt|                                                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|approx_fp_sqrt:sqrt                                                                                                                                                                                                                                 ; work         ;
;             |multiplier:mult1|                                                                                                          ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0                                                                                                                                                                                                                     ; work         ;
;                   |mult_bdt:auto_generated|                                                                                             ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                             ; work         ;
;             |multiplier:mult2|                                                                                                          ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0                                                                                                                                                                                                                     ; work         ;
;                   |mult_bdt:auto_generated|                                                                                             ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                             ; work         ;
;             |multiplier:mult3|                                                                                                          ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3                                                                                                                                                                                                                                    ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0                                                                                                                                                                                                                     ; work         ;
;                   |mult_bdt:auto_generated|                                                                                             ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                             ; work         ;
;       |divider2:divide_1_d|                                                                                                             ; 586 (586)         ; 345 (345)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d                                                                                                                                                                                                                                                                                                  ; work         ;
;       |divider:divide_drsum_2|                                                                                                          ; 583 (583)         ; 345 (345)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2                                                                                                                                                                                                                                                                                               ; work         ;
;       |multiplier:multiply_nx_k|                                                                                                        ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |multiplier:multiply_ny_k|                                                                                                        ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |multiplier:multiply_nz_k|                                                                                                        ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |multiplier:multiply_xsum_dRecip|                                                                                                 ; 422 (397)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                               ; work         ;
;       |multiplier:multiply_ysum_dRecip|                                                                                                 ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                               ; work         ;
;       |multiplier:multiply_zsum_dRecip|                                                                                                 ; 419 (394)         ; 300 (300)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 25 (25)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                               ; work         ;
;    |jtag_debug:jtag11|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag21|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag31|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag41|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag51|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag61|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag71|                                                                                                                  ; 40 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |jtag_debug:jtag81|                                                                                                                  ; 41 (40)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |myjtag:myjtag_inst|                                                                                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_virtual_jtag:sld_virtual_jtag_component|                                                                                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                                           ; work         ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                        ; work         ;
;    |jtag_tx_rdy:jtag0|                                                                                                                  ; 8 (8)             ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |memoryController:memcontrol|                                                                                                        ; 45 (45)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|memoryController:memcontrol                                                                                                                                                                                                                                                                                                                ; work         ;
;    |ram_sp_sr_sw:memory|                                                                                                                ; 577 (577)         ; 1281 (1281)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|ram_sp_sr_sw:memory                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |rst_Ctrl:reset|                                                                                                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 272 (1)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 271 (0)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 271 (0)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 271 (1)           ; 144 (13)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 270 (0)           ; 131 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 270 (224)         ; 131 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 9           ;
; Simple Multipliers (18-bit)           ; 27          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 63          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 36          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA_DCOLLIDE_MEMORY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|state                                                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.divide_3 ; state.divide_2 ; state.divide_1 ; state.divide_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_0      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_1      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_2      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_3      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|state                                                                                                                           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|state                                                                                                                     ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|state                                                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|state                                                                                                                                                                                             ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.divide_3 ; state.divide_2 ; state.divide_1 ; state.divide_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_0      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_1      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_2      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_3      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|state                                                                                                                                    ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state                                                        ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state                                                        ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset|state ;
+------------+-----------------------------------------------+
; Name       ; state.0000                                    ;
+------------+-----------------------------------------------+
; state.0001 ; 0                                             ;
; state.0000 ; 1                                             ;
+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                   ; Latch Enable Signal                                                                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; dCollideSpheres:test0|cx[0]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cy[0]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cz[0]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalx[0]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normaly[0]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalz[0]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|depth[0]                                                                               ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|ret                                                                                    ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cx[1]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|clk1                                                                                   ; dCollideSpheres:test0|clk1                                                                                   ; yes                    ;
; dCollideSpheres:test0|clk0                                                                                   ; dCollideSpheres:test0|clk0                                                                                   ; yes                    ;
; dCollideSpheres:test0|cy[1]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cz[1]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalx[1]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normaly[1]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalz[1]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|depth[1]                                                                               ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cx[2]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|CLK4                                                                                   ; dCollideSpheres:test0|CLK4                                                                                   ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[30]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[29]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[28]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[27]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[26]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[25]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[24]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[23]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[22]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[21]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[20]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[19]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[18]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[17]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[16]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[15]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[14]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[13]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[12]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[11]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[10]               ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[9]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[8]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[7]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[6]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[5]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[4]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[3]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[2]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[1]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[0]                ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|res[31]               ; yes                    ;
; dCollideSpheres:test0|CLK1                                                                                   ; dCollideSpheres:test0|test[31]                                                                               ; yes                    ;
; dCollideSpheres:test0|cy[2]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cz[2]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalx[2]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|CLK2                                                                                   ; dCollideSpheres:test0|CLK2                                                                                   ; yes                    ;
; dCollideSpheres:test0|normaly[2]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalz[2]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|depth[2]                                                                               ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cx[3]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[30] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[29] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[28] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[27] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[26] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[25] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[24] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[23] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|resetlen                                         ; GND                                                                                                          ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|out_rdy    ; GND                                                                                                          ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[22] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[21] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[20] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[19] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[18] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[17] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[16] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[15] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[14] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[13] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[12] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[11] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[10] ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[9]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[8]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[7]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[6]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[5]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[4]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[3]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[2]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[1]  ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|result[31] ; yes                    ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|out_rdy                                          ; GND                                                                                                          ; yes                    ;
; dCollideSpheres:test0|cy[3]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|cz[3]                                                                                  ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalx[3]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normaly[3]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|normalz[3]                                                                             ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; dCollideSpheres:test0|depth[3]                                                                               ; dCollideSpheres:test0|cx[31]                                                                                 ; yes                    ;
; Number of user-specified and inferred latches = 301                                                          ;                                                                                                              ;                        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; dCollideSpheres:test0|multiplier:multiply_nz_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[31]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[30]                                                                    ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[0..29]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_s                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[0]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[24..50]                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[30,31]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[23..29]                                                                   ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[0..22]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_s                                                                         ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[0]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|divisor[24..50]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[1]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[1]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[2]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[2]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[3]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[3]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[4]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[4]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[5]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[5]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[6]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[6]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[7]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[7]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[8]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[8]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[9]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[9]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[10]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[10]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[11]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[11]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[12]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[12]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[13]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[13]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[14]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[14]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[15]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[15]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[16]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[16]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[17]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[17]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[18]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[18]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[19]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[19]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[20]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[20]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[21]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[21]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[22]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[22]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[23]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[23]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[24]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[24]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[25]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[25]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[26]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[26]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[0]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[0]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[0]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[1]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[1]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[1]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[27,28]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~19                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~20                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~21                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~22                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~16                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~17                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~18                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~19                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~16                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~17                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~18                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~19                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~16                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~17                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~18                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~19                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~19                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~20                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~21                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~22                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~16                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~17                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~18                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~19                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~16 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~17 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~18 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~19 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~16 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~17 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~18 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~19 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~19                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~19                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~19                                       ; Lost fanout                                                              ;
; rst_Ctrl:reset|state~5                                                                                                ; Lost fanout                                                              ;
; rst_Ctrl:reset|state~6                                                                                                ; Lost fanout                                                              ;
; rst_Ctrl:reset|state~7                                                                                                ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_input_a_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_input_a_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_input_a_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|guard                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|guard                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|guard                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[0]                ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[2]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[2]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[2]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[29]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[3]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[3]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[3]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[30]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 1174                                                                              ;                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                     ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+
; dCollideSpheres:test0|divider2:divide_1_d|dividend[0]    ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|dividend[1],     ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider2:divide_1_d|dividend[2],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[3],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[4],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[5],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[6],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[7],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[8],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[9],     ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[10],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[11],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[12],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[13],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[14],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[15],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[16],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[17],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[18],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[19],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[20],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[21],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[22],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[23],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[24],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[25],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[26],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[27]     ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[0] ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[1],  ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[2],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[3],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[4],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[5],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[6],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[7],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[8],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[9],  ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[10], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[11], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[12], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[13], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[14], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[15], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[16], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[17], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[18], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[19], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[20], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[21], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[22], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[23], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[24], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[25], ;
;                                                          ;                           ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[26]  ;
; dCollideSpheres:test0|divider2:divide_1_d|a[1]           ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|a_m[1],          ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider2:divide_1_d|dividend[28],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[29],    ;
;                                                          ;                           ; dCollideSpheres:test0|divider2:divide_1_d|dividend[30]     ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[3]        ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[3],       ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[3]    ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[2]        ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[2],       ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[2]    ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[1]        ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[1],       ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[1]    ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[0]        ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[0],       ;
;                                                          ; due to stuck port data_in ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[0]    ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[31]       ; Stuck at GND              ; dCollideSpheres:test0|divider:divide_drsum_2|b_s           ;
;                                                          ; due to stuck port data_in ;                                                            ;
; dCollideSpheres:test0|divider2:divide_1_d|a[31]          ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|a_s              ;
;                                                          ; due to stuck port data_in ;                                                            ;
; dCollideSpheres:test0|divider2:divide_1_d|a[3]           ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|a_m[3]           ;
;                                                          ; due to stuck port data_in ;                                                            ;
; dCollideSpheres:test0|divider2:divide_1_d|a[2]           ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|a_m[2]           ;
;                                                          ; due to stuck port data_in ;                                                            ;
; dCollideSpheres:test0|divider2:divide_1_d|a[0]           ; Stuck at GND              ; dCollideSpheres:test0|divider2:divide_1_d|a_m[0]           ;
;                                                          ; due to stuck port data_in ;                                                            ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9133  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 1743  ;
; Number of registers using Asynchronous Clear ; 499   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8737  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_Ctrl:reset|rstOut                                                                                                                                                                                                                                                                                                           ; 435     ;
; inaddress_reg[31]                                                                                                                                                                                                                                                                                                               ; 7       ;
; inaddress_reg[0]                                                                                                                                                                                                                                                                                                                ; 19      ;
; inaddress_reg[1]                                                                                                                                                                                                                                                                                                                ; 18      ;
; inaddress_reg[3]                                                                                                                                                                                                                                                                                                                ; 25      ;
; inaddress_reg[2]                                                                                                                                                                                                                                                                                                                ; 25      ;
; inaddress_reg[30]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[29]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[28]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[27]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[26]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[25]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[24]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[4]                                                                                                                                                                                                                                                                                                                ; 5       ;
; inaddress_reg[23]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[22]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[21]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[20]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[19]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[18]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[17]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[16]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[15]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[14]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[13]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[12]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[11]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[10]                                                                                                                                                                                                                                                                                                               ; 3       ;
; inaddress_reg[9]                                                                                                                                                                                                                                                                                                                ; 3       ;
; inaddress_reg[8]                                                                                                                                                                                                                                                                                                                ; 3       ;
; inaddress_reg[7]                                                                                                                                                                                                                                                                                                                ; 3       ;
; inaddress_reg[6]                                                                                                                                                                                                                                                                                                                ; 3       ;
; inaddress_reg[5]                                                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|ram_sp_sr_sw:memory|data_out3[9]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|shift_dr_out[13]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|shift_dr_out[6]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|shift_dr_out[6]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|shift_dr_out[6]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|shift_dr_out[6]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|shift_dr_out[6]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|shift_dr_out[6]                                                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|shift_dr_out[6]                                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|sum[19]                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|sum[8]                                                                          ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|sum[12]                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|sum[21]                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|sum[6]                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|sum[0]                                                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|sum[5]                                                                        ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|sum[20]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|sum[23]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|sum[22]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|sum[25]                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|sum[1]    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|sum[12]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[15]                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[12]                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[0]                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|dividend[40]                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|dividend[41]                                                                 ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|b_m[6]                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|b_m[11]                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|b_m[25]                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|a_m[14]                                                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|b_m[6]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|b_m[18]                                                                ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|b_m[23]                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|b_m[20]                                                                      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|b_m[23]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|b_m[3]                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|b_m[3]                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|b_m[11]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|b_m[12]                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|b_m[4]    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|b_m[17]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[14]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[12]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[14]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|a_m[9]                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|a_m[21]                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|a_m[13]                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|a_m[8]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|a_m[13]                                                                ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|a_m[21]                                                                            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|a_m[11]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|a_m[10]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|a_m[6]                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|a_m[25]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|a_m[19]                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|a_m[20]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|a_m[9]    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[5]                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[7]                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[9]                                          ;
; 5:1                ; 51 bits   ; 153 LEs       ; 102 LEs              ; 51 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|remainder[41]                                                             ;
; 5:1                ; 51 bits   ; 153 LEs       ; 102 LEs              ; 51 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|remainder[19]                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|b_e[6]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|b_e[5]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|b_e[5]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|a_e[8]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|b_e[7]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|a_e[2]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|b_e[2]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|a_e[0]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|b_e[8]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|a_e[4]                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|b_e[9]                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|a_e[2]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|b_e[5]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|a_e[6]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|b_e[8]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|a_e[1]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|b_e[9]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|b_e[6]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|b_e[8]                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|b_e[3]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|a_e[3]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|b_e[8]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|b_e[0]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|b_e[9]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|b_e[1]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|b_e[0]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|b_e[1]                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|b_e[4]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|b_e[8]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|a_e[3]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|b_e[5]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|a_e[2]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|b_e[1]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|a_e[9]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|b_e[4]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[7]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[3]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[6]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|a_e[4]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|a_e[2]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|a_e[8]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|a_e[5]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|a_e[6]                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|a_e[8]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|a_e[0]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|a_e[8]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|a_e[9]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|a_e[5]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|a_e[4]                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|a_e[2]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|a_e[8]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[4]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[7]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[2]                                          ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|z_m[13]                                                                 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|z_e[9]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|z_m[9]                                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|z_e[0]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|z_m[6]                                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|z_e[6]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|z_m[8]                                                                    ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|z_e[9]                                                                    ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z_m[22]                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z_e[8]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z_m[17]                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z_e[0]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z_m[17]                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z_e[7]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|z_m[1]                                                                       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|z_e[5]                                                                       ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z_m[10]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z_e[9]         ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z_m[11]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z_e[8]         ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z_m[1]         ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z_e[1]         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|z_m[7]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|z_m[3]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|z_m[13]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|z_m[20]                                                                      ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|z_m[11]                                                                ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|z_m[21]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|z_m[0]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|z_m[0]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|z_m[4]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|z_m[2]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|z_m[17]                                                                               ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z_m[8]    ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z_m[0]    ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[6]                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[0]                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[9]                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|z[4]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|z[16]                                                                           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|z[7]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z[21]                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z[16]                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z[14]                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|z[22]                                                                  ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|z[14]                                                                                 ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|z[11]                                                                   ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|z[3]                                                                    ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|z[19]                                                                   ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|z[8]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|z[11]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|z[10]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|z[12]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|z[21]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z[13]     ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z[1]           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z[21]          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z[1]           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[12]                                           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[7]                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[15]                                           ;
; 9:1                ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z[13]     ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|z_e[6]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|z_e[3]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|z_e[7]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|z_e[9]                                                                       ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|z_e[9]                                                                 ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|z_e[9]                                                                             ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|z_e[6]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|z_e[3]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|z_e[8]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|z_e[0]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|z_e[6]                                                                                ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z_e[8]    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z_e[3]    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[0]                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[8]                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[1]                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|z[26]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|z[23]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|z[23]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z[23]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z[24]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z[27]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|z[28]                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|z[26]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|z[30]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|z[29]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|z[23]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|z[24]                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z[30]     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z[26]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z[30]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z[23]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[30]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[24]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[30]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z[30]     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|z[27]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|z[23]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|z[23]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|z[30]                                                                  ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|z[21]                                                                     ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|z[16]                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|z[30]                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|z[23]                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|a_m[20]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|b_m[6]                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|a_m[22]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|b_m[11]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|a_m[20]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|b_m[14]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|a_m[11]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|b_m[16]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|a_m[3]                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|b_m[19]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|a_m[10]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|b_m[14]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|a_m[14]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|b_m[12]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|a_m[8]         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|b_m[6]         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|a_m[20]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|b_m[18]        ;
; 6:1                ; 96 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|normalx[26]                                                                                      ;
; 6:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|depth[23]                                                                                        ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk|Selector0                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk|Selector8                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk|Selector2                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg|Selector5                                                                    ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg|Selector9                                                              ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff|Selector9                                                                          ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg|Selector2                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg|Selector9                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg|Selector8                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg|Selector8                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0|Selector2                                                                             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|Selector5 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|Selector1 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|Selector1                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|Selector9                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|Selector1                                       ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k|Selector2                                                               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k|Selector10                                                              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k|Selector0                                                               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2|Selector5                                                                 ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|Selector2                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|Selector2                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|Selector6                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d|Selector5                                                                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|Selector9      ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|Selector10     ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|Selector9      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 32    ; Signed Integer                          ;
; RAM_DEPTH      ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                                                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                                                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                                                                                  ;
; align          ; 0101  ; Unsigned Binary                                                                                                                  ;
; add_0          ; 0110  ; Unsigned Binary                                                                                                                  ;
; add_1          ; 0111  ; Unsigned Binary                                                                                                                  ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                                  ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                                  ;
; round          ; 1010  ; Unsigned Binary                                                                                                                  ;
; pack           ; 1011  ; Unsigned Binary                                                                                                                  ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                                                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                                                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                                                                                  ;
; align          ; 0101  ; Unsigned Binary                                                                                                                  ;
; add_0          ; 0110  ; Unsigned Binary                                                                                                                  ;
; add_1          ; 0111  ; Unsigned Binary                                                                                                                  ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                                  ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                                  ;
; round          ; 1010  ; Unsigned Binary                                                                                                                  ;
; pack           ; 1011  ; Unsigned Binary                                                                                                                  ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                      ;
; get_b          ; 0010  ; Unsigned Binary                                      ;
; unpack         ; 0011  ; Unsigned Binary                                      ;
; special_cases  ; 0100  ; Unsigned Binary                                      ;
; align          ; 0101  ; Unsigned Binary                                      ;
; add_0          ; 0110  ; Unsigned Binary                                      ;
; add_1          ; 0111  ; Unsigned Binary                                      ;
; normalise_1    ; 1000  ; Unsigned Binary                                      ;
; normalise_2    ; 1001  ; Unsigned Binary                                      ;
; round          ; 1010  ; Unsigned Binary                                      ;
; pack           ; 1011  ; Unsigned Binary                                      ;
; put_z          ; 1100  ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_x2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_y2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_z2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_r2_r1neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider2:divide_1_d ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                               ;
; get_b          ; 0010  ; Unsigned Binary                                               ;
; unpack         ; 0011  ; Unsigned Binary                                               ;
; special_cases  ; 0100  ; Unsigned Binary                                               ;
; normalise_a    ; 0101  ; Unsigned Binary                                               ;
; normalise_b    ; 0110  ; Unsigned Binary                                               ;
; divide_0       ; 0111  ; Unsigned Binary                                               ;
; divide_1       ; 1000  ; Unsigned Binary                                               ;
; divide_2       ; 1001  ; Unsigned Binary                                               ;
; divide_3       ; 1010  ; Unsigned Binary                                               ;
; normalise_1    ; 1011  ; Unsigned Binary                                               ;
; normalise_2    ; 1100  ; Unsigned Binary                                               ;
; round          ; 1101  ; Unsigned Binary                                               ;
; pack           ; 1110  ; Unsigned Binary                                               ;
; put_z          ; 1111  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:addDiff ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                         ;
; get_b          ; 0010  ; Unsigned Binary                                         ;
; unpack         ; 0011  ; Unsigned Binary                                         ;
; special_cases  ; 0100  ; Unsigned Binary                                         ;
; align          ; 0101  ; Unsigned Binary                                         ;
; add_0          ; 0110  ; Unsigned Binary                                         ;
; add_1          ; 0111  ; Unsigned Binary                                         ;
; normalise_1    ; 1000  ; Unsigned Binary                                         ;
; normalise_2    ; 1001  ; Unsigned Binary                                         ;
; round          ; 1010  ; Unsigned Binary                                         ;
; pack           ; 1011  ; Unsigned Binary                                         ;
; put_z          ; 1100  ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_radius_sum_dneg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                     ;
; get_b          ; 0010  ; Unsigned Binary                                                     ;
; unpack         ; 0011  ; Unsigned Binary                                                     ;
; special_cases  ; 0100  ; Unsigned Binary                                                     ;
; align          ; 0101  ; Unsigned Binary                                                     ;
; add_0          ; 0110  ; Unsigned Binary                                                     ;
; add_1          ; 0111  ; Unsigned Binary                                                     ;
; normalise_1    ; 1000  ; Unsigned Binary                                                     ;
; normalise_2    ; 1001  ; Unsigned Binary                                                     ;
; round          ; 1010  ; Unsigned Binary                                                     ;
; pack           ; 1011  ; Unsigned Binary                                                     ;
; put_z          ; 1100  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_rsum_dneg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                               ;
; get_b          ; 0010  ; Unsigned Binary                                               ;
; unpack         ; 0011  ; Unsigned Binary                                               ;
; special_cases  ; 0100  ; Unsigned Binary                                               ;
; align          ; 0101  ; Unsigned Binary                                               ;
; add_0          ; 0110  ; Unsigned Binary                                               ;
; add_1          ; 0111  ; Unsigned Binary                                               ;
; normalise_1    ; 1000  ; Unsigned Binary                                               ;
; normalise_2    ; 1001  ; Unsigned Binary                                               ;
; round          ; 1010  ; Unsigned Binary                                               ;
; pack           ; 1011  ; Unsigned Binary                                               ;
; put_z          ; 1100  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider:divide_drsum_2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                  ;
; normalise_a    ; 0101  ; Unsigned Binary                                                  ;
; normalise_b    ; 0110  ; Unsigned Binary                                                  ;
; divide_0       ; 0111  ; Unsigned Binary                                                  ;
; divide_1       ; 1000  ; Unsigned Binary                                                  ;
; divide_2       ; 1001  ; Unsigned Binary                                                  ;
; divide_3       ; 1010  ; Unsigned Binary                                                  ;
; normalise_1    ; 1011  ; Unsigned Binary                                                  ;
; normalise_2    ; 1100  ; Unsigned Binary                                                  ;
; round          ; 1101  ; Unsigned Binary                                                  ;
; pack           ; 1110  ; Unsigned Binary                                                  ;
; put_z          ; 1111  ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_nxk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_nyk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_nzk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                                                                      ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_nzk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_nyk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_nxk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nz_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ny_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nx_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|divider:divide_drsum_2"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_b[29..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b[31]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b[30]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_stb    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_rsum_dneg"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_radius_sum_dneg"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:addDiff"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_z[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_a_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|divider2:divide_1_d"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a[29..23] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_a[22..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_z_ack    ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_a_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_r2_r1neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_z2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_y2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_x2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add0"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; input_a_stb  ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; input_b_stb  ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; output_z_ack ; Input  ; Info     ; Stuck at GND                                                                                          ;
; input_a_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; input_b_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0"                                                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g1[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; g1[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; g2[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; g2[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; ret       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; done      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoryController:memcontrol"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; end_of_memory ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ram_sp_sr_sw:memory" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; cs   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rst_Ctrl:reset"                                                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; done_collide ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug:jtag11|myjtag:myjtag_inst"                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_udr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_tx_rdy:jtag0|myjtag:myjtag_inst"                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                              ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                               ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 3        ; 0x080   ; 11              ; 0x00B                   ; jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 1              ; YES        ; N/A              ; 3        ; 0x100   ; 11              ; 0x013                   ; jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 2              ; YES        ; N/A              ; 3        ; 0x180   ; 11              ; 0x01B                   ; jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 3              ; YES        ; N/A              ; 3        ; 0x200   ; 11              ; 0x023                   ; jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 4              ; YES        ; N/A              ; 3        ; 0x280   ; 11              ; 0x02B                   ; jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 5              ; YES        ; N/A              ; 3        ; 0x300   ; 11              ; 0x033                   ; jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 6              ; YES        ; N/A              ; 3        ; 0x380   ; 11              ; 0x03B                   ; jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 7              ; YES        ; N/A              ; 3        ; 0x400   ; 11              ; 0x043                   ; jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 8              ; YES        ; N/A              ; 3        ; 0x480   ; 11              ; 0x04B                   ; jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 409                         ;
; cycloneiii_ff         ; 8989                        ;
;     CLR               ; 330                         ;
;     ENA               ; 6804                        ;
;     ENA CLR           ; 79                          ;
;     ENA SLD           ; 1734                        ;
;     plain             ; 42                          ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 14133                       ;
;     arith             ; 4449                        ;
;         2 data inputs ; 2195                        ;
;         3 data inputs ; 2254                        ;
;     normal            ; 9684                        ;
;         0 data inputs ; 95                          ;
;         1 data inputs ; 215                         ;
;         2 data inputs ; 1339                        ;
;         3 data inputs ; 2932                        ;
;         4 data inputs ; 5103                        ;
; cycloneiii_mac_mult   ; 36                          ;
; cycloneiii_mac_out    ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jul 05 11:31:45 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DCOLLIDE_MEMORY -c FPGA_DCOLLIDE_MEMORY
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog1.v
    Info (12023): Found entity 1: divider2 File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: sqrt File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/sqrt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_ctrl.v
    Info (12023): Found entity 1: rst_Ctrl File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_sp_sr_sw.v
    Info (12023): Found entity 1: ram_sp_sr_sw File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file myjtag.v
    Info (12023): Found entity 1: myjtag File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file multiply.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file memorycontroller.v
    Info (12023): Found entity 1: memoryController File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/memoryController.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_tx_rdy.v
    Info (12023): Found entity 1: jtag_tx_rdy File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_tx.v
    Info (12023): Found entity 1: jtag_tx File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v
    Info (12023): Found entity 1: jtag_rxtx_rdy File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx_rdy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_rxtx.v
    Info (12023): Found entity 1: jtag_rxtx File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug.v
    Info (12023): Found entity 1: jtag_debug File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file distancecalc.v
    Info (12023): Found entity 1: dCalcPointsDistance3 File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dcollidespheres.v
    Info (12023): Found entity 1: dCollideSpheres File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v
    Info (12023): Found entity 1: dCalcVectorLength3 File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file approx_fp_sqrt.v
    Info (12023): Found entity 1: approx_fp_sqrt File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/approx_fp_sqrt.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file add3.v
    Info (12023): Found entity 1: add3 File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for "output_z_wire1" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/sqrt.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at jtag_tx_rdy.v(21): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx_rdy.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v Line: 20
Warning (12125): Using design file fpga_dcollide_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FPGA_DCOLLIDE_MEMORY File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at fpga_dcollide_memory.v(224): created implicit net for "end_of_memory_w" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 224
Info (12127): Elaborating entity "FPGA_DCOLLIDE_MEMORY" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollide_memory.v(113): object "inaddress_reg_aux" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollide_memory.v(114): object "we_reg" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 114
Warning (10230): Verilog HDL assignment warning at fpga_dcollide_memory.v(134): truncated value with size 32 to match size of target (5) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 134
Warning (10034): Output port "LEDG[8]" at fpga_dcollide_memory.v(58) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 58
Warning (10034): Output port "LEDR" at fpga_dcollide_memory.v(59) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
Warning (10034): Output port "HEX0" at fpga_dcollide_memory.v(68) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
Warning (10034): Output port "HEX1" at fpga_dcollide_memory.v(69) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
Warning (10034): Output port "HEX2" at fpga_dcollide_memory.v(70) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
Warning (10034): Output port "HEX3" at fpga_dcollide_memory.v(71) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
Warning (10034): Output port "HEX4" at fpga_dcollide_memory.v(72) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
Warning (10034): Output port "HEX5" at fpga_dcollide_memory.v(73) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
Warning (10034): Output port "HEX6" at fpga_dcollide_memory.v(74) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
Warning (10034): Output port "HEX7" at fpga_dcollide_memory.v(75) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
Warning (10034): Output port "UART_RTS" at fpga_dcollide_memory.v(79) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 79
Warning (10034): Output port "UART_TXD" at fpga_dcollide_memory.v(81) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 81
Info (12128): Elaborating entity "jtag_tx_rdy" for hierarchy "jtag_tx_rdy:jtag0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 142
Info (10264): Verilog HDL Case Statement information at jtag_tx_rdy.v(69): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v Line: 69
Info (12128): Elaborating entity "myjtag" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v Line: 28
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v Line: 126
Info (12130): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v Line: 126
Info (12133): Instantiated megafunction "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v Line: 126
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "jtag_debug" for hierarchy "jtag_debug:jtag11" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at jtag_debug.v(5): object "aux_input" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v Line: 5
Warning (10230): Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v Line: 54
Info (10264): Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v Line: 64
Info (12128): Elaborating entity "rst_Ctrl" for hierarchy "rst_Ctrl:reset" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at rst_Ctrl.v(18): object "counter" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at rst_Ctrl.v(19): object "counter2" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at rst_Ctrl.v(20): object "flagRst" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at rst_Ctrl.v(21): object "flagRst2" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 21
Info (12128): Elaborating entity "ram_sp_sr_sw" for hierarchy "ram_sp_sr_sw:memory" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at ram_sp_sr_sw.v(62): object "oe_r" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 62
Warning (10230): Verilog HDL assignment warning at ram_sp_sr_sw.v(103): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 103
Info (12128): Elaborating entity "memoryController" for hierarchy "memoryController:memcontrol" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 227
Info (12128): Elaborating entity "dCollideSpheres" for hierarchy "dCollideSpheres:test0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(21): object "flag" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(41): object "pt_distFlag" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(43): object "idle_clk" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(47): object "CLK_FINAL" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(201): object "input_a_dRecip" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 201
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "input_a_stb", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "CLK1", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "CLK2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "CLK3", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "CLK4", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "clk0", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "clk1", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "cx", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "cy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "cz", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "normalx", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "normaly", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "normalz", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "depth", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "ret", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable "test", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Warning (10030): Net "dRecip_ack" at dCollideSpheres.v(203) has no driver or initial value, using a default initial value '0' File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 203
Warning (10034): Output port "test2" at dCollideSpheres.v(11) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 11
Warning (10034): Output port "test3" at dCollideSpheres.v(12) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 12
Warning (10034): Output port "test4" at dCollideSpheres.v(13) has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 13
Info (10041): Inferred latch for "test[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "test[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "done" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "ret" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "depth[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalz[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normaly[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "normalx[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cz[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cy[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[0]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[1]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[2]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[3]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[4]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[5]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[6]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[7]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[8]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[9]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[10]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[11]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[12]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[13]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[14]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[15]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[16]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[17]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[18]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[19]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[20]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[21]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[22]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[23]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[24]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[25]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[26]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[27]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[28]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[29]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[30]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "cx[31]" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "clk1" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "clk0" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "CLK4" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "CLK3" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "CLK2" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "CLK1" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (10041): Inferred latch for "input_a_stb" at dCollideSpheres.v(503) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
Info (12128): Elaborating entity "dCalcPointsDistance3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at DistanceCalc.v(117): object "debugtest1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 117
Warning (10230): Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable "resetlen", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 120
Warning (10240): Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 120
Info (10041): Inferred latch for "out_rdy" at DistanceCalc.v(120) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 120
Info (10041): Inferred latch for "resetlen" at DistanceCalc.v(120) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 120
Info (12128): Elaborating entity "adder" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 71
Warning (10230): Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 98
Warning (10230): Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 99
Warning (10230): Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 129
Warning (10230): Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 130
Warning (10230): Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 135
Warning (10230): Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 136
Warning (10230): Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 141
Warning (10230): Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 142
Warning (10230): Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 147
Warning (10230): Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 153
Warning (10230): Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 164
Warning (10230): Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 168
Warning (10230): Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 201
Warning (10230): Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 214
Warning (10230): Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 227
Warning (10230): Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 240
Warning (10230): Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 242
Warning (10230): Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 251
Info (12128): Elaborating entity "dCalcVectorLength3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(40): object "resetsqrt" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 40
Warning (10858): Verilog HDL warning at dCalcVectorLength3.v(43): object out_rdy_sqrt used but never assigned File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(47): object "debugtest1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(48): object "debugtest2" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(49): object "debugtest3" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(50): object "debugtest4" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(51): object "debugtest5" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 51
Warning (10230): Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "resetadd3", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[0]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[1]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[2]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[3]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[4]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[5]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[6]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[7]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[8]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[9]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[10]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[11]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[12]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[13]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[14]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[15]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[16]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[17]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[18]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[19]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[20]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[21]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[22]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[23]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[24]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[25]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[26]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[27]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[28]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[29]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[30]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[31]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "out_rdy" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "resetadd3" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 125
Info (12128): Elaborating entity "multiplier" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 76
Warning (10230): Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 95
Warning (10230): Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 96
Warning (10230): Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 146
Warning (10230): Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 152
Warning (10230): Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 166
Warning (10230): Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 176
Warning (10230): Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 183
Warning (10230): Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 200
Warning (10230): Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 213
Warning (10230): Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 226
Warning (10230): Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 228
Warning (10230): Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 237
Info (12128): Elaborating entity "add3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at add3.v(13): object "resetadd1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "resetadd2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Warning (10030): Net "output_z_ack_wire1" at add3.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 24
Info (10041): Inferred latch for "result[0]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[1]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[2]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[3]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[4]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[5]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[6]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[7]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[8]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[9]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[10]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[11]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[12]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[13]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[14]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[15]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[16]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[17]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[18]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[19]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[20]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[21]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[22]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[23]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[24]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[25]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[26]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[27]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[28]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[29]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[30]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "result[31]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "out_rdy" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (10041): Inferred latch for "resetadd2" at add3.v(61) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v Line: 61
Info (12128): Elaborating entity "approx_fp_sqrt" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|approx_fp_sqrt:sqrt" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v Line: 122
Info (12128): Elaborating entity "divider2" for hierarchy "dCollideSpheres:test0|divider2:divide_1_d" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 219
Warning (10230): Verilog HDL assignment warning at Verilog1.v(103): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 103
Warning (10230): Verilog HDL assignment warning at Verilog1.v(104): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 104
Warning (10230): Verilog HDL assignment warning at Verilog1.v(169): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 169
Warning (10230): Verilog HDL assignment warning at Verilog1.v(175): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 175
Warning (10230): Verilog HDL assignment warning at Verilog1.v(189): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 189
Warning (10230): Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 199
Warning (10230): Verilog HDL assignment warning at Verilog1.v(233): truncated value with size 32 to match size of target (6) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 233
Warning (10230): Verilog HDL assignment warning at Verilog1.v(250): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 250
Warning (10230): Verilog HDL assignment warning at Verilog1.v(263): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 263
Warning (10230): Verilog HDL assignment warning at Verilog1.v(276): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 276
Warning (10230): Verilog HDL assignment warning at Verilog1.v(278): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 278
Warning (10230): Verilog HDL assignment warning at Verilog1.v(287): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v Line: 287
Info (12128): Elaborating entity "divider" for hierarchy "dCollideSpheres:test0|divider:divide_drsum_2" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 370
Warning (10230): Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 99
Warning (10230): Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 100
Warning (10230): Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 165
Warning (10230): Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 171
Warning (10230): Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 185
Warning (10230): Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 195
Warning (10230): Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 229
Warning (10230): Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 246
Warning (10230): Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 259
Warning (10230): Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 272
Warning (10230): Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 274
Warning (10230): Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 283
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "outs[7][31]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][30]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][29]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][28]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][27]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][26]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][25]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][24]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][23]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][22]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][21]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][20]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][19]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][18]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][17]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][16]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][15]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][14]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][13]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][12]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][11]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][10]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][9]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][8]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][7]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][6]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][5]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][4]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][3]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][2]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
    Warning (12110): Net "outs[7][1]" is missing source, defaulting to GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 122
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.07.05.11:32:01 Progress: Loading sld652b5a2b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 388
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout7[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 48
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout6[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 47
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout5[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 46
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout4[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 45
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout3[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 44
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout2[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 43
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout1[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 42
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[0]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[1]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[2]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[3]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[4]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[5]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[6]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[7]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[8]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[9]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[10]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[11]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[12]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[13]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[14]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[15]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[16]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[17]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[18]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[19]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[20]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[21]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[22]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[23]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[24]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[25]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[26]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[27]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[28]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[29]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[30]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
    Warning (13049): Converted tri-state buffer "ram_sp_sr_sw:memory|dataout0[31]" feeding internal logic into a wire File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v Line: 41
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_nx_k|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_ny_k|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_nz_k|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
Info (12130): Elaborated megafunction instantiation "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
Info (12133): Instantiated megafunction "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0" with the following parameter: File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v Line: 184
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/mult_bdt.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1152 buffer(s)
    Info (13019): Ignored 1152 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 84
Warning (13012): Latch dCollideSpheres:test0|cx[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|ret has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v Line: 503
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v Line: 72
Info (13000): Registers with preset signals will power-up high File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 58
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 59
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 68
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 69
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 70
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 71
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 72
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 73
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 74
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 75
    Warning (13410): Pin "UART_RTS" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 79
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 81
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 111 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dCollideSpheres:test0|divider:divide_drsum_2|Add5~40" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v Line: 224
Info (144001): Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 54
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 55
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 62
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 62
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 65
    Warning (15610): No output dependent on input pin "UART_CTS" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 78
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v Line: 80
Info (21057): Implemented 18604 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 86 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 18388 logic cells
    Info (21062): Implemented 63 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1267 warnings
    Info: Peak virtual memory: 981 megabytes
    Info: Processing ended: Tue Jul 05 11:32:44 2016
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.map.smsg.


