;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @0
	DJN -1, @-20
	SUB 700, 10
	MOV -7, @-20
	MOV -7, @-20
	SPL <121, 103
	SPL <121, 103
	SUB #72, @200
	SUB 270, 1
	SUB 270, 1
	SUB @121, 103
	SUB @117, 106
	SUB @-327, 100
	SUB @121, 100
	MOV 127, 106
	MOV 127, 106
	ADD #270, <1
	SUB @121, 100
	MOV 12, @10
	ADD #270, 1
	SPL 0, <406
	SUB 0, @0
	SPL @300, 90
	DAT #127, #106
	DJN -1, @-20
	SLT 0, @0
	MOV -207, <-120
	MOV -207, <-120
	MOV 20, @12
	MOV 20, @12
	MOV 20, @12
	SUB 7, <0
	CMP 2, @-60
	SUB 270, 3
	CMP 90, @12
	CMP 90, @12
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	MOV @121, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
