0.6
2018.3
Dec  7 2018
00:33:28
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sim_1/new/tb.v,1573824107,verilog,,,,tb,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/imageFrame1/sim/imageFrame1.v,1573820485,verilog,,E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v,,imageFrame1,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/imageFrame2/sim/imageFrame2.v,1573820524,verilog,,E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/imageFrame1/sim/imageFrame1.v,,imageFrame2,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/imageFrame2Read/sim/imageFrame2Read.v,1573820556,verilog,,E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/imageFrame2/sim/imageFrame2.v,,imageFrame2Read,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v,1573820615,verilog,,E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v,,vgaTOP,,,,,,,,
E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v,1573487972,verilog,,E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sim_1/new/tb.v,,vga640x480,,,,,,,,
