

================================================================
== Vitis HLS Report for 'ByteCpy_117'
================================================================
* Date:           Wed Dec  7 16:29:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteCpy_label1  |       32|       32|         2|          -|          -|    16|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     29|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     65|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln117_7_fu_88_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln117_fu_77_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln116_fu_71_p2   |      icmp|   0|  0|  10|           5|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          15|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |idx_fu_26  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    6|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln117_7_reg_122  |  5|   0|    5|          0|
    |ap_CS_fsm            |  3|   0|    3|          0|
    |idx_fu_26            |  5|   0|    5|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 13|   0|   13|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   ByteCpy.117|  return value|
|dst_address0  |  out|    5|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|dst_offset    |   in|    5|     ap_none|    dst_offset|        scalar|
|src_address0  |  out|    4|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|    8|   ap_memory|           src|         array|
+--------------+-----+-----+------------+--------------+--------------+

