// Seed: 3631526332
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3;
  logic [7:0][1] id_4 = id_1;
  localparam id_5 = id_3;
  wire id_6;
  real id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_7 = !-1;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wire id_8;
endmodule
