%Warning-DECLFILENAME: testcases/alwayslatch_misc_inst.sv:4:11: Filename 'alwayslatch_misc_inst' does not match IFACE name: 'I'
    4 | interface I;
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-COMBDLY: testcases/alwayslatch_misc_inst.sv:37:13: Non-blocking assignment '<=' in combinational logic process
                                                          : ... This will be executed as a blocking assignment '='!
   37 |       u_I.z <= u_I.y;
      |             ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: testcases/alwayslatch_misc_inst.sv:20:13: Non-blocking assignment '<=' in combinational logic process
                                                          : ... This will be executed as a blocking assignment '='!
   20 |       u_I.y <= u_I.x;
      |             ^~
%Error: Exiting due to 3 warning(s)
