Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan 11 20:37:53 2024
| Host         : DESKTOP-Q29MBHF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           59 |
| No           | No                    | Yes                    |             152 |           49 |
| No           | Yes                   | No                     |             251 |          130 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           12 |
| Yes          | Yes                   | No                     |              80 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |                   Enable Signal                   |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | key_de/inst/inst/lock_status0                     | rst_IBUF                         |                1 |              2 |
|  clk_d2_BUFG                      |                                                   | rst_IBUF                         |                2 |              2 |
|                                   |                                                   | SC0/SC/AS[0]                     |                2 |              3 |
|                                   |                                                   | SC0/MC/n_state_reg[3]_i_2__0_n_0 |                1 |              4 |
|  clk_d22_BUFG                     | SC0/m0/state[3]_i_2_n_0                           | SC0/m0/state[3]_i_1__0_n_0       |                1 |              4 |
|  clk_d22_BUFG                     | SC0/m1/state[3]_i_2__0_n_0                        | SC0/m1/state[3]_i_1__1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG                    | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                         |                1 |              4 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/s_op_reg[0]               |                1 |              4 |
|  SC0/SC/E[0]                      |                                                   |                                  |                3 |              5 |
|  SC0/SC/stage_reg[0]_4[0]         |                                                   |                                  |                3 |              5 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[2]_1[1]         |                2 |              5 |
|  clk_IBUF_BUFG                    | key_de/op/E[0]                                    | rst_IBUF                         |                2 |              5 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[3]_4[1]         |                3 |              5 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[2]_1[0]         |                5 |              8 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[0]_0[0]         |                3 |              8 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[0]_5[0]         |                3 |              8 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/stage_reg[3]_4[0]         |                5 |              8 |
|  clk_IBUF_BUFG                    | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                         |                2 |              8 |
|  clk_IBUF_BUFG                    | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                         |                1 |              8 |
|  clk_d22_BUFG                     | SC0/MC/pos_v[9]_i_1__0_n_0                        | SC0/SC/s_op_reg_0                |                4 |             10 |
|  clk_IBUF_BUFG                    | key_de/next_key                                   | rst_IBUF                         |                2 |             10 |
|  clk_IBUF_BUFG                    | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                         |                3 |             11 |
|  SC0/SC/next_stage_reg[3]_i_2_n_0 |                                                   |                                  |                4 |             12 |
|  clk_d22_BUFG                     |                                                   | SC0/SC/s_op_reg_0                |                4 |             12 |
|  SC0/m0/randomgen/random_done_n_0 |                                                   |                                  |                4 |             13 |
|  SC0/m1/randomgen/random_done_n_0 |                                                   |                                  |                5 |             13 |
|  clk_d22_BUFG                     | SC0/MC/pos_h[9]_i_1__0_n_0                        | SC0/SC/s_op_reg_0                |                8 |             17 |
|  clk_d22_BUFG                     |                                                   | OP1/SS[0]                        |                8 |             19 |
|  SC0/m0/n_pos_h_reg[9]_i_2_n_0    |                                                   | SC0/SC/AS[0]                     |                9 |             20 |
|  SC0/m1/n_pos_h_reg[9]_i_2__0_n_0 |                                                   | SC0/SC/AR[0]                     |               10 |             20 |
|  btSpeedGen/PWM                   |                                                   | rst_IBUF                         |                9 |             23 |
|  clk_IBUF_BUFG                    |                                                   |                                  |                8 |             28 |
|  clk_d2_BUFG                      | VC0/line_cnt                                      | VC0/line_cnt[9]_i_1_n_0          |               26 |             45 |
|  clk_d22_BUFG                     |                                                   | OP1/SR[0]                        |               21 |             48 |
|  clk_d22_BUFG                     |                                                   |                                  |               32 |             66 |
|  clk_d2_BUFG                      |                                                   | VC0/pixel_cnt[9]_i_1_n_0         |               51 |             77 |
|  clk_IBUF_BUFG                    |                                                   | rst_IBUF                         |               40 |            129 |
+-----------------------------------+---------------------------------------------------+----------------------------------+------------------+----------------+


