============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 23 2022  03:49:16 pm
  Module:                 delay
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (15268 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (F) delay[0]
          Clock: (R) aclk
       Endpoint: (R) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     332                  
             Slack:=   15268                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_8_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  delay[0]       -       -     F     (arrival)                 1  0.8     0     0    2000    (-,-) 
  g3/Y           -       A->Y  F     AND2x2_ASAP7_75t_R        1  0.9     8    17    2017    (-,-) 
  g765/Y         -       A->Y  F     MAJx2_ASAP7_75t_R         1  0.9    10    26    2043    (-,-) 
  g763/Y         -       A->Y  F     MAJx2_ASAP7_75t_R         1  0.9    10    26    2069    (-,-) 
  g2/Y           -       A->Y  R     MAJIxp5_ASAP7_75t_R       1  0.9    27    17    2086    (-,-) 
  g720__1309/Y   -       A->Y  F     MAJIxp5_ASAP7_75t_R       1  0.9    24    18    2105    (-,-) 
  g716__3772/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R       1  0.9    28    21    2126    (-,-) 
  g715__4296/Y   -       A->Y  F     MAJIxp5_ASAP7_75t_R       1  0.6    19    17    2142    (-,-) 
  g714__8780/Y   -       B->Y  R     NOR2xp33_ASAP7_75t_R      1 15.3   388   188    2330    (-,-) 
  out            -       -     R     (port)                    -    -     -     0    2332    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (17558 ps) Setup Check with Pin counter_reg[6]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g719__1474/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    31    24    2043    (-,-) 
  counter_reg[6]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (17558 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g736__5703/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    30    24    2043    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (17558 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g728__2900/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    30    24    2043    (-,-) 
  counter_reg[3]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (17558 ps) Setup Check with Pin counter_reg[4]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g723__2683/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    30    24    2043    (-,-) 
  counter_reg[4]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (17558 ps) Setup Check with Pin counter_reg[5]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g722__4547/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    30    24    2043    (-,-) 
  counter_reg[5]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (17558 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      43                  
             Slack:=   17558                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g755/Y           -       A->Y  F     INVx1_ASAP7_75t_R             7  5.1    36    19    2019    (-,-) 
  g732__8757/Y     -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    29    24    2043    (-,-) 
  counter_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2043    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (17585 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=   19601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      16                  
             Slack:=   17585                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     8  5.9     0     0    2000    (-,-) 
  g744__7344/Y     -       B->Y  R     XNOR2xp5_ASAP7_75t_R          1  0.9    30    16    2016    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2016    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

