Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.3.1/bin/unwrapped/win64.o/xelab.exe -wto 3ca3e9ab59414d8c9f0a4f057d35ef8f --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.custom_can_node
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
