

================================================================
== Vitis HLS Report for 'node11'
================================================================
* Date:           Wed Sep 25 12:56:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048589|  1048589|  3.492 ms|  3.492 ms|  1048589|  1048589|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop25_loop26_loop27  |  1048587|  1048587|        16|          4|          1|  262144|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      393|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |       20|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      212|    -|
|Register             |        -|     -|      684|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       20|     3|     1070|     1181|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U38   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v121_U  |node11_v121_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |v122_U  |node11_v122_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |v123_U  |node11_v123_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                           |       20|  0|   0|    1| 14336|   96|     3|       458752|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln292_1_fu_229_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln292_fu_326_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln293_1_fu_299_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln293_fu_279_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln294_fu_398_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln299_fu_455_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln303_fu_380_p2                |         +|   0|  0|  20|          13|          13|
    |empty_10_fu_441_p2                 |         +|   0|  0|  18|          11|          11|
    |and_ln292_fu_273_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage3_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_287                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_291                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_579                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_590                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_594                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_361_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp9_fu_367_p2                     |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln292_fu_223_p2               |      icmp|   0|  0|  27|          19|          20|
    |icmp_ln293_fu_241_p2               |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln294_1_fu_404_p2             |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln294_fu_267_p2               |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln307_fu_470_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln314_fu_392_p2               |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln292_fu_255_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln293_1_fu_343_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln293_fu_285_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_184_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln292_1_fu_332_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln292_fu_247_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln293_1_fu_291_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln293_2_fu_305_p3           |    select|   0|  0|  15|           1|           1|
    |select_ln293_fu_347_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln292_fu_261_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 393|         192|         134|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v124_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v125_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v126_load              |   9|          2|    8|         16|
    |empty_fu_96                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_92                  |   9|          2|   19|         38|
    |indvar_flatten_fu_84                    |   9|          2|   15|         30|
    |v121_address0                           |  14|          3|   11|         33|
    |v123_address0                           |  14|          3|   12|         36|
    |v124_fu_88                              |   9|          2|    6|         12|
    |v125_fu_80                              |   9|          2|    7|         14|
    |v126_fu_76                              |   9|          2|    8|         16|
    |v230_blk_n                              |   9|          2|    1|          2|
    |v232_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 212|         46|  203|        464|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln292_reg_556                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp16_reg_585                     |   1|   0|    1|          0|
    |cmp9_reg_589                      |   1|   0|    1|          0|
    |empty_fu_96                       |  32|   0|   32|          0|
    |icmp_ln292_reg_541                |   1|   0|    1|          0|
    |icmp_ln293_reg_550                |   1|   0|    1|          0|
    |icmp_ln294_1_reg_607              |   1|   0|    1|          0|
    |icmp_ln307_reg_626                |   1|   0|    1|          0|
    |icmp_ln307_reg_626_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln314_reg_603                |   1|   0|    1|          0|
    |indvar_flatten14_fu_92            |  19|   0|   19|          0|
    |indvar_flatten_fu_84              |  15|   0|   15|          0|
    |or_ln293_reg_561                  |   1|   0|    1|          0|
    |select_ln293_1_reg_565            |   7|   0|    7|          0|
    |select_ln293_reg_579              |   8|   0|    8|          0|
    |trunc_ln293_reg_573               |   5|   0|    5|          0|
    |v121_addr_reg_616                 |  11|   0|   11|          0|
    |v121_load_reg_636                 |  32|   0|   32|          0|
    |v122_addr_reg_598                 |  13|   0|   13|          0|
    |v123_addr_reg_621                 |  12|   0|   12|          0|
    |v124_fu_88                        |   6|   0|    6|          0|
    |v125_fu_80                        |   7|   0|    7|          0|
    |v126_fu_76                        |   8|   0|    8|          0|
    |v126_load_reg_545                 |   8|   0|    8|          0|
    |v128_reg_631                      |  32|   0|   32|          0|
    |v130_reg_651                      |  32|   0|   32|          0|
    |v132_reg_641                      |  32|   0|   32|          0|
    |v133_reg_656                      |  32|   0|   32|          0|
    |v232_read_reg_611                 |  32|   0|   32|          0|
    |icmp_ln292_reg_541                |  64|  32|    1|          0|
    |icmp_ln294_1_reg_607              |  64|  32|    1|          0|
    |icmp_ln314_reg_603                |  64|  32|    1|          0|
    |or_ln293_reg_561                  |  64|  32|    1|          0|
    |v121_addr_reg_616                 |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 684| 160|  379|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node11|  return value|
|v230_din             |  out|   32|     ap_fifo|          v230|       pointer|
|v230_num_data_valid  |   in|   12|     ap_fifo|          v230|       pointer|
|v230_fifo_cap        |   in|   12|     ap_fifo|          v230|       pointer|
|v230_full_n          |   in|    1|     ap_fifo|          v230|       pointer|
|v230_write           |  out|    1|     ap_fifo|          v230|       pointer|
|v232_dout            |   in|   32|     ap_fifo|          v232|       pointer|
|v232_num_data_valid  |   in|   13|     ap_fifo|          v232|       pointer|
|v232_fifo_cap        |   in|   13|     ap_fifo|          v232|       pointer|
|v232_empty_n         |   in|    1|     ap_fifo|          v232|       pointer|
|v232_read            |  out|    1|     ap_fifo|          v232|       pointer|
|v118_address0        |  out|   13|   ap_memory|          v118|         array|
|v118_ce0             |  out|    1|   ap_memory|          v118|         array|
|v118_q0              |   in|   32|   ap_memory|          v118|         array|
+---------------------+-----+-----+------------+--------------+--------------+

