v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,speed_up_pll:I_am_speed|altpll:altpll_component|speed_up_pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,write_back_stage:writer|reg_wr_en~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,write_back_stage:writer|reg_wr_en~0,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MAX10_CLK1_50,speed_up_pll:I_am_speed|altpll:altpll_component|speed_up_pll_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MAX10_CLK1_50,Global Clock,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_mult3,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,55;0;55;0;0;55;55;0;55;55;0;1;0;0;6;0;1;6;0;0;0;1;0;0;0;0;0;55;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;55;0;55;55;0;0;55;0;0;55;54;55;55;49;55;54;49;55;55;55;54;55;55;55;55;55;0;55;55,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,MAX10_CLK2_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MAX10_CLK1_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_CLK_10,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
