Time resolution is 1 ps
rdata does not match
Expected:           1, Result:   0
rdata does not match
Expected:           2, Result:   1
rdata does not match
Expected:           3, Result:   2
rdata does not match
Expected:           4, Result:   3
rdata does not match
Expected:           5, Result:   4
WARNING: "C:/Xilinx/2025.1/Vivado/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /tb_line_buffer/buffer/empty_reg/TChk150_257 at time 249884 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 249884 ps, Data Event Time Stamp: 249884 ps, Ref Event Time Stamp: 249779 ps, Limit: -60 ps
WARNING: "C:/Xilinx/2025.1/Vivado/data/verilog/src/unisims/FDSE.v" Line 150: Timing violation in scope /tb_line_buffer/buffer/empty_reg/TChk150_257 at time 249884 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 249884 ps, Ref Event Time Stamp: 249779 ps, Data Event Time Stamp: 249884 ps, Limit: 262 ps
$finish called at time : 5377 ns : File "C:/Users/karan/Documents/GitHub/ImageProcessor/ImageConvolutionUnit/ImageConvolutionUnit.srcs/sim_1/new/tb_line_buffer.sv" Line 99
