# Benchmark "faults\fault_STATE_REG_2___true_8_frames" written by ABC on Tue Dec 06 01:10:54 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = vdd
n74         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n75         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n74 )
n76         = LUT 0x2 ( CONT_EQL_00, n75 )
n77         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n78         = LUT 0x1 ( EQL_00, n77 )
n79         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n80         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n81         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n82         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n83         = LUT 0x1 ( n80, n81 )
n84         = LUT 0x4 ( n82, n83 )
n85         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n86         = LUT 0x1 ( n77, n85 )
n87         = LUT 0x4 ( n78, n86 )
n88         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n82 )
n89         = LUT 0x1 ( n79, n88 )
n90         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n91         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n90 )
n92         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n93         = LUT 0x2 ( STATE_REG_0__WFCIRCUIT, n91 )
n94         = LUT 0x4 ( n92, n93 )
n95         = LUT 0x8 ( EQL_00, n86 )
n96         = LUT 0x1 ( n84, EQL_01 )
n97         = LUT 0x8 ( n87, n96 )
n98         = LUT 0x2 ( CONT_EQL_01, n97 )
n99         = LUT 0x8 ( n84, n87 )
n100        = LUT 0x1 ( EQL_01, n99 )
n101        = LUT 0x2 ( n84, n87 )
n102        = LUT 0x4 ( n84, n87 )
n103        = LUT 0x4 ( n87, EQL_01 )
n104        = LUT 0x4 ( n84, EQL_01 )
n105        = LUT 0x1 ( n102, n103 )
n106        = LUT 0x4 ( n104, n105 )
n107        = LUT 0x1 ( n84, n87 )
n108        = LUT 0x1 ( n99, n107 )
n109        = LUT 0x4 ( n100, n108 )
n110        = LUT 0x8 ( n87, n104 )
n111        = LUT 0x1 ( n101, n110 )
n112        = LUT 0x8 ( n87, EQL_01 )
n113        = LUT 0x1 ( n84, n112 )
n114        = LUT 0x8 ( n84, EQL_01 )
n115        = LUT 0x1 ( n87, n113 )
n116        = LUT 0x4 ( n114, n115 )
n117        = LUT 0x8 ( EQL_01, n108 )
n118        = LUT 0x1 ( n106, EQL_02 )
n119        = LUT 0x8 ( n109, n118 )
n120        = LUT 0x2 ( CONT_EQL_02, n119 )
n121        = LUT 0x8 ( n106, n109 )
n122        = LUT 0x1 ( EQL_02, n121 )
n123        = LUT 0x2 ( n106, n109 )
n124        = LUT 0x4 ( n106, n109 )
n125        = LUT 0x4 ( n109, EQL_02 )
n126        = LUT 0x4 ( n106, EQL_02 )
n127        = LUT 0x1 ( n124, n125 )
n128        = LUT 0x4 ( n126, n127 )
n129        = LUT 0x1 ( n106, n109 )
n130        = LUT 0x1 ( n121, n129 )
n131        = LUT 0x4 ( n122, n130 )
n132        = LUT 0x8 ( n109, n126 )
n133        = LUT 0x1 ( n123, n132 )
n134        = LUT 0x8 ( n109, EQL_02 )
n135        = LUT 0x1 ( n106, n134 )
n136        = LUT 0x8 ( n106, EQL_02 )
n137        = LUT 0x1 ( n109, n135 )
n138        = LUT 0x4 ( n136, n137 )
n139        = LUT 0x8 ( EQL_02, n130 )
n140        = LUT 0x1 ( n128, EQL_03 )
n141        = LUT 0x8 ( n131, n140 )
n142        = LUT 0x2 ( CONT_EQL_03, n141 )
n143        = LUT 0x8 ( n128, n131 )
n144        = LUT 0x1 ( EQL_03, n143 )
n145        = LUT 0x2 ( n128, n131 )
n146        = LUT 0x4 ( n128, n131 )
n147        = LUT 0x4 ( n131, EQL_03 )
n148        = LUT 0x4 ( n128, EQL_03 )
n149        = LUT 0x1 ( n146, n147 )
n150        = LUT 0x4 ( n148, n149 )
n151        = LUT 0x1 ( n128, n131 )
n152        = LUT 0x1 ( n143, n151 )
n153        = LUT 0x4 ( n144, n152 )
n154        = LUT 0x8 ( n131, n148 )
n155        = LUT 0x1 ( n145, n154 )
n156        = LUT 0x8 ( n131, EQL_03 )
n157        = LUT 0x1 ( n128, n156 )
n158        = LUT 0x8 ( n128, EQL_03 )
n159        = LUT 0x1 ( n131, n157 )
n160        = LUT 0x4 ( n158, n159 )
n161        = LUT 0x8 ( EQL_03, n152 )
n162        = LUT 0x1 ( n150, EQL_04 )
n163        = LUT 0x8 ( n153, n162 )
n164        = LUT 0x2 ( CONT_EQL_04, n163 )
n165        = LUT 0x8 ( n150, n153 )
n166        = LUT 0x1 ( EQL_04, n165 )
n167        = LUT 0x2 ( n150, n153 )
n168        = LUT 0x4 ( n150, n153 )
n169        = LUT 0x4 ( n153, EQL_04 )
n170        = LUT 0x4 ( n150, EQL_04 )
n171        = LUT 0x1 ( n168, n169 )
n172        = LUT 0x4 ( n170, n171 )
n173        = LUT 0x1 ( n150, n153 )
n174        = LUT 0x1 ( n165, n173 )
n175        = LUT 0x4 ( n166, n174 )
n176        = LUT 0x8 ( n153, n170 )
n177        = LUT 0x1 ( n167, n176 )
n178        = LUT 0x8 ( n153, EQL_04 )
n179        = LUT 0x1 ( n150, n178 )
n180        = LUT 0x8 ( n150, EQL_04 )
n181        = LUT 0x1 ( n153, n179 )
n182        = LUT 0x4 ( n180, n181 )
n183        = LUT 0x8 ( EQL_04, n174 )
n184        = LUT 0x1 ( n172, EQL_05 )
n185        = LUT 0x8 ( n175, n184 )
n186        = LUT 0x2 ( CONT_EQL_05, n185 )
n187        = LUT 0x8 ( n172, n175 )
n188        = LUT 0x1 ( EQL_05, n187 )
n189        = LUT 0x2 ( n172, n175 )
n190        = LUT 0x4 ( n172, n175 )
n191        = LUT 0x4 ( n175, EQL_05 )
n192        = LUT 0x4 ( n172, EQL_05 )
n193        = LUT 0x1 ( n190, n191 )
n194        = LUT 0x4 ( n192, n193 )
n195        = LUT 0x1 ( n172, n175 )
n196        = LUT 0x1 ( n187, n195 )
n197        = LUT 0x4 ( n188, n196 )
n198        = LUT 0x8 ( n175, n192 )
n199        = LUT 0x1 ( n189, n198 )
n200        = LUT 0x8 ( n175, EQL_05 )
n201        = LUT 0x1 ( n172, n200 )
n202        = LUT 0x8 ( n172, EQL_05 )
n203        = LUT 0x1 ( n175, n201 )
n204        = LUT 0x4 ( n202, n203 )
n205        = LUT 0x8 ( EQL_05, n196 )
n206        = LUT 0x1 ( n194, EQL_06 )
n207        = LUT 0x8 ( n197, n206 )
n208        = LUT 0x2 ( CONT_EQL_06, n207 )
n209        = LUT 0x8 ( n194, n197 )
n210        = LUT 0x2 ( n194, n197 )
n211        = LUT 0x4 ( n194, EQL_06 )
n212        = LUT 0x1 ( n194, n197 )
n213        = LUT 0x1 ( n209, n212 )
n214        = LUT 0x8 ( n197, n211 )
n215        = LUT 0x1 ( n210, n214 )
n216        = LUT 0x8 ( n197, EQL_06 )
n217        = LUT 0x1 ( n194, n216 )
n218        = LUT 0x8 ( n194, EQL_06 )
n219        = LUT 0x1 ( n197, n217 )
n220        = LUT 0x4 ( n218, n219 )
n221        = LUT 0x8 ( EQL_06, n213 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n89 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n94 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n95 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n76 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n76 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n111 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n116 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n117 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n98 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n98 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n133 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n138 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n139 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n120 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n120 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n155 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n160 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n161 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n142 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n142 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n177 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n182 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n183 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n164 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n164 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n199 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n204 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n205 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n186 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n186 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n215 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n220 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n73 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n221 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n208 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n208 )
