Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  9 03:44:22 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/backprop_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                Instance                               |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                          |                                                                   (top) |      20422 |      19865 |     384 |  173 | 15028 |      3 |      0 |    1 |         88 |
|   bd_0_i                                                              |                                                                    bd_0 |      20422 |      19865 |     384 |  173 | 15028 |      3 |      0 |    1 |         88 |
|     hls_inst                                                          |                                                         bd_0_hls_inst_0 |      20422 |      19865 |     384 |  173 | 15028 |      3 |      0 |    1 |         88 |
|       inst                                                            |                                                bd_0_hls_inst_0_backprop |      20422 |      19865 |     384 |  173 | 15028 |      3 |      0 |    1 |         88 |
|         (inst)                                                        |                                                bd_0_hls_inst_0_backprop |        130 |        130 |       0 |    0 |  2253 |      0 |      0 |    0 |          0 |
|         activations1_U                                                |                     bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W |         66 |          2 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         activations2_U                                                |                   bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_0 |        160 |         96 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         dactivations1_U                                               |                   bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_1 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         dactivations2_U                                               |                   bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_2 |         96 |         32 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U129                       |             bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 |        707 |        707 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U129)                   |             bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 |          6 |          6 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u            |      bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_801 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                      |                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                                 |              bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         ddiv_64ns_64ns_64_14_no_dsp_1_U131                            |                  bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1 |       3203 |       3147 |       0 |   56 |  1330 |      0 |      0 |    0 |          0 |
|           (ddiv_64ns_64ns_64_14_no_dsp_1_U131)                        |                  bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u                 |           bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_617 |       3203 |       3147 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|             inst                                                      |               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |       3203 |       3147 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|               i_synth                                                 |           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |       3203 |       3147 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|         delta_weights1_U                                              |                   bd_0_hls_inst_0_backprop_delta_weights1_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         delta_weights2_U                                              |                   bd_0_hls_inst_0_backprop_delta_weights2_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|         delta_weights3_U                                              |                   bd_0_hls_inst_0_backprop_delta_weights3_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         dexp_64ns_64ns_64_10_full_dsp_1_U132                          |                bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1 |       1784 |       1771 |       0 |   13 |   775 |      0 |      0 |    0 |         26 |
|           (dexp_64ns_64ns_64_10_full_dsp_1_U132)                      |                bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u               |         bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_524 |       1784 |       1771 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|             inst                                                      |                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |       1784 |       1771 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|               i_synth                                                 |              bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |       1784 |       1771 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U130                            |                  bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1 |        102 |        102 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U130)                        |                  bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1 |          2 |          2 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u                 |           bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_484 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                      |                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                                 |              bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         grp_RELU_clone_fu_366                                         |                                     bd_0_hls_inst_0_backprop_RELU_clone |        535 |        535 |       0 |    0 |   621 |      0 |      0 |    0 |          0 |
|         grp_RELU_fu_335                                               |                                           bd_0_hls_inst_0_backprop_RELU |       5768 |       5699 |       0 |   69 |  2789 |      0 |      0 |    0 |         37 |
|           (grp_RELU_fu_335)                                           |                                           bd_0_hls_inst_0_backprop_RELU |         32 |         32 |       0 |    0 |   300 |      0 |      0 |    0 |          0 |
|           dadddsub_64ns_64ns_64_4_full_dsp_1_U12                      |         bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_161 |        682 |        682 |       0 |    0 |   364 |      0 |      0 |    0 |          3 |
|             (dadddsub_64ns_64ns_64_4_full_dsp_1_U12)                  |         bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_161 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u          |          bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        682 |        682 |       0 |    0 |   236 |      0 |      0 |    0 |          3 |
|               inst                                                    |               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |        682 |        682 |       0 |    0 |   236 |      0 |      0 |    0 |          3 |
|           ddiv_64ns_64ns_64_14_no_dsp_1_U14                           |              bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1_162 |       3169 |       3113 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|             backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u               |               bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip |       3169 |       3113 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|               inst                                                    |                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |       3169 |       3113 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|           dexp_64ns_64ns_64_10_full_dsp_1_U15                         |            bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1_163 |       1785 |       1772 |       0 |   13 |   712 |      0 |      0 |    0 |         26 |
|             (dexp_64ns_64ns_64_10_full_dsp_1_U15)                     |            bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1_163 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u             |             bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip |       1784 |       1771 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|               inst                                                    |               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |       1784 |       1771 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U13                           |              bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_164 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U13)                       |              bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_164 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u               |           bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_165 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                                    |               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         grp_get_delta_matrix_weights1_1_fu_438                        |                    bd_0_hls_inst_0_backprop_get_delta_matrix_weights1_1 |         37 |         37 |       0 |    0 |   108 |      0 |      0 |    0 |          0 |
|         grp_get_delta_matrix_weights2_fu_422                          |                      bd_0_hls_inst_0_backprop_get_delta_matrix_weights2 |        150 |        150 |       0 |    0 |   189 |      0 |      0 |    0 |          0 |
|         grp_get_delta_matrix_weights3_fu_402                          |                      bd_0_hls_inst_0_backprop_get_delta_matrix_weights3 |        227 |        227 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|         grp_get_oracle_activations1_1_fu_429                          |                      bd_0_hls_inst_0_backprop_get_oracle_activations1_1 |        299 |        299 |       0 |    0 |   242 |      0 |      0 |    0 |          0 |
|         grp_get_oracle_activations2_1_fu_411                          |                      bd_0_hls_inst_0_backprop_get_oracle_activations2_1 |        234 |        234 |       0 |    0 |   449 |      0 |      0 |    0 |          8 |
|           (grp_get_oracle_activations2_1_fu_411)                      |                      bd_0_hls_inst_0_backprop_get_oracle_activations2_1 |        103 |        103 |       0 |    0 |   238 |      0 |      0 |    0 |          0 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U86                           |              bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_141 |        131 |        131 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U86)                       |              bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_141 |         32 |         32 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u               |               bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip |         99 |         99 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                                    |               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |         99 |         99 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         grp_matrix_vector_product_with_bias_input_layer_1_fu_323      |  bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1 |        834 |        832 |       0 |    2 |   645 |      0 |      0 |    0 |          3 |
|           (grp_matrix_vector_product_with_bias_input_layer_1_fu_323)  |  bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1 |         36 |         34 |       0 |    2 |   260 |      0 |      0 |    0 |          0 |
|           grp_add_bias_to_activations_clone_1_fu_136                  |             bd_0_hls_inst_0_backprop_add_bias_to_activations_clone_1_45 |        799 |        799 |       0 |    0 |   385 |      0 |      0 |    0 |          3 |
|             (grp_add_bias_to_activations_clone_1_fu_136)              |             bd_0_hls_inst_0_backprop_add_bias_to_activations_clone_1_45 |         35 |         35 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             dadd_64ns_64ns_64_4_full_dsp_1_U1                         |              bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1_46 |        764 |        764 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|               (dadd_64ns_64ns_64_4_full_dsp_1_U1)                     |              bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1_46 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|               backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u            |           bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_47 |        764 |        764 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_matrix_vector_product_with_bias_output_layer_1_fu_351     | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1 |        754 |        752 |       0 |    2 |   749 |      0 |      0 |    0 |          0 |
|           (grp_matrix_vector_product_with_bias_output_layer_1_fu_351) | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1 |        307 |        305 |       0 |    2 |   543 |      0 |      0 |    0 |          0 |
|           grp_add_bias_to_activations_1_fu_145                        |                      bd_0_hls_inst_0_backprop_add_bias_to_activations_1 |        448 |        448 |       0 |    0 |   206 |      0 |      0 |    0 |          0 |
|         grp_matrix_vector_product_with_bias_second_layer_1_fu_341     | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1 |        951 |        949 |       0 |    2 |   621 |      0 |      0 |    0 |          3 |
|           (grp_matrix_vector_product_with_bias_second_layer_1_fu_341) | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1 |        153 |        151 |       0 |    2 |   236 |      0 |      0 |    0 |          0 |
|           grp_add_bias_to_activations_clone_1_fu_115                  |                bd_0_hls_inst_0_backprop_add_bias_to_activations_clone_1 |        799 |        799 |       0 |    0 |   385 |      0 |      0 |    0 |          3 |
|             (grp_add_bias_to_activations_clone_1_fu_115)              |                bd_0_hls_inst_0_backprop_add_bias_to_activations_clone_1 |         35 |         35 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             dadd_64ns_64ns_64_4_full_dsp_1_U1                         |                 bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1 |        764 |        764 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|               (dadd_64ns_64ns_64_4_full_dsp_1_U1)                     |                 bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|               backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u            |              bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip |        764 |        764 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_soft_max_fu_376                                           |                                       bd_0_hls_inst_0_backprop_soft_max |        436 |        432 |       0 |    4 |   483 |      0 |      0 |    0 |          0 |
|         grp_take_difference_1_fu_386                                  |                              bd_0_hls_inst_0_backprop_take_difference_1 |        245 |        245 |       0 |    0 |   403 |      0 |      0 |    0 |          0 |
|         grp_update_weights_1_fu_447                                   |                               bd_0_hls_inst_0_backprop_update_weights_1 |       3396 |       3371 |       0 |   25 |  2304 |      0 |      0 |    0 |          0 |
|           (grp_update_weights_1_fu_447)                               |                               bd_0_hls_inst_0_backprop_update_weights_1 |       1526 |       1526 |       0 |    0 |  1594 |      0 |      0 |    0 |          0 |
|           dsqrt_64ns_64ns_64_12_no_dsp_1_U112                         |                 bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1 |       1870 |       1845 |       0 |   25 |   710 |      0 |      0 |    0 |          0 |
|             (dsqrt_64ns_64ns_64_12_no_dsp_1_U112)                     |                 bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1 |        192 |        192 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u              |              bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip |       1678 |       1653 |       0 |   25 |   646 |      0 |      0 |    0 |          0 |
|               inst                                                    |                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4 |       1678 |       1653 |       0 |   25 |   646 |      0 |      0 |    0 |          0 |
|         oracle_activations1_U                                         |                   bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_3 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         oracle_activations2_U                                         |                   bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_4 |        192 |        128 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


