# TCL File Generated by Component Editor 18.1
# Wed Dec 16 04:22:28 CET 2020
# DO NOT MODIFY


# 
# animo "animo" v2.0
#  2020.12.16.04:22:28
# Aprés avoir invérsé reset et in_freq
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module animo
# 
set_module_property DESCRIPTION "Aprés avoir invérsé reset et in_freq"
set_module_property NAME animo
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME animo
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_animometre
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_animometre.vhd VHDL PATH ../avalon_animometre.vhd TOP_LEVEL_FILE
add_fileset_file animometre.vhd VHDL PATH ../../../Fonctions/animometre.vhd
add_fileset_file counter.vhd VHDL PATH ../../../Fonctions/counter.vhd
add_fileset_file divider.vhd VHDL PATH ../../../Fonctions/divider.vhd
add_fileset_file pwm.vhd VHDL PATH ../../../Fonctions/pwm.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 address address Input 1
add_interface_port avalon_slave_0 writedata writedata Input 32
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 write_n write_n Input 1
add_interface_port avalon_slave_0 chipselect chipselect Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point data_valid
# 
add_interface data_valid conduit end
set_interface_property data_valid associatedClock clock_sink
set_interface_property data_valid associatedReset reset_sink
set_interface_property data_valid ENABLED true
set_interface_property data_valid EXPORT_OF ""
set_interface_property data_valid PORT_NAME_MAP ""
set_interface_property data_valid CMSIS_SVD_VARIABLES ""
set_interface_property data_valid SVD_ADDRESS_GROUP ""

add_interface_port data_valid data_valid clk Output 1


# 
# connection point data_animometre
# 
add_interface data_animometre conduit end
set_interface_property data_animometre associatedClock clock_sink
set_interface_property data_animometre associatedReset reset_sink
set_interface_property data_animometre ENABLED true
set_interface_property data_animometre EXPORT_OF ""
set_interface_property data_animometre PORT_NAME_MAP ""
set_interface_property data_animometre CMSIS_SVD_VARIABLES ""
set_interface_property data_animometre SVD_ADDRESS_GROUP ""

add_interface_port data_animometre data_animometre new_signal Output 8


# 
# connection point in_freq_anemometre
# 
add_interface in_freq_anemometre conduit end
set_interface_property in_freq_anemometre associatedClock clock_sink
set_interface_property in_freq_anemometre associatedReset reset_sink
set_interface_property in_freq_anemometre ENABLED true
set_interface_property in_freq_anemometre EXPORT_OF ""
set_interface_property in_freq_anemometre PORT_NAME_MAP ""
set_interface_property in_freq_anemometre CMSIS_SVD_VARIABLES ""
set_interface_property in_freq_anemometre SVD_ADDRESS_GROUP ""

add_interface_port in_freq_anemometre in_freq_anemometre new_signal Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink CLK_50M clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink raz_n reset_n Input 1

