#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1de5870 .scope module, "testshiftregister" "testshiftregister" 2 4;
 .timescale -9 -12;
v0x1dfeb20_0 .var "clk", 0 0;
v0x1dfebe0_0 .var "parallelDataIn", 7 0;
v0x1dfecb0_0 .net "parallelDataOut", 7 0, L_0x1dff110;  1 drivers
v0x1dfedb0_0 .var "parallelLoad", 0 0;
v0x1dfee80_0 .var "peripheralClkEdge", 0 0;
v0x1dfef70_0 .var "serialDataIn", 0 0;
v0x1dff040_0 .net "serialDataOut", 0 0, L_0x1dff1d0;  1 drivers
S_0x1de59f0 .scope module, "dut" "shiftregister" 2 16, 3 9 0, S_0x1de5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1de5bc0 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x1dff110 .functor BUFZ 8, v0x1dfe920_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1dc0a00_0 .net "clk", 0 0, v0x1dfeb20_0;  1 drivers
v0x1dfe400_0 .net "parallelDataIn", 7 0, v0x1dfebe0_0;  1 drivers
v0x1dfe4e0_0 .net "parallelDataOut", 7 0, L_0x1dff110;  alias, 1 drivers
v0x1dfe5d0_0 .net "parallelLoad", 0 0, v0x1dfedb0_0;  1 drivers
v0x1dfe690_0 .net "peripheralClkEdge", 0 0, v0x1dfee80_0;  1 drivers
v0x1dfe7a0_0 .net "serialDataIn", 0 0, v0x1dfef70_0;  1 drivers
v0x1dfe860_0 .net "serialDataOut", 0 0, L_0x1dff1d0;  alias, 1 drivers
v0x1dfe920_0 .var "shiftregistermem", 7 0;
E_0x1dc07a0 .event posedge, v0x1dc0a00_0;
L_0x1dff1d0 .part v0x1dfe920_0, 7, 1;
    .scope S_0x1de59f0;
T_0 ;
    %wait E_0x1dc07a0;
    %load/vec4 v0x1dfe5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1dfe400_0;
    %assign/vec4 v0x1dfe920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1dfe690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1dfe920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1dfe7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1dfe920_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1de5870;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfeb20_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1de5870;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x1dfeb20_0;
    %nor/r;
    %store/vec4 v0x1dfeb20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1de5870;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "shiftregister.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfedb0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1dfebe0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfedb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x1dfecb0_0;
    %cmpi/ne 1, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x1dff040_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 45 "$display", "Test Case 1 Failed %b %b", v0x1dfecb0_0, v0x1dff040_0 {0 0 0};
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfedb0_0, 0, 1;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x1dfebe0_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0x1dfecb0_0;
    %cmpi/ne 171, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x1dff040_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 56 "$display", "Test Case 2 Failed %b %b", v0x1dfecb0_0, v0x1dff040_0 {0 0 0};
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfedb0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1dfebe0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfedb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dfef70_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x1dfecb0_0;
    %cmpi/ne 19, 0, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x1dff040_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 78 "$display", "Test Case 3 Failed %b %b", v0x1dfecb0_0, v0x1dff040_0 {0 0 0};
T_3.4 ;
    %vpi_call 2 81 "$display", "Tests finished" {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftregister.t.v";
    "./shiftregister.v";
