Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 14 12:43:19 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1054 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.698        0.000                      0                   33        0.243        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.698        0.000                      0                   33        0.243        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 2.539ns (47.860%)  route 2.766ns (52.140%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    clk_gen/count20_carry__5_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.389 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.389    clk_gen/count20_carry__6_n_7
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.444ns (46.909%)  route 2.766ns (53.091%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    clk_gen/count20_carry__5_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.294 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.294    clk_gen/count20_carry__6_n_6
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.428ns (46.746%)  route 2.766ns (53.254%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.055    clk_gen/count20_carry__5_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.278 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.278    clk_gen/count20_carry__6_n_8
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.425ns (46.715%)  route 2.766ns (53.285%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.275 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.275    clk_gen/count20_carry__5_n_7
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 2.404ns (46.498%)  route 2.766ns (53.501%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.254    clk_gen/count20_carry__5_n_5
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.330ns (45.722%)  route 2.766ns (54.278%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.180 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.180    clk_gen/count20_carry__5_n_6
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 2.314ns (45.551%)  route 2.766ns (54.449%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.941    clk_gen/count20_carry__4_n_1
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.164 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.164    clk_gen/count20_carry__5_n_8
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.062    15.086    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 2.311ns (45.518%)  route 2.766ns (54.482%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.161 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_7
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.290ns (45.292%)  route 2.766ns (54.708%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.140 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.140    clk_gen/count20_carry__4_n_5
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.216ns (44.480%)  route 2.766ns (55.520%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           1.172     6.774    clk_gen/count2_reg_n_1_[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.150     6.924 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.450     7.375    clk_gen/count20_carry_i_7_n_1
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.328     7.703 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.143     8.846    clk_gen/count20_carry_i_3_n_1
    SLICE_X39Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.970 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.970    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.371 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.371    clk_gen/count20_carry_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.485 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.485    clk_gen/count20_carry__0_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.599    clk_gen/count20_carry__1_n_1
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.713    clk_gen/count20_carry__2_n_1
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.827    clk_gen/count20_carry__3_n_1
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.066 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.066    clk_gen/count20_carry__4_n_6
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.443    14.784    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.231ns (61.450%)  route 0.145ns (38.550%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.065     1.648    clk_gen/count2_reg_n_1_[10]
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.693 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.080     1.773    clk_gen/count20_carry_i_5_n_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.818    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X38Y36         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120     1.575    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.443    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.701    clk_gen/count2[16]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_gen/count20_carry__2_n_5
    SLICE_X39Y37         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.703    clk_gen/count2[28]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/count20_carry__5_n_5
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.702    clk_gen/count2[12]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_gen/count20_carry__1_n_5
    SLICE_X39Y36         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.705    clk_gen/count2[24]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/count20_carry__4_n_5
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.120     1.703    clk_gen/count2_reg_n_1_[4]
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.748    clk_gen/count2[4]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.811 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_gen/count20_carry_n_5
    SLICE_X39Y34         FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.705    clk_gen/count2[20]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/count20_carry__3_n_5
    SLICE_X39Y38         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.114     1.699    clk_gen/count2[21]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.814    clk_gen/count20_carry__4_n_8
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.702    clk_gen/count2[25]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.817    clk_gen/count20_carry__5_n_8
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.121     1.706    clk_gen/count2[23]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.817    clk_gen/count20_carry__4_n_6
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    clk_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_gen/count2_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_gen/count2_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_gen/count2_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_gen/count2_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   clk_gen/count2_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   clk_gen/count2_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   clk_gen/count2_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   clk_gen/count2_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   clk_gen/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   clk_gen/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   clk_gen/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   clk_gen/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   clk_gen/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   clk_gen/count2_reg[6]/C



