$date
	Mon Apr 04 21:22:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in [7:0] $end
$scope module DUT $end
$var wire 8 # in [7:0] $end
$var reg 8 $ out [7:0] $end
$scope task rev $end
$var reg 9 % in [8:0] $end
$var reg 9 & out [8:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 '
bx01110000 &
b1110 %
b1110000 $
b1110 #
b1110 "
b1110000 !
$end
#50
b1010000 !
b1010000 $
bx01010000 &
b1000 '
b1010 %
b1010 "
b1010 #
#150
