{"vcs1":{"timestamp_begin":1744278074.232343330, "rt":6.31, "ut":6.02, "st":0.21}}
{"vcselab":{"timestamp_begin":1744278080.628392457, "rt":0.28, "ut":0.15, "st":0.12}}
{"link":{"timestamp_begin":1744278080.970054086, "rt":0.28, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744278073.915833404}
{"VCS_COMP_START_TIME": 1744278073.915833404}
{"VCS_COMP_END_TIME": 1744278081.319612931}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 366412}}
{"vcselab": {"peak_mem": 174716}}
