
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000012e  00800100  000023fa  0000248e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000023fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  0080022e  0080022e  000025bc  2**0
                  ALLOC
  3 .debug_aranges 00000120  00000000  00000000  000025bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000044a  00000000  00000000  000026dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000ccd  00000000  00000000  00002b26  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000065e  00000000  00000000  000037f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f0a  00000000  00000000  00003e51  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000380  00000000  00000000  00004d5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000497  00000000  00000000  000050dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 02 04 	jmp	0x804	; 0x804 <__vector_5>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 32 04 	jmp	0x864	; 0x864 <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 62 04 	jmp	0x8c4	; 0x8c4 <__vector_26>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 92 04 	jmp	0x924	; 0x924 <__vector_33>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea ef       	ldi	r30, 0xFA	; 250
      a0:	f3 e2       	ldi	r31, 0x23	; 35
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ae 32       	cpi	r26, 0x2E	; 46
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	ae e2       	ldi	r26, 0x2E	; 46
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a5 35       	cpi	r26, 0x55	; 85
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 ed 03 	call	0x7da	; 0x7da <main>
      c6:	0c 94 fb 11 	jmp	0x23f6	; 0x23f6 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CAN_init>:
#include <util/delay.h>
#include <avr/interrupt.h>
#include <avr/io.h>

//Initialize the CAN bus
void CAN_init(void){
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	00 d0       	rcall	.+0      	; 0xd4 <CAN_init+0x6>
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62

	CAN_reset();
      d8:	0e 94 31 02 	call	0x462	; 0x462 <CAN_reset>

	uint8_t data[2];

	//Acceptance mask for RXB0 (all 11 bits counts)
	//dette filteret blokkerer alt?!?
	data[0] = 0b11111111;
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      e0:	80 ee       	ldi	r24, 0xE0	; 224
      e2:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], MASK_RXF0);
      e4:	89 81       	ldd	r24, Y+1	; 0x01
      e6:	60 e2       	ldi	r22, 0x20	; 32
      e8:	0e 94 cc 02 	call	0x598	; 0x598 <CAN_write>
	CAN_write(data[1], MASK_RXF0+1);
      ec:	8a 81       	ldd	r24, Y+2	; 0x02
      ee:	61 e2       	ldi	r22, 0x21	; 33
      f0:	0e 94 cc 02 	call	0x598	; 0x598 <CAN_write>


	//RXF0
	//Receive filter 0 hits when id = 0x1F (exactly)	
	data[0] = 0b00000011;
      f4:	83 e0       	ldi	r24, 0x03	; 3
      f6:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      f8:	80 ee       	ldi	r24, 0xE0	; 224
      fa:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], RXF0);
      fc:	89 81       	ldd	r24, Y+1	; 0x01
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	0e 94 cc 02 	call	0x598	; 0x598 <CAN_write>
	CAN_write(data[1], RXF0+1);
     104:	8a 81       	ldd	r24, Y+2	; 0x02
     106:	61 e0       	ldi	r22, 0x01	; 1
     108:	0e 94 cc 02 	call	0x598	; 0x598 <CAN_write>
	data[1] = 0b01100000;
	CAN_write(data[0], RXF5);
	CAN_write(data[1], RXF5+1);*/


	CAN_bit_modify(CANCTRL, MASK_MODE, MODE_NORMAL); //set loopback mode
     10c:	8f e0       	ldi	r24, 0x0F	; 15
     10e:	60 ee       	ldi	r22, 0xE0	; 224
     110:	40 e0       	ldi	r20, 0x00	; 0
     112:	0e 94 78 03 	call	0x6f0	; 0x6f0 <CAN_bit_modify>
	CAN_bit_modify(RXB0CTRL, MASK_RECEIVE_ID_TYPE, ID_TYPE_STANDARD); // set no filter, set to 01 to accept only standard, 00 to accept accordig to filters
     116:	80 e6       	ldi	r24, 0x60	; 96
     118:	60 e6       	ldi	r22, 0x60	; 96
     11a:	40 e2       	ldi	r20, 0x20	; 32
     11c:	0e 94 78 03 	call	0x6f0	; 0x6f0 <CAN_bit_modify>
	CAN_bit_modify(CANINTE, 0x01, 0xff); //enable interrupt on receive
     120:	8b e2       	ldi	r24, 0x2B	; 43
     122:	61 e0       	ldi	r22, 0x01	; 1
     124:	4f ef       	ldi	r20, 0xFF	; 255
     126:	0e 94 78 03 	call	0x6f0	; 0x6f0 <CAN_bit_modify>
	CAN_init_interrupt();
     12a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <CAN_init_interrupt>
}
     12e:	0f 90       	pop	r0
     130:	0f 90       	pop	r0
     132:	cf 91       	pop	r28
     134:	df 91       	pop	r29
     136:	08 95       	ret

00000138 <CAN_test>:

// Test send and recieve in loopback mode, verify result from UART
int CAN_test(void){
     138:	df 93       	push	r29
     13a:	cf 93       	push	r28
     13c:	cd b7       	in	r28, 0x3d	; 61
     13e:	de b7       	in	r29, 0x3e	; 62
     140:	27 97       	sbiw	r28, 0x07	; 7
     142:	0f b6       	in	r0, 0x3f	; 63
     144:	f8 94       	cli
     146:	de bf       	out	0x3e, r29	; 62
     148:	0f be       	out	0x3f, r0	; 63
     14a:	cd bf       	out	0x3d, r28	; 61
//	printf("CAN_test started\n");
	int i;
	

	CAN_message message;
	message.id = 0;
     14c:	1c 82       	std	Y+4, r1	; 0x04
     14e:	1b 82       	std	Y+3, r1	; 0x03
	message.length = 8;
     150:	88 e0       	ldi	r24, 0x08	; 8
     152:	8d 83       	std	Y+5, r24	; 0x05
	message.data = " ";
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	91 e0       	ldi	r25, 0x01	; 1
     158:	9f 83       	std	Y+7, r25	; 0x07
     15a:	8e 83       	std	Y+6, r24	; 0x06
			return -1;
		}

		_delay_ms(800);
	}*/ 
	return 0;
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
}
     160:	27 96       	adiw	r28, 0x07	; 7
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	de bf       	out	0x3e, r29	; 62
     168:	0f be       	out	0x3f, r0	; 63
     16a:	cd bf       	out	0x3d, r28	; 61
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CAN_send>:

// Send string using CAN bus
int CAN_send(char* str, int id){
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	cd b7       	in	r28, 0x3d	; 61
     178:	de b7       	in	r29, 0x3e	; 62
     17a:	2e 97       	sbiw	r28, 0x0e	; 14
     17c:	0f b6       	in	r0, 0x3f	; 63
     17e:	f8 94       	cli
     180:	de bf       	out	0x3e, r29	; 62
     182:	0f be       	out	0x3f, r0	; 63
     184:	cd bf       	out	0x3d, r28	; 61
     186:	9a 87       	std	Y+10, r25	; 0x0a
     188:	89 87       	std	Y+9, r24	; 0x09
     18a:	7c 87       	std	Y+12, r23	; 0x0c
     18c:	6b 87       	std	Y+11, r22	; 0x0b
	
	unsigned int part, i;
	int done = 0;
     18e:	1c 82       	std	Y+4, r1	; 0x04
     190:	1b 82       	std	Y+3, r1	; 0x03

	char *messg = "\0\0\0\0\0\0\0";
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	9a 83       	std	Y+2, r25	; 0x02
     198:	89 83       	std	Y+1, r24	; 0x01
	for(i = 0; i < 8; i++){
     19a:	1e 82       	std	Y+6, r1	; 0x06
     19c:	1d 82       	std	Y+5, r1	; 0x05
     19e:	15 c0       	rjmp	.+42     	; 0x1ca <CAN_send+0x58>
		messg[i] = str[i];
     1a0:	29 81       	ldd	r18, Y+1	; 0x01
     1a2:	3a 81       	ldd	r19, Y+2	; 0x02
     1a4:	8d 81       	ldd	r24, Y+5	; 0x05
     1a6:	9e 81       	ldd	r25, Y+6	; 0x06
     1a8:	d9 01       	movw	r26, r18
     1aa:	a8 0f       	add	r26, r24
     1ac:	b9 1f       	adc	r27, r25
     1ae:	29 85       	ldd	r18, Y+9	; 0x09
     1b0:	3a 85       	ldd	r19, Y+10	; 0x0a
     1b2:	8d 81       	ldd	r24, Y+5	; 0x05
     1b4:	9e 81       	ldd	r25, Y+6	; 0x06
     1b6:	f9 01       	movw	r30, r18
     1b8:	e8 0f       	add	r30, r24
     1ba:	f9 1f       	adc	r31, r25
     1bc:	80 81       	ld	r24, Z
     1be:	8c 93       	st	X, r24
	
	unsigned int part, i;
	int done = 0;

	char *messg = "\0\0\0\0\0\0\0";
	for(i = 0; i < 8; i++){
     1c0:	8d 81       	ldd	r24, Y+5	; 0x05
     1c2:	9e 81       	ldd	r25, Y+6	; 0x06
     1c4:	01 96       	adiw	r24, 0x01	; 1
     1c6:	9e 83       	std	Y+6, r25	; 0x06
     1c8:	8d 83       	std	Y+5, r24	; 0x05
     1ca:	8d 81       	ldd	r24, Y+5	; 0x05
     1cc:	9e 81       	ldd	r25, Y+6	; 0x06
     1ce:	88 30       	cpi	r24, 0x08	; 8
     1d0:	91 05       	cpc	r25, r1
     1d2:	30 f3       	brcs	.-52     	; 0x1a0 <CAN_send+0x2e>
		/*if (messg[i] == '\0') {
			break;
		}*/
	}

	cli(); // disable interrupts, to protect SPI-communication 
     1d4:	f8 94       	cli

	CAN_bit_modify(TXB0SIDH, 0xFF, (id>>3)); //transmit buffer 0 id high
     1d6:	8b 85       	ldd	r24, Y+11	; 0x0b
     1d8:	9c 85       	ldd	r25, Y+12	; 0x0c
     1da:	95 95       	asr	r25
     1dc:	87 95       	ror	r24
     1de:	95 95       	asr	r25
     1e0:	87 95       	ror	r24
     1e2:	95 95       	asr	r25
     1e4:	87 95       	ror	r24
     1e6:	98 2f       	mov	r25, r24
     1e8:	81 e3       	ldi	r24, 0x31	; 49
     1ea:	6f ef       	ldi	r22, 0xFF	; 255
     1ec:	49 2f       	mov	r20, r25
     1ee:	0e 94 78 03 	call	0x6f0	; 0x6f0 <CAN_bit_modify>
	CAN_bit_modify(TXB0SIDL, MASK_SIDL, (id<<5));//transmit buffer 0 id low
     1f2:	8b 85       	ldd	r24, Y+11	; 0x0b
     1f4:	98 2f       	mov	r25, r24
     1f6:	92 95       	swap	r25
     1f8:	99 0f       	add	r25, r25
     1fa:	90 7e       	andi	r25, 0xE0	; 224
     1fc:	82 e3       	ldi	r24, 0x32	; 50
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	49 2f       	mov	r20, r25
     202:	0e 94 78 03 	call	0x6f0	; 0x6f0 <CAN_bit_modify>
	//CAN_write((char)messg.length, TXB0DLC);	// data length
	CAN_write((char)8, TXB0DLC);	// data length
     206:	88 e0       	ldi	r24, 0x08	; 8
     208:	65 e3       	ldi	r22, 0x35	; 53
     20a:	0e 94 cc 02 	call	0x598	; 0x598 <CAN_write>
	CAN_load_tx(messg, 0); //load transmit buffer from channel 0
     20e:	89 81       	ldd	r24, Y+1	; 0x01
     210:	9a 81       	ldd	r25, Y+2	; 0x02
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <CAN_load_tx>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	0e 94 2a 03 	call	0x654	; 0x654 <CAN_rts>

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     21e:	1e 82       	std	Y+6, r1	; 0x06
     220:	1d 82       	std	Y+5, r1	; 0x05
     222:	0d c0       	rjmp	.+26     	; 0x23e <CAN_send+0xcc>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
     224:	0e 94 4e 03 	call	0x69c	; 0x69c <CAN_read_status>
     228:	88 2f       	mov	r24, r24
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	84 70       	andi	r24, 0x04	; 4
     22e:	90 70       	andi	r25, 0x00	; 0
     230:	00 97       	sbiw	r24, 0x00	; 0
     232:	59 f0       	breq	.+22     	; 0x24a <CAN_send+0xd8>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     234:	8d 81       	ldd	r24, Y+5	; 0x05
     236:	9e 81       	ldd	r25, Y+6	; 0x06
     238:	01 96       	adiw	r24, 0x01	; 1
     23a:	9e 83       	std	Y+6, r25	; 0x06
     23c:	8d 83       	std	Y+5, r24	; 0x05
     23e:	8d 81       	ldd	r24, Y+5	; 0x05
     240:	9e 81       	ldd	r25, Y+6	; 0x06
     242:	2f ef       	ldi	r18, 0xFF	; 255
     244:	8f 3f       	cpi	r24, 0xFF	; 255
     246:	92 07       	cpc	r25, r18
     248:	69 f7       	brne	.-38     	; 0x224 <CAN_send+0xb2>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
	}
	sei(); // enable interrupts again
     24a:	78 94       	sei
	if(i == 0xffff) return -1;
     24c:	8d 81       	ldd	r24, Y+5	; 0x05
     24e:	9e 81       	ldd	r25, Y+6	; 0x06
     250:	2f ef       	ldi	r18, 0xFF	; 255
     252:	8f 3f       	cpi	r24, 0xFF	; 255
     254:	92 07       	cpc	r25, r18
     256:	29 f4       	brne	.+10     	; 0x262 <CAN_send+0xf0>
     258:	8f ef       	ldi	r24, 0xFF	; 255
     25a:	9f ef       	ldi	r25, 0xFF	; 255
     25c:	9e 87       	std	Y+14, r25	; 0x0e
     25e:	8d 87       	std	Y+13, r24	; 0x0d
     260:	02 c0       	rjmp	.+4      	; 0x266 <CAN_send+0xf4>
			if(i == 0xffff) return -1;
		}

		if(str[i] == '\0') break;
*/
	return 0;
     262:	1e 86       	std	Y+14, r1	; 0x0e
     264:	1d 86       	std	Y+13, r1	; 0x0d
     266:	8d 85       	ldd	r24, Y+13	; 0x0d
     268:	9e 85       	ldd	r25, Y+14	; 0x0e
}
     26a:	2e 96       	adiw	r28, 0x0e	; 14
     26c:	0f b6       	in	r0, 0x3f	; 63
     26e:	f8 94       	cli
     270:	de bf       	out	0x3e, r29	; 62
     272:	0f be       	out	0x3f, r0	; 63
     274:	cd bf       	out	0x3d, r28	; 61
     276:	cf 91       	pop	r28
     278:	df 91       	pop	r29
     27a:	08 95       	ret

0000027c <CAN_receive>:

// Recieve string from CAN recieve buffer
int CAN_receive(CAN_message* msg, int rx){
     27c:	df 93       	push	r29
     27e:	cf 93       	push	r28
     280:	00 d0       	rcall	.+0      	; 0x282 <CAN_receive+0x6>
     282:	00 d0       	rcall	.+0      	; 0x284 <CAN_receive+0x8>
     284:	cd b7       	in	r28, 0x3d	; 61
     286:	de b7       	in	r29, 0x3e	; 62
     288:	9a 83       	std	Y+2, r25	; 0x02
     28a:	89 83       	std	Y+1, r24	; 0x01
     28c:	7c 83       	std	Y+4, r23	; 0x04
     28e:	6b 83       	std	Y+3, r22	; 0x03
	//FILHIT to check message type
	
	while((CAN_read_status() & MASK_CANINTF_RX0IF+2*rx) == 0); // loop until data received
     290:	0e 94 4e 03 	call	0x69c	; 0x69c <CAN_read_status>
     294:	28 2f       	mov	r18, r24
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	8b 81       	ldd	r24, Y+3	; 0x03
     29a:	9c 81       	ldd	r25, Y+4	; 0x04
     29c:	88 0f       	add	r24, r24
     29e:	99 1f       	adc	r25, r25
     2a0:	01 96       	adiw	r24, 0x01	; 1
     2a2:	82 23       	and	r24, r18
     2a4:	93 23       	and	r25, r19
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	99 f3       	breq	.-26     	; 0x290 <CAN_receive+0x14>
	CAN_read_rx(msg, rx);
     2aa:	2b 81       	ldd	r18, Y+3	; 0x03
     2ac:	89 81       	ldd	r24, Y+1	; 0x01
     2ae:	9a 81       	ldd	r25, Y+2	; 0x02
     2b0:	62 2f       	mov	r22, r18
     2b2:	0e 94 81 02 	call	0x502	; 0x502 <CAN_read_rx>

	msg->id = 0x1F; //only id allowed
     2b6:	e9 81       	ldd	r30, Y+1	; 0x01
     2b8:	fa 81       	ldd	r31, Y+2	; 0x02
     2ba:	8f e1       	ldi	r24, 0x1F	; 31
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	91 83       	std	Z+1, r25	; 0x01
     2c0:	80 83       	st	Z, r24
	
	return 0;
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	90 e0       	ldi	r25, 0x00	; 0

}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	0f 90       	pop	r0
     2cc:	0f 90       	pop	r0
     2ce:	cf 91       	pop	r28
     2d0:	df 91       	pop	r29
     2d2:	08 95       	ret

000002d4 <CAN_init_interrupt>:





void CAN_init_interrupt(){
     2d4:	df 93       	push	r29
     2d6:	cf 93       	push	r28
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
	//interrupt init
	DDRE = DDRE & 	0b11101111;
     2dc:	a2 e2       	ldi	r26, 0x22	; 34
     2de:	b0 e0       	ldi	r27, 0x00	; 0
     2e0:	e2 e2       	ldi	r30, 0x22	; 34
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	8f 7e       	andi	r24, 0xEF	; 239
     2e8:	8c 93       	st	X, r24
	PORTE = PORTE | 0b00010000;
     2ea:	a3 e2       	ldi	r26, 0x23	; 35
     2ec:	b0 e0       	ldi	r27, 0x00	; 0
     2ee:	e3 e2       	ldi	r30, 0x23	; 35
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	80 61       	ori	r24, 0x10	; 16
     2f6:	8c 93       	st	X, r24
	EICRB = 0;// | (0<<ISC41) | (0<<ISC40); ////////////////fix: ikke or med 0
     2f8:	ea e5       	ldi	r30, 0x5A	; 90
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	10 82       	st	Z, r1
	EIMSK = EIMSK | (1<<INT4);
     2fe:	a9 e5       	ldi	r26, 0x59	; 89
     300:	b0 e0       	ldi	r27, 0x00	; 0
     302:	e9 e5       	ldi	r30, 0x59	; 89
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	80 61       	ori	r24, 0x10	; 16
     30a:	8c 93       	st	X, r24
	sei();
     30c:	78 94       	sei
}
     30e:	cf 91       	pop	r28
     310:	df 91       	pop	r29
     312:	08 95       	ret

00000314 <sig_interrupt4>:


void sig_interrupt4() {
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	df 93       	push	r29
     31a:	cf 93       	push	r28
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2f 97       	sbiw	r28, 0x0f	; 15
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
char str[8];//////


	CAN_message received;
	received.data = "\0\0\0\0\0\0\0\0";
     32c:	8a e0       	ldi	r24, 0x0A	; 10
     32e:	91 e0       	ldi	r25, 0x01	; 1
     330:	9d 87       	std	Y+13, r25	; 0x0d
     332:	8c 87       	std	Y+12, r24	; 0x0c

    CAN_receive(&received, 0);
     334:	ce 01       	movw	r24, r28
     336:	09 96       	adiw	r24, 0x09	; 9
     338:	60 e0       	ldi	r22, 0x00	; 0
     33a:	70 e0       	ldi	r23, 0x00	; 0
     33c:	0e 94 3e 01 	call	0x27c	; 0x27c <CAN_receive>

//	CAN_send(received.data, 0x1F);

	if (received.data[0] == (int)15) { //receive packet starting with 15 (our group number)
     340:	ec 85       	ldd	r30, Y+12	; 0x0c
     342:	fd 85       	ldd	r31, Y+13	; 0x0d
     344:	80 81       	ld	r24, Z
     346:	8f 30       	cpi	r24, 0x0F	; 15
     348:	09 f0       	breq	.+2      	; 0x34c <sig_interrupt4+0x38>
     34a:	80 c0       	rjmp	.+256    	; 0x44c <sig_interrupt4+0x138>
	
		switch (received.data[1]) {
     34c:	8c 85       	ldd	r24, Y+12	; 0x0c
     34e:	9d 85       	ldd	r25, Y+13	; 0x0d
     350:	fc 01       	movw	r30, r24
     352:	31 96       	adiw	r30, 0x01	; 1
     354:	80 81       	ld	r24, Z
     356:	28 2f       	mov	r18, r24
     358:	30 e0       	ldi	r19, 0x00	; 0
     35a:	3f 87       	std	Y+15, r19	; 0x0f
     35c:	2e 87       	std	Y+14, r18	; 0x0e
     35e:	8e 85       	ldd	r24, Y+14	; 0x0e
     360:	9f 85       	ldd	r25, Y+15	; 0x0f
     362:	82 36       	cpi	r24, 0x62	; 98
     364:	91 05       	cpc	r25, r1
     366:	09 f4       	brne	.+2      	; 0x36a <sig_interrupt4+0x56>
     368:	4b c0       	rjmp	.+150    	; 0x400 <sig_interrupt4+0xec>
     36a:	2e 85       	ldd	r18, Y+14	; 0x0e
     36c:	3f 85       	ldd	r19, Y+15	; 0x0f
     36e:	23 36       	cpi	r18, 0x63	; 99
     370:	31 05       	cpc	r19, r1
     372:	34 f4       	brge	.+12     	; 0x380 <sig_interrupt4+0x6c>
     374:	8e 85       	ldd	r24, Y+14	; 0x0e
     376:	9f 85       	ldd	r25, Y+15	; 0x0f
     378:	81 36       	cpi	r24, 0x61	; 97
     37a:	91 05       	cpc	r25, r1
     37c:	e1 f0       	breq	.+56     	; 0x3b6 <sig_interrupt4+0xa2>
     37e:	66 c0       	rjmp	.+204    	; 0x44c <sig_interrupt4+0x138>
     380:	2e 85       	ldd	r18, Y+14	; 0x0e
     382:	3f 85       	ldd	r19, Y+15	; 0x0f
     384:	28 37       	cpi	r18, 0x78	; 120
     386:	31 05       	cpc	r19, r1
     388:	31 f0       	breq	.+12     	; 0x396 <sig_interrupt4+0x82>
     38a:	8e 85       	ldd	r24, Y+14	; 0x0e
     38c:	9f 85       	ldd	r25, Y+15	; 0x0f
     38e:	89 37       	cpi	r24, 0x79	; 121
     390:	91 05       	cpc	r25, r1
     392:	49 f0       	breq	.+18     	; 0x3a6 <sig_interrupt4+0x92>
     394:	5b c0       	rjmp	.+182    	; 0x44c <sig_interrupt4+0x138>
			case 'x': //receive joystic x-axis data
				set_position((int8_t) received.data[2]);
     396:	8c 85       	ldd	r24, Y+12	; 0x0c
     398:	9d 85       	ldd	r25, Y+13	; 0x0d
     39a:	fc 01       	movw	r30, r24
     39c:	32 96       	adiw	r30, 0x02	; 2
     39e:	80 81       	ld	r24, Z
     3a0:	0e 94 dd 04 	call	0x9ba	; 0x9ba <set_position>
     3a4:	53 c0       	rjmp	.+166    	; 0x44c <sig_interrupt4+0x138>
				break;
			case 'y': //receive joystic y-axis data
				motor_set_reference((int8_t) received.data[2]);
     3a6:	8c 85       	ldd	r24, Y+12	; 0x0c
     3a8:	9d 85       	ldd	r25, Y+13	; 0x0d
     3aa:	fc 01       	movw	r30, r24
     3ac:	32 96       	adiw	r30, 0x02	; 2
     3ae:	80 81       	ld	r24, Z
     3b0:	0e 94 06 07 	call	0xe0c	; 0xe0c <motor_set_reference>
     3b4:	4b c0       	rjmp	.+150    	; 0x44c <sig_interrupt4+0x138>
				break;
			case 'a': //read score
				sprintf(received.data, "%d", get_score());
     3b6:	0c 85       	ldd	r16, Y+12	; 0x0c
     3b8:	1d 85       	ldd	r17, Y+13	; 0x0d
     3ba:	0e 94 0a 05 	call	0xa14	; 0xa14 <get_score>
     3be:	9c 01       	movw	r18, r24
     3c0:	00 d0       	rcall	.+0      	; 0x3c2 <sig_interrupt4+0xae>
     3c2:	00 d0       	rcall	.+0      	; 0x3c4 <sig_interrupt4+0xb0>
     3c4:	00 d0       	rcall	.+0      	; 0x3c6 <sig_interrupt4+0xb2>
     3c6:	ed b7       	in	r30, 0x3d	; 61
     3c8:	fe b7       	in	r31, 0x3e	; 62
     3ca:	31 96       	adiw	r30, 0x01	; 1
     3cc:	11 83       	std	Z+1, r17	; 0x01
     3ce:	00 83       	st	Z, r16
     3d0:	83 e1       	ldi	r24, 0x13	; 19
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	93 83       	std	Z+3, r25	; 0x03
     3d6:	82 83       	std	Z+2, r24	; 0x02
     3d8:	35 83       	std	Z+5, r19	; 0x05
     3da:	24 83       	std	Z+4, r18	; 0x04
     3dc:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <sprintf>
     3e0:	2d b7       	in	r18, 0x3d	; 61
     3e2:	3e b7       	in	r19, 0x3e	; 62
     3e4:	2a 5f       	subi	r18, 0xFA	; 250
     3e6:	3f 4f       	sbci	r19, 0xFF	; 255
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	f8 94       	cli
     3ec:	3e bf       	out	0x3e, r19	; 62
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	2d bf       	out	0x3d, r18	; 61
				CAN_send(received.data, 0x1F);
     3f2:	8c 85       	ldd	r24, Y+12	; 0x0c
     3f4:	9d 85       	ldd	r25, Y+13	; 0x0d
     3f6:	6f e1       	ldi	r22, 0x1F	; 31
     3f8:	70 e0       	ldi	r23, 0x00	; 0
     3fa:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>
     3fe:	26 c0       	rjmp	.+76     	; 0x44c <sig_interrupt4+0x138>
				break;
			case 'b': //joystick button pressed
				
				sprintf(str, "%d", (int)motor_get_position());
     400:	0e 94 96 06 	call	0xd2c	; 0xd2c <motor_get_position>
     404:	28 2f       	mov	r18, r24
     406:	33 27       	eor	r19, r19
     408:	27 fd       	sbrc	r18, 7
     40a:	30 95       	com	r19
     40c:	00 d0       	rcall	.+0      	; 0x40e <sig_interrupt4+0xfa>
     40e:	00 d0       	rcall	.+0      	; 0x410 <sig_interrupt4+0xfc>
     410:	00 d0       	rcall	.+0      	; 0x412 <sig_interrupt4+0xfe>
     412:	ed b7       	in	r30, 0x3d	; 61
     414:	fe b7       	in	r31, 0x3e	; 62
     416:	31 96       	adiw	r30, 0x01	; 1
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	91 83       	std	Z+1, r25	; 0x01
     41e:	80 83       	st	Z, r24
     420:	83 e1       	ldi	r24, 0x13	; 19
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	93 83       	std	Z+3, r25	; 0x03
     426:	82 83       	std	Z+2, r24	; 0x02
     428:	35 83       	std	Z+5, r19	; 0x05
     42a:	24 83       	std	Z+4, r18	; 0x04
     42c:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <sprintf>
     430:	8d b7       	in	r24, 0x3d	; 61
     432:	9e b7       	in	r25, 0x3e	; 62
     434:	06 96       	adiw	r24, 0x06	; 6
     436:	0f b6       	in	r0, 0x3f	; 63
     438:	f8 94       	cli
     43a:	9e bf       	out	0x3e, r25	; 62
     43c:	0f be       	out	0x3f, r0	; 63
     43e:	8d bf       	out	0x3d, r24	; 61
				CAN_send(str, 0);
     440:	ce 01       	movw	r24, r28
     442:	01 96       	adiw	r24, 0x01	; 1
     444:	60 e0       	ldi	r22, 0x00	; 0
     446:	70 e0       	ldi	r23, 0x00	; 0
     448:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>
		}
	
	}


}
     44c:	2f 96       	adiw	r28, 0x0f	; 15
     44e:	0f b6       	in	r0, 0x3f	; 63
     450:	f8 94       	cli
     452:	de bf       	out	0x3e, r29	; 62
     454:	0f be       	out	0x3f, r0	; 63
     456:	cd bf       	out	0x3d, r28	; 61
     458:	cf 91       	pop	r28
     45a:	df 91       	pop	r29
     45c:	1f 91       	pop	r17
     45e:	0f 91       	pop	r16
     460:	08 95       	ret

00000462 <CAN_reset>:
#include "mcp2515.h"
#include "spi.h"

// Reset the CAN chip
void CAN_reset(void){
     462:	df 93       	push	r29
     464:	cf 93       	push	r28
     466:	cd b7       	in	r28, 0x3d	; 61
     468:	de b7       	in	r29, 0x3e	; 62
	SPI_SelectSlave(SPI_CAN);
     46a:	83 e7       	ldi	r24, 0x73	; 115
     46c:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>
	SPI_MasterTransmit(INS_RESET);
     470:	80 ec       	ldi	r24, 0xC0	; 192
     472:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_NoSlave();
     476:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
}
     47a:	cf 91       	pop	r28
     47c:	df 91       	pop	r29
     47e:	08 95       	ret

00000480 <CAN_read>:

// Read
void CAN_read(char* data, uint8_t address , int data_count){
     480:	0f 93       	push	r16
     482:	1f 93       	push	r17
     484:	df 93       	push	r29
     486:	cf 93       	push	r28
     488:	cd b7       	in	r28, 0x3d	; 61
     48a:	de b7       	in	r29, 0x3e	; 62
     48c:	27 97       	sbiw	r28, 0x07	; 7
     48e:	0f b6       	in	r0, 0x3f	; 63
     490:	f8 94       	cli
     492:	de bf       	out	0x3e, r29	; 62
     494:	0f be       	out	0x3f, r0	; 63
     496:	cd bf       	out	0x3d, r28	; 61
     498:	9c 83       	std	Y+4, r25	; 0x04
     49a:	8b 83       	std	Y+3, r24	; 0x03
     49c:	6d 83       	std	Y+5, r22	; 0x05
     49e:	5f 83       	std	Y+7, r21	; 0x07
     4a0:	4e 83       	std	Y+6, r20	; 0x06
	int i;
	SPI_SelectSlave(SPI_CAN);	
     4a2:	83 e7       	ldi	r24, 0x73	; 115
     4a4:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ);
     4a8:	83 e0       	ldi	r24, 0x03	; 3
     4aa:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     4ae:	8d 81       	ldd	r24, Y+5	; 0x05
     4b0:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	for(i = 0; i < data_count; i++){
     4b4:	1a 82       	std	Y+2, r1	; 0x02
     4b6:	19 82       	std	Y+1, r1	; 0x01
     4b8:	10 c0       	rjmp	.+32     	; 0x4da <CAN_read+0x5a>
		data[i] = SPI_MasterReceive();
     4ba:	29 81       	ldd	r18, Y+1	; 0x01
     4bc:	3a 81       	ldd	r19, Y+2	; 0x02
     4be:	8b 81       	ldd	r24, Y+3	; 0x03
     4c0:	9c 81       	ldd	r25, Y+4	; 0x04
     4c2:	8c 01       	movw	r16, r24
     4c4:	02 0f       	add	r16, r18
     4c6:	13 1f       	adc	r17, r19
     4c8:	0e 94 bc 03 	call	0x778	; 0x778 <SPI_MasterReceive>
     4cc:	f8 01       	movw	r30, r16
     4ce:	80 83       	st	Z, r24
	int i;
	SPI_SelectSlave(SPI_CAN);	

	SPI_MasterTransmit(INS_READ);
	SPI_MasterTransmit((char)address);
	for(i = 0; i < data_count; i++){
     4d0:	89 81       	ldd	r24, Y+1	; 0x01
     4d2:	9a 81       	ldd	r25, Y+2	; 0x02
     4d4:	01 96       	adiw	r24, 0x01	; 1
     4d6:	9a 83       	std	Y+2, r25	; 0x02
     4d8:	89 83       	std	Y+1, r24	; 0x01
     4da:	29 81       	ldd	r18, Y+1	; 0x01
     4dc:	3a 81       	ldd	r19, Y+2	; 0x02
     4de:	8e 81       	ldd	r24, Y+6	; 0x06
     4e0:	9f 81       	ldd	r25, Y+7	; 0x07
     4e2:	28 17       	cp	r18, r24
     4e4:	39 07       	cpc	r19, r25
     4e6:	4c f3       	brlt	.-46     	; 0x4ba <CAN_read+0x3a>
		data[i] = SPI_MasterReceive();
	}

	SPI_NoSlave();
     4e8:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>

}
     4ec:	27 96       	adiw	r28, 0x07	; 7
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	f8 94       	cli
     4f2:	de bf       	out	0x3e, r29	; 62
     4f4:	0f be       	out	0x3f, r0	; 63
     4f6:	cd bf       	out	0x3d, r28	; 61
     4f8:	cf 91       	pop	r28
     4fa:	df 91       	pop	r29
     4fc:	1f 91       	pop	r17
     4fe:	0f 91       	pop	r16
     500:	08 95       	ret

00000502 <CAN_read_rx>:

void CAN_read_rx(CAN_message* msg, uint8_t rx){
     502:	0f 93       	push	r16
     504:	1f 93       	push	r17
     506:	df 93       	push	r29
     508:	cf 93       	push	r28
     50a:	00 d0       	rcall	.+0      	; 0x50c <CAN_read_rx+0xa>
     50c:	00 d0       	rcall	.+0      	; 0x50e <CAN_read_rx+0xc>
     50e:	0f 92       	push	r0
     510:	cd b7       	in	r28, 0x3d	; 61
     512:	de b7       	in	r29, 0x3e	; 62
     514:	9c 83       	std	Y+4, r25	; 0x04
     516:	8b 83       	std	Y+3, r24	; 0x03
     518:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (rx>1)
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	82 30       	cpi	r24, 0x02	; 2
     51e:	90 f5       	brcc	.+100    	; 0x584 <CAN_read_rx+0x82>
		return;
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
     520:	8d 81       	ldd	r24, Y+5	; 0x05
     522:	88 23       	and	r24, r24
     524:	19 f4       	brne	.+6      	; 0x52c <CAN_read_rx+0x2a>
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	8d 83       	std	Y+5, r24	; 0x05
     52a:	05 c0       	rjmp	.+10     	; 0x536 <CAN_read_rx+0x34>
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
     52c:	8d 81       	ldd	r24, Y+5	; 0x05
     52e:	81 30       	cpi	r24, 0x01	; 1
     530:	11 f4       	brne	.+4      	; 0x536 <CAN_read_rx+0x34>
     532:	83 e0       	ldi	r24, 0x03	; 3
     534:	8d 83       	std	Y+5, r24	; 0x05
	
	SPI_SelectSlave(SPI_CAN);	
     536:	83 e7       	ldi	r24, 0x73	; 115
     538:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
     53c:	8d 81       	ldd	r24, Y+5	; 0x05
     53e:	88 2f       	mov	r24, r24
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	88 0f       	add	r24, r24
     544:	99 1f       	adc	r25, r25
     546:	80 69       	ori	r24, 0x90	; 144
     548:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	for (i = 0; i < 8; i++){
     54c:	1a 82       	std	Y+2, r1	; 0x02
     54e:	19 82       	std	Y+1, r1	; 0x01
     550:	12 c0       	rjmp	.+36     	; 0x576 <CAN_read_rx+0x74>
		msg->data[i] = SPI_MasterReceive();
     552:	eb 81       	ldd	r30, Y+3	; 0x03
     554:	fc 81       	ldd	r31, Y+4	; 0x04
     556:	23 81       	ldd	r18, Z+3	; 0x03
     558:	34 81       	ldd	r19, Z+4	; 0x04
     55a:	89 81       	ldd	r24, Y+1	; 0x01
     55c:	9a 81       	ldd	r25, Y+2	; 0x02
     55e:	89 01       	movw	r16, r18
     560:	08 0f       	add	r16, r24
     562:	19 1f       	adc	r17, r25
     564:	0e 94 bc 03 	call	0x778	; 0x778 <SPI_MasterReceive>
     568:	f8 01       	movw	r30, r16
     56a:	80 83       	st	Z, r24
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
	
	SPI_SelectSlave(SPI_CAN);	
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
	for (i = 0; i < 8; i++){
     56c:	89 81       	ldd	r24, Y+1	; 0x01
     56e:	9a 81       	ldd	r25, Y+2	; 0x02
     570:	01 96       	adiw	r24, 0x01	; 1
     572:	9a 83       	std	Y+2, r25	; 0x02
     574:	89 83       	std	Y+1, r24	; 0x01
     576:	89 81       	ldd	r24, Y+1	; 0x01
     578:	9a 81       	ldd	r25, Y+2	; 0x02
     57a:	88 30       	cpi	r24, 0x08	; 8
     57c:	91 05       	cpc	r25, r1
     57e:	4c f3       	brlt	.-46     	; 0x552 <CAN_read_rx+0x50>
		msg->data[i] = SPI_MasterReceive();
	}
	
	SPI_NoSlave();
     580:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
}
     584:	0f 90       	pop	r0
     586:	0f 90       	pop	r0
     588:	0f 90       	pop	r0
     58a:	0f 90       	pop	r0
     58c:	0f 90       	pop	r0
     58e:	cf 91       	pop	r28
     590:	df 91       	pop	r29
     592:	1f 91       	pop	r17
     594:	0f 91       	pop	r16
     596:	08 95       	ret

00000598 <CAN_write>:

void CAN_write(char data, uint8_t address){
     598:	df 93       	push	r29
     59a:	cf 93       	push	r28
     59c:	00 d0       	rcall	.+0      	; 0x59e <CAN_write+0x6>
     59e:	00 d0       	rcall	.+0      	; 0x5a0 <CAN_write+0x8>
     5a0:	cd b7       	in	r28, 0x3d	; 61
     5a2:	de b7       	in	r29, 0x3e	; 62
     5a4:	8b 83       	std	Y+3, r24	; 0x03
     5a6:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	SPI_SelectSlave(SPI_CAN);	
     5a8:	83 e7       	ldi	r24, 0x73	; 115
     5aa:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>

	SPI_MasterTransmit(INS_WRITE);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     5b4:	8c 81       	ldd	r24, Y+4	; 0x04
     5b6:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
		SPI_MasterTransmit(data);
     5ba:	8b 81       	ldd	r24, Y+3	; 0x03
     5bc:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>

	SPI_NoSlave();
     5c0:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>

}
     5c4:	0f 90       	pop	r0
     5c6:	0f 90       	pop	r0
     5c8:	0f 90       	pop	r0
     5ca:	0f 90       	pop	r0
     5cc:	cf 91       	pop	r28
     5ce:	df 91       	pop	r29
     5d0:	08 95       	ret

000005d2 <CAN_load_tx>:
//tx = "modul" (3 output "kanaler")
void CAN_load_tx(char* msg, uint8_t tx){
     5d2:	df 93       	push	r29
     5d4:	cf 93       	push	r28
     5d6:	00 d0       	rcall	.+0      	; 0x5d8 <CAN_load_tx+0x6>
     5d8:	00 d0       	rcall	.+0      	; 0x5da <CAN_load_tx+0x8>
     5da:	0f 92       	push	r0
     5dc:	cd b7       	in	r28, 0x3d	; 61
     5de:	de b7       	in	r29, 0x3e	; 62
     5e0:	9c 83       	std	Y+4, r25	; 0x04
     5e2:	8b 83       	std	Y+3, r24	; 0x03
     5e4:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (tx>2)
     5e6:	8d 81       	ldd	r24, Y+5	; 0x05
     5e8:	83 30       	cpi	r24, 0x03	; 3
     5ea:	60 f5       	brcc	.+88     	; 0x644 <CAN_load_tx+0x72>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
     5ec:	8d 81       	ldd	r24, Y+5	; 0x05
     5ee:	88 2f       	mov	r24, r24
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	01 96       	adiw	r24, 0x01	; 1
     5f4:	88 0f       	add	r24, r24
     5f6:	99 1f       	adc	r25, r25
     5f8:	81 50       	subi	r24, 0x01	; 1
     5fa:	8d 83       	std	Y+5, r24	; 0x05
	SPI_SelectSlave(SPI_CAN);
     5fc:	83 e7       	ldi	r24, 0x73	; 115
     5fe:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
     602:	8d 81       	ldd	r24, Y+5	; 0x05
     604:	80 64       	ori	r24, 0x40	; 64
     606:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	for(i = 0; i < 8; i++){
     60a:	1a 82       	std	Y+2, r1	; 0x02
     60c:	19 82       	std	Y+1, r1	; 0x01
     60e:	0f c0       	rjmp	.+30     	; 0x62e <CAN_load_tx+0x5c>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
     610:	29 81       	ldd	r18, Y+1	; 0x01
     612:	3a 81       	ldd	r19, Y+2	; 0x02
     614:	8b 81       	ldd	r24, Y+3	; 0x03
     616:	9c 81       	ldd	r25, Y+4	; 0x04
     618:	fc 01       	movw	r30, r24
     61a:	e2 0f       	add	r30, r18
     61c:	f3 1f       	adc	r31, r19
     61e:	80 81       	ld	r24, Z
     620:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
	SPI_SelectSlave(SPI_CAN);
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
	for(i = 0; i < 8; i++){
     624:	89 81       	ldd	r24, Y+1	; 0x01
     626:	9a 81       	ldd	r25, Y+2	; 0x02
     628:	01 96       	adiw	r24, 0x01	; 1
     62a:	9a 83       	std	Y+2, r25	; 0x02
     62c:	89 83       	std	Y+1, r24	; 0x01
     62e:	89 81       	ldd	r24, Y+1	; 0x01
     630:	9a 81       	ldd	r25, Y+2	; 0x02
     632:	88 30       	cpi	r24, 0x08	; 8
     634:	91 05       	cpc	r25, r1
     636:	64 f3       	brlt	.-40     	; 0x610 <CAN_load_tx+0x3e>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
	}

	SPI_NoSlave();
     638:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
	printf("\n");
     63c:	8a e0       	ldi	r24, 0x0A	; 10
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <putchar>
}
     644:	0f 90       	pop	r0
     646:	0f 90       	pop	r0
     648:	0f 90       	pop	r0
     64a:	0f 90       	pop	r0
     64c:	0f 90       	pop	r0
     64e:	cf 91       	pop	r28
     650:	df 91       	pop	r29
     652:	08 95       	ret

00000654 <CAN_rts>:

void CAN_rts(uint8_t tx){
     654:	df 93       	push	r29
     656:	cf 93       	push	r28
     658:	0f 92       	push	r0
     65a:	cd b7       	in	r28, 0x3d	; 61
     65c:	de b7       	in	r29, 0x3e	; 62
     65e:	89 83       	std	Y+1, r24	; 0x01
	if (tx == 0) tx = 1;
     660:	89 81       	ldd	r24, Y+1	; 0x01
     662:	88 23       	and	r24, r24
     664:	19 f4       	brne	.+6      	; 0x66c <CAN_rts+0x18>
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	89 83       	std	Y+1, r24	; 0x01
     66a:	0b c0       	rjmp	.+22     	; 0x682 <CAN_rts+0x2e>
	else if (tx == 1) tx = 2;
     66c:	89 81       	ldd	r24, Y+1	; 0x01
     66e:	81 30       	cpi	r24, 0x01	; 1
     670:	19 f4       	brne	.+6      	; 0x678 <CAN_rts+0x24>
     672:	82 e0       	ldi	r24, 0x02	; 2
     674:	89 83       	std	Y+1, r24	; 0x01
     676:	05 c0       	rjmp	.+10     	; 0x682 <CAN_rts+0x2e>
	else if (tx == 2) tx = 4;
     678:	89 81       	ldd	r24, Y+1	; 0x01
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	59 f4       	brne	.+22     	; 0x694 <CAN_rts+0x40>
     67e:	84 e0       	ldi	r24, 0x04	; 4
     680:	89 83       	std	Y+1, r24	; 0x01
	else return;
	
	SPI_SelectSlave(SPI_CAN);
     682:	83 e7       	ldi	r24, 0x73	; 115
     684:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>
	//printf("Rts: 0x%x\n", (INS_RTS | tx));
	SPI_MasterTransmit(INS_RTS | tx);
     688:	89 81       	ldd	r24, Y+1	; 0x01
     68a:	80 68       	ori	r24, 0x80	; 128
     68c:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>

	SPI_NoSlave();
     690:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
}
     694:	0f 90       	pop	r0
     696:	cf 91       	pop	r28
     698:	df 91       	pop	r29
     69a:	08 95       	ret

0000069c <CAN_read_status>:

uint8_t CAN_read_status(void){
     69c:	df 93       	push	r29
     69e:	cf 93       	push	r28
     6a0:	0f 92       	push	r0
     6a2:	cd b7       	in	r28, 0x3d	; 61
     6a4:	de b7       	in	r29, 0x3e	; 62
	char status;
	SPI_SelectSlave(SPI_CAN);
     6a6:	83 e7       	ldi	r24, 0x73	; 115
     6a8:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ_STATUS);
     6ac:	80 ea       	ldi	r24, 0xA0	; 160
     6ae:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     6b2:	0e 94 bc 03 	call	0x778	; 0x778 <SPI_MasterReceive>
     6b6:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     6b8:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
	
	return (uint8_t) status;
     6bc:	89 81       	ldd	r24, Y+1	; 0x01

}
     6be:	0f 90       	pop	r0
     6c0:	cf 91       	pop	r28
     6c2:	df 91       	pop	r29
     6c4:	08 95       	ret

000006c6 <CAN_rx_status>:

uint8_t CAN_rx_status(void){
     6c6:	df 93       	push	r29
     6c8:	cf 93       	push	r28
     6ca:	0f 92       	push	r0
     6cc:	cd b7       	in	r28, 0x3d	; 61
     6ce:	de b7       	in	r29, 0x3e	; 62

	char status;
	SPI_SelectSlave(SPI_CAN);
     6d0:	83 e7       	ldi	r24, 0x73	; 115
     6d2:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>

	SPI_MasterTransmit(INS_RX_STATUS);
     6d6:	80 eb       	ldi	r24, 0xB0	; 176
     6d8:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     6dc:	0e 94 bc 03 	call	0x778	; 0x778 <SPI_MasterReceive>
     6e0:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     6e2:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
	
	return (uint8_t) status;
     6e6:	89 81       	ldd	r24, Y+1	; 0x01

}
     6e8:	0f 90       	pop	r0
     6ea:	cf 91       	pop	r28
     6ec:	df 91       	pop	r29
     6ee:	08 95       	ret

000006f0 <CAN_bit_modify>:

void CAN_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     6f0:	df 93       	push	r29
     6f2:	cf 93       	push	r28
     6f4:	00 d0       	rcall	.+0      	; 0x6f6 <CAN_bit_modify+0x6>
     6f6:	0f 92       	push	r0
     6f8:	cd b7       	in	r28, 0x3d	; 61
     6fa:	de b7       	in	r29, 0x3e	; 62
     6fc:	89 83       	std	Y+1, r24	; 0x01
     6fe:	6a 83       	std	Y+2, r22	; 0x02
     700:	4b 83       	std	Y+3, r20	; 0x03
	SPI_SelectSlave(SPI_CAN);
     702:	83 e7       	ldi	r24, 0x73	; 115
     704:	0e 94 ce 03 	call	0x79c	; 0x79c <SPI_SelectSlave>


	SPI_MasterTransmit((char)INS_BIT_MODIFY);	
     708:	85 e0       	ldi	r24, 0x05	; 5
     70a:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     70e:	89 81       	ldd	r24, Y+1	; 0x01
     710:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)mask);
     714:	8a 81       	ldd	r24, Y+2	; 0x02
     716:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)data);
     71a:	8b 81       	ldd	r24, Y+3	; 0x03
     71c:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>

	SPI_NoSlave();
     720:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
}
     724:	0f 90       	pop	r0
     726:	0f 90       	pop	r0
     728:	0f 90       	pop	r0
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <SPI_MasterInit>:
#include <avr/interrupt.h>
#include "spi.h"

// Initialize the SPI Master interface
void SPI_MasterInit(void)
{
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
	/* Set MISO input, other pins output */
	DDRB = (0b11110111);;
     738:	e7 e3       	ldi	r30, 0x37	; 55
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	87 ef       	ldi	r24, 0xF7	; 247
     73e:	80 83       	st	Z, r24
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     740:	ed e2       	ldi	r30, 0x2D	; 45
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	81 e5       	ldi	r24, 0x51	; 81
     746:	80 83       	st	Z, r24
	SPI_NoSlave();
     748:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
}
     74c:	cf 91       	pop	r28
     74e:	df 91       	pop	r29
     750:	08 95       	ret

00000752 <SPI_MasterTransmit>:

// Transmit char over SPI
void SPI_MasterTransmit(char cData)
{
     752:	df 93       	push	r29
     754:	cf 93       	push	r28
     756:	0f 92       	push	r0
     758:	cd b7       	in	r28, 0x3d	; 61
     75a:	de b7       	in	r29, 0x3e	; 62
     75c:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = cData;
     75e:	ef e2       	ldi	r30, 0x2F	; 47
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	89 81       	ldd	r24, Y+1	; 0x01
     764:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     766:	ee e2       	ldi	r30, 0x2E	; 46
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	88 23       	and	r24, r24
     76e:	dc f7       	brge	.-10     	; 0x766 <SPI_MasterTransmit+0x14>
}
     770:	0f 90       	pop	r0
     772:	cf 91       	pop	r28
     774:	df 91       	pop	r29
     776:	08 95       	ret

00000778 <SPI_MasterReceive>:

// Recieve char over SPI
char SPI_MasterReceive(void)
{
     778:	df 93       	push	r29
     77a:	cf 93       	push	r28
     77c:	cd b7       	in	r28, 0x3d	; 61
     77e:	de b7       	in	r29, 0x3e	; 62
	//send dummy char, to shift the SPDR
	SPI_MasterTransmit('@');
     780:	80 e4       	ldi	r24, 0x40	; 64
     782:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	while(!(SPSR & (1<<SPIF)));
     786:	ee e2       	ldi	r30, 0x2E	; 46
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	88 23       	and	r24, r24
     78e:	dc f7       	brge	.-10     	; 0x786 <SPI_MasterReceive+0xe>
	
	

	/* Return data register */
	return SPDR;
     790:	ef e2       	ldi	r30, 0x2F	; 47
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	80 81       	ld	r24, Z
}
     796:	cf 91       	pop	r28
     798:	df 91       	pop	r29
     79a:	08 95       	ret

0000079c <SPI_SelectSlave>:

// Select SPI slave to send data to
void SPI_SelectSlave(char slave){ //remove argument!!
     79c:	df 93       	push	r29
     79e:	cf 93       	push	r28
     7a0:	0f 92       	push	r0
     7a2:	cd b7       	in	r28, 0x3d	; 61
     7a4:	de b7       	in	r29, 0x3e	; 62
     7a6:	89 83       	std	Y+1, r24	; 0x01
		PORTB = PORTB & ~(1<<DDB0) ; // set SS for CAN low 
     7a8:	a8 e3       	ldi	r26, 0x38	; 56
     7aa:	b0 e0       	ldi	r27, 0x00	; 0
     7ac:	e8 e3       	ldi	r30, 0x38	; 56
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	80 81       	ld	r24, Z
     7b2:	8e 7f       	andi	r24, 0xFE	; 254
     7b4:	8c 93       	st	X, r24
}
     7b6:	0f 90       	pop	r0
     7b8:	cf 91       	pop	r28
     7ba:	df 91       	pop	r29
     7bc:	08 95       	ret

000007be <SPI_NoSlave>:

// Disable chipselect on all SPI slaves (select no slave)
void SPI_NoSlave(void){
     7be:	df 93       	push	r29
     7c0:	cf 93       	push	r28
     7c2:	cd b7       	in	r28, 0x3d	; 61
     7c4:	de b7       	in	r29, 0x3e	; 62
	/* Set SS high */	
	PORTB = PORTB | (1<<DDB0);
     7c6:	a8 e3       	ldi	r26, 0x38	; 56
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e8 e3       	ldi	r30, 0x38	; 56
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	81 60       	ori	r24, 0x01	; 1
     7d2:	8c 93       	st	X, r24
}
     7d4:	cf 91       	pop	r28
     7d6:	df 91       	pop	r29
     7d8:	08 95       	ret

000007da <main>:
#include "motor.h"
#include "TWI_master.h"



int main(void) {
     7da:	df 93       	push	r29
     7dc:	cf 93       	push	r28
     7de:	cd b7       	in	r28, 0x3d	; 61
     7e0:	de b7       	in	r29, 0x3e	; 62
	SPI_NoSlave();
     7e2:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_NoSlave>
	SPI_MasterInit();	
     7e6:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterInit>
	CAN_init();
     7ea:	0e 94 67 00 	call	0xce	; 0xce <CAN_init>
	servo_init();
     7ee:	0e 94 c2 04 	call	0x984	; 0x984 <servo_init>
	ir_init();
     7f2:	0e 94 e7 04 	call	0x9ce	; 0x9ce <ir_init>
	solenoid_init();
     7f6:	0e 94 95 05 	call	0xb2a	; 0xb2a <solenoid_init>
	motor_init();
     7fa:	0e 94 b1 05 	call	0xb62	; 0xb62 <motor_init>

	sei();
     7fe:	78 94       	sei
	
	//CAN_test();

	while(1){
		//nada
		asm("nop");
     800:	00 00       	nop
     802:	fe cf       	rjmp	.-4      	; 0x800 <main+0x26>

00000804 <__vector_5>:

	return 0;	
	
}

SIGNAL(SIG_INTERRUPT4) {
     804:	1f 92       	push	r1
     806:	0f 92       	push	r0
     808:	0f b6       	in	r0, 0x3f	; 63
     80a:	0f 92       	push	r0
     80c:	00 90 5b 00 	lds	r0, 0x005B
     810:	0f 92       	push	r0
     812:	11 24       	eor	r1, r1
     814:	2f 93       	push	r18
     816:	3f 93       	push	r19
     818:	4f 93       	push	r20
     81a:	5f 93       	push	r21
     81c:	6f 93       	push	r22
     81e:	7f 93       	push	r23
     820:	8f 93       	push	r24
     822:	9f 93       	push	r25
     824:	af 93       	push	r26
     826:	bf 93       	push	r27
     828:	ef 93       	push	r30
     82a:	ff 93       	push	r31
     82c:	df 93       	push	r29
     82e:	cf 93       	push	r28
     830:	cd b7       	in	r28, 0x3d	; 61
     832:	de b7       	in	r29, 0x3e	; 62
	sig_interrupt4();
     834:	0e 94 8a 01 	call	0x314	; 0x314 <sig_interrupt4>

}
     838:	cf 91       	pop	r28
     83a:	df 91       	pop	r29
     83c:	ff 91       	pop	r31
     83e:	ef 91       	pop	r30
     840:	bf 91       	pop	r27
     842:	af 91       	pop	r26
     844:	9f 91       	pop	r25
     846:	8f 91       	pop	r24
     848:	7f 91       	pop	r23
     84a:	6f 91       	pop	r22
     84c:	5f 91       	pop	r21
     84e:	4f 91       	pop	r20
     850:	3f 91       	pop	r19
     852:	2f 91       	pop	r18
     854:	0f 90       	pop	r0
     856:	00 92 5b 00 	sts	0x005B, r0
     85a:	0f 90       	pop	r0
     85c:	0f be       	out	0x3f, r0	; 63
     85e:	0f 90       	pop	r0
     860:	1f 90       	pop	r1
     862:	18 95       	reti

00000864 <__vector_21>:

SIGNAL(SIG_ADC) {	
     864:	1f 92       	push	r1
     866:	0f 92       	push	r0
     868:	0f b6       	in	r0, 0x3f	; 63
     86a:	0f 92       	push	r0
     86c:	00 90 5b 00 	lds	r0, 0x005B
     870:	0f 92       	push	r0
     872:	11 24       	eor	r1, r1
     874:	2f 93       	push	r18
     876:	3f 93       	push	r19
     878:	4f 93       	push	r20
     87a:	5f 93       	push	r21
     87c:	6f 93       	push	r22
     87e:	7f 93       	push	r23
     880:	8f 93       	push	r24
     882:	9f 93       	push	r25
     884:	af 93       	push	r26
     886:	bf 93       	push	r27
     888:	ef 93       	push	r30
     88a:	ff 93       	push	r31
     88c:	df 93       	push	r29
     88e:	cf 93       	push	r28
     890:	cd b7       	in	r28, 0x3d	; 61
     892:	de b7       	in	r29, 0x3e	; 62
	adc_interrupt();
     894:	0e 94 20 05 	call	0xa40	; 0xa40 <adc_interrupt>
}
     898:	cf 91       	pop	r28
     89a:	df 91       	pop	r29
     89c:	ff 91       	pop	r31
     89e:	ef 91       	pop	r30
     8a0:	bf 91       	pop	r27
     8a2:	af 91       	pop	r26
     8a4:	9f 91       	pop	r25
     8a6:	8f 91       	pop	r24
     8a8:	7f 91       	pop	r23
     8aa:	6f 91       	pop	r22
     8ac:	5f 91       	pop	r21
     8ae:	4f 91       	pop	r20
     8b0:	3f 91       	pop	r19
     8b2:	2f 91       	pop	r18
     8b4:	0f 90       	pop	r0
     8b6:	00 92 5b 00 	sts	0x005B, r0
     8ba:	0f 90       	pop	r0
     8bc:	0f be       	out	0x3f, r0	; 63
     8be:	0f 90       	pop	r0
     8c0:	1f 90       	pop	r1
     8c2:	18 95       	reti

000008c4 <__vector_26>:

SIGNAL(SIG_OUTPUT_COMPARE3A) {
     8c4:	1f 92       	push	r1
     8c6:	0f 92       	push	r0
     8c8:	0f b6       	in	r0, 0x3f	; 63
     8ca:	0f 92       	push	r0
     8cc:	00 90 5b 00 	lds	r0, 0x005B
     8d0:	0f 92       	push	r0
     8d2:	11 24       	eor	r1, r1
     8d4:	2f 93       	push	r18
     8d6:	3f 93       	push	r19
     8d8:	4f 93       	push	r20
     8da:	5f 93       	push	r21
     8dc:	6f 93       	push	r22
     8de:	7f 93       	push	r23
     8e0:	8f 93       	push	r24
     8e2:	9f 93       	push	r25
     8e4:	af 93       	push	r26
     8e6:	bf 93       	push	r27
     8e8:	ef 93       	push	r30
     8ea:	ff 93       	push	r31
     8ec:	df 93       	push	r29
     8ee:	cf 93       	push	r28
     8f0:	cd b7       	in	r28, 0x3d	; 61
     8f2:	de b7       	in	r29, 0x3e	; 62
	motor_regulator();
     8f4:	0e 94 18 07 	call	0xe30	; 0xe30 <motor_regulator>
}
     8f8:	cf 91       	pop	r28
     8fa:	df 91       	pop	r29
     8fc:	ff 91       	pop	r31
     8fe:	ef 91       	pop	r30
     900:	bf 91       	pop	r27
     902:	af 91       	pop	r26
     904:	9f 91       	pop	r25
     906:	8f 91       	pop	r24
     908:	7f 91       	pop	r23
     90a:	6f 91       	pop	r22
     90c:	5f 91       	pop	r21
     90e:	4f 91       	pop	r20
     910:	3f 91       	pop	r19
     912:	2f 91       	pop	r18
     914:	0f 90       	pop	r0
     916:	00 92 5b 00 	sts	0x005B, r0
     91a:	0f 90       	pop	r0
     91c:	0f be       	out	0x3f, r0	; 63
     91e:	0f 90       	pop	r0
     920:	1f 90       	pop	r1
     922:	18 95       	reti

00000924 <__vector_33>:

SIGNAL(SIG_2WIRE_SERIAL){ //////////////////////////////flytt tilbake hvis det virker
     924:	1f 92       	push	r1
     926:	0f 92       	push	r0
     928:	0f b6       	in	r0, 0x3f	; 63
     92a:	0f 92       	push	r0
     92c:	00 90 5b 00 	lds	r0, 0x005B
     930:	0f 92       	push	r0
     932:	11 24       	eor	r1, r1
     934:	2f 93       	push	r18
     936:	3f 93       	push	r19
     938:	4f 93       	push	r20
     93a:	5f 93       	push	r21
     93c:	6f 93       	push	r22
     93e:	7f 93       	push	r23
     940:	8f 93       	push	r24
     942:	9f 93       	push	r25
     944:	af 93       	push	r26
     946:	bf 93       	push	r27
     948:	ef 93       	push	r30
     94a:	ff 93       	push	r31
     94c:	df 93       	push	r29
     94e:	cf 93       	push	r28
     950:	cd b7       	in	r28, 0x3d	; 61
     952:	de b7       	in	r29, 0x3e	; 62
	TWI_interrupt();
     954:	0e 94 ba 08 	call	0x1174	; 0x1174 <TWI_interrupt>
}
     958:	cf 91       	pop	r28
     95a:	df 91       	pop	r29
     95c:	ff 91       	pop	r31
     95e:	ef 91       	pop	r30
     960:	bf 91       	pop	r27
     962:	af 91       	pop	r26
     964:	9f 91       	pop	r25
     966:	8f 91       	pop	r24
     968:	7f 91       	pop	r23
     96a:	6f 91       	pop	r22
     96c:	5f 91       	pop	r21
     96e:	4f 91       	pop	r20
     970:	3f 91       	pop	r19
     972:	2f 91       	pop	r18
     974:	0f 90       	pop	r0
     976:	00 92 5b 00 	sts	0x005B, r0
     97a:	0f 90       	pop	r0
     97c:	0f be       	out	0x3f, r0	; 63
     97e:	0f 90       	pop	r0
     980:	1f 90       	pop	r1
     982:	18 95       	reti

00000984 <servo_init>:
#include "servo.h"
#include "can.h"
#include "ir.h"
#include "solenoid.h"

void servo_init(){
     984:	df 93       	push	r29
     986:	cf 93       	push	r28
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0b00100010; //clear output on compare match, fast PWM - count to OCR
     98c:	ef e4       	ldi	r30, 0x4F	; 79
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	82 e2       	ldi	r24, 0x22	; 34
     992:	80 83       	st	Z, r24
	TCCR1B = 0b00011010; //fast PWM - count to OCR, prescaler: divide FCLK by 8 (counter 1 MHz)
     994:	ee e4       	ldi	r30, 0x4E	; 78
     996:	f0 e0       	ldi	r31, 0x00	; 0
     998:	8a e1       	ldi	r24, 0x1A	; 26
     99a:	80 83       	st	Z, r24
	
	OCR1B = 1500+55; //start in mid position (+ tuning)
     99c:	e8 e4       	ldi	r30, 0x48	; 72
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	83 e1       	ldi	r24, 0x13	; 19
     9a2:	96 e0       	ldi	r25, 0x06	; 6
     9a4:	91 83       	std	Z+1, r25	; 0x01
     9a6:	80 83       	st	Z, r24
	ICR1 = 20000+700; //count to 20000 (20 ms) (+ tuning)
     9a8:	e6 e4       	ldi	r30, 0x46	; 70
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	8c ed       	ldi	r24, 0xDC	; 220
     9ae:	90 e5       	ldi	r25, 0x50	; 80
     9b0:	91 83       	std	Z+1, r25	; 0x01
     9b2:	80 83       	st	Z, r24
}
     9b4:	cf 91       	pop	r28
     9b6:	df 91       	pop	r29
     9b8:	08 95       	ret

000009ba <set_position>:

void set_position(int8_t position) {
     9ba:	df 93       	push	r29
     9bc:	cf 93       	push	r28
     9be:	0f 92       	push	r0
     9c0:	cd b7       	in	r28, 0x3d	; 61
     9c2:	de b7       	in	r29, 0x3e	; 62
     9c4:	89 83       	std	Y+1, r24	; 0x01

	value = value*A_SERVO_LP + temp*(1-A_SERVO_LP);
	
	OCR1B = (int)value;
*/
}
     9c6:	0f 90       	pop	r0
     9c8:	cf 91       	pop	r28
     9ca:	df 91       	pop	r29
     9cc:	08 95       	ret

000009ce <ir_init>:

int ir_blocked = 0;
int score = 0;
int scoring_enabled = 0;

void ir_init(){
     9ce:	df 93       	push	r29
     9d0:	cf 93       	push	r28
     9d2:	cd b7       	in	r28, 0x3d	; 61
     9d4:	de b7       	in	r29, 0x3e	; 62
	ADMUX = 0b11100000; //internal vref, left adjust, ADC0 single ended
     9d6:	e7 e2       	ldi	r30, 0x27	; 39
     9d8:	f0 e0       	ldi	r31, 0x00	; 0
     9da:	80 ee       	ldi	r24, 0xE0	; 224
     9dc:	80 83       	st	Z, r24
	ADCSRA = 0b11101111;//ACD enable, start conversion, free running, Interrupt flag, interrupt enable, prescaler 128
     9de:	e6 e2       	ldi	r30, 0x26	; 38
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	8f ee       	ldi	r24, 0xEF	; 239
     9e4:	80 83       	st	Z, r24
}
     9e6:	cf 91       	pop	r28
     9e8:	df 91       	pop	r29
     9ea:	08 95       	ret

000009ec <get_ir>:

uint8_t get_ir(){
     9ec:	df 93       	push	r29
     9ee:	cf 93       	push	r28
     9f0:	0f 92       	push	r0
     9f2:	cd b7       	in	r28, 0x3d	; 61
     9f4:	de b7       	in	r29, 0x3e	; 62
	if (ir_blocked)
     9f6:	80 91 2e 02 	lds	r24, 0x022E
     9fa:	90 91 2f 02 	lds	r25, 0x022F
     9fe:	00 97       	sbiw	r24, 0x00	; 0
     a00:	11 f0       	breq	.+4      	; 0xa06 <get_ir+0x1a>
		return 0;
     a02:	19 82       	std	Y+1, r1	; 0x01
     a04:	02 c0       	rjmp	.+4      	; 0xa0a <get_ir+0x1e>
	else 
		return 1;
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	89 83       	std	Y+1, r24	; 0x01
     a0a:	89 81       	ldd	r24, Y+1	; 0x01
}
     a0c:	0f 90       	pop	r0
     a0e:	cf 91       	pop	r28
     a10:	df 91       	pop	r29
     a12:	08 95       	ret

00000a14 <get_score>:

//returns score as counted by ir-module
int get_score(){
     a14:	df 93       	push	r29
     a16:	cf 93       	push	r28
     a18:	cd b7       	in	r28, 0x3d	; 61
     a1a:	de b7       	in	r29, 0x3e	; 62
	return score;
     a1c:	80 91 30 02 	lds	r24, 0x0230
     a20:	90 91 31 02 	lds	r25, 0x0231
}
     a24:	cf 91       	pop	r28
     a26:	df 91       	pop	r29
     a28:	08 95       	ret

00000a2a <reset_score>:

void reset_score(){
     a2a:	df 93       	push	r29
     a2c:	cf 93       	push	r28
     a2e:	cd b7       	in	r28, 0x3d	; 61
     a30:	de b7       	in	r29, 0x3e	; 62
	score = 0;
     a32:	10 92 31 02 	sts	0x0231, r1
     a36:	10 92 30 02 	sts	0x0230, r1
}
     a3a:	cf 91       	pop	r28
     a3c:	df 91       	pop	r29
     a3e:	08 95       	ret

00000a40 <adc_interrupt>:
/*void enable_scoring(){
	scoring_enabled = 1;
}*/

//method called from interrupt routine whenever an ADC-sample is ready
void adc_interrupt(){
     a40:	df 93       	push	r29
     a42:	cf 93       	push	r28
     a44:	cd b7       	in	r28, 0x3d	; 61
     a46:	de b7       	in	r29, 0x3e	; 62
	
	static int i = 0; //average counter
	static int mean = 4; //number of samples for adc
	static int value = 0;
	
	value += ADCH;
     a48:	e5 e2       	ldi	r30, 0x25	; 37
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	80 81       	ld	r24, Z
     a4e:	28 2f       	mov	r18, r24
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	80 91 34 02 	lds	r24, 0x0234
     a56:	90 91 35 02 	lds	r25, 0x0235
     a5a:	82 0f       	add	r24, r18
     a5c:	93 1f       	adc	r25, r19
     a5e:	90 93 35 02 	sts	0x0235, r25
     a62:	80 93 34 02 	sts	0x0234, r24

	i++;
     a66:	80 91 36 02 	lds	r24, 0x0236
     a6a:	90 91 37 02 	lds	r25, 0x0237
     a6e:	01 96       	adiw	r24, 0x01	; 1
     a70:	90 93 37 02 	sts	0x0237, r25
     a74:	80 93 36 02 	sts	0x0236, r24
	if (i >= mean){		
     a78:	20 91 36 02 	lds	r18, 0x0236
     a7c:	30 91 37 02 	lds	r19, 0x0237
     a80:	80 91 16 01 	lds	r24, 0x0116
     a84:	90 91 17 01 	lds	r25, 0x0117
     a88:	28 17       	cp	r18, r24
     a8a:	39 07       	cpc	r19, r25
     a8c:	0c f4       	brge	.+2      	; 0xa90 <adc_interrupt+0x50>
     a8e:	4a c0       	rjmp	.+148    	; 0xb24 <adc_interrupt+0xe4>

		if ((ir_blocked == 1) && (value > 6*mean)){
     a90:	80 91 2e 02 	lds	r24, 0x022E
     a94:	90 91 2f 02 	lds	r25, 0x022F
     a98:	81 30       	cpi	r24, 0x01	; 1
     a9a:	91 05       	cpc	r25, r1
     a9c:	c1 f4       	brne	.+48     	; 0xace <adc_interrupt+0x8e>
     a9e:	20 91 16 01 	lds	r18, 0x0116
     aa2:	30 91 17 01 	lds	r19, 0x0117
     aa6:	c9 01       	movw	r24, r18
     aa8:	88 0f       	add	r24, r24
     aaa:	99 1f       	adc	r25, r25
     aac:	82 0f       	add	r24, r18
     aae:	93 1f       	adc	r25, r19
     ab0:	88 0f       	add	r24, r24
     ab2:	99 1f       	adc	r25, r25
     ab4:	9c 01       	movw	r18, r24
     ab6:	80 91 34 02 	lds	r24, 0x0234
     aba:	90 91 35 02 	lds	r25, 0x0235
     abe:	28 17       	cp	r18, r24
     ac0:	39 07       	cpc	r19, r25
     ac2:	2c f4       	brge	.+10     	; 0xace <adc_interrupt+0x8e>
			ir_blocked = 0;			
     ac4:	10 92 2f 02 	sts	0x022F, r1
     ac8:	10 92 2e 02 	sts	0x022E, r1
     acc:	23 c0       	rjmp	.+70     	; 0xb14 <adc_interrupt+0xd4>
		}
		else if ((ir_blocked == 0) && (value < 2*mean)){
     ace:	80 91 2e 02 	lds	r24, 0x022E
     ad2:	90 91 2f 02 	lds	r25, 0x022F
     ad6:	00 97       	sbiw	r24, 0x00	; 0
     ad8:	e9 f4       	brne	.+58     	; 0xb14 <adc_interrupt+0xd4>
     ada:	80 91 16 01 	lds	r24, 0x0116
     ade:	90 91 17 01 	lds	r25, 0x0117
     ae2:	9c 01       	movw	r18, r24
     ae4:	22 0f       	add	r18, r18
     ae6:	33 1f       	adc	r19, r19
     ae8:	80 91 34 02 	lds	r24, 0x0234
     aec:	90 91 35 02 	lds	r25, 0x0235
     af0:	82 17       	cp	r24, r18
     af2:	93 07       	cpc	r25, r19
     af4:	7c f4       	brge	.+30     	; 0xb14 <adc_interrupt+0xd4>
			ir_blocked = 1;
     af6:	81 e0       	ldi	r24, 0x01	; 1
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	90 93 2f 02 	sts	0x022F, r25
     afe:	80 93 2e 02 	sts	0x022E, r24
			//if (scoring_enabled)
				score++;
     b02:	80 91 30 02 	lds	r24, 0x0230
     b06:	90 91 31 02 	lds	r25, 0x0231
     b0a:	01 96       	adiw	r24, 0x01	; 1
     b0c:	90 93 31 02 	sts	0x0231, r25
     b10:	80 93 30 02 	sts	0x0230, r24
			//scoring_enabled = 0;
		}

		value = 0;
     b14:	10 92 35 02 	sts	0x0235, r1
     b18:	10 92 34 02 	sts	0x0234, r1
		i = 0;
     b1c:	10 92 37 02 	sts	0x0237, r1
     b20:	10 92 36 02 	sts	0x0236, r1
	}
}
     b24:	cf 91       	pop	r28
     b26:	df 91       	pop	r29
     b28:	08 95       	ret

00000b2a <solenoid_init>:
#include "solenoid.h"
#include "settings.h"
#include <util/delay.h>
#include <avr/io.h>

void solenoid_init(){
     b2a:	df 93       	push	r29
     b2c:	cf 93       	push	r28
     b2e:	cd b7       	in	r28, 0x3d	; 61
     b30:	de b7       	in	r29, 0x3e	; 62
	//PF1 out
	PORTF |= 0b00000010;
     b32:	a2 e6       	ldi	r26, 0x62	; 98
     b34:	b0 e0       	ldi	r27, 0x00	; 0
     b36:	e2 e6       	ldi	r30, 0x62	; 98
     b38:	f0 e0       	ldi	r31, 0x00	; 0
     b3a:	80 81       	ld	r24, Z
     b3c:	82 60       	ori	r24, 0x02	; 2
     b3e:	8c 93       	st	X, r24
	DDRF |= 0b00000010;	
     b40:	a1 e6       	ldi	r26, 0x61	; 97
     b42:	b0 e0       	ldi	r27, 0x00	; 0
     b44:	e1 e6       	ldi	r30, 0x61	; 97
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	80 81       	ld	r24, Z
     b4a:	82 60       	ori	r24, 0x02	; 2
     b4c:	8c 93       	st	X, r24
}
     b4e:	cf 91       	pop	r28
     b50:	df 91       	pop	r29
     b52:	08 95       	ret

00000b54 <trig_solenoid>:

void trig_solenoid(){
     b54:	df 93       	push	r29
     b56:	cf 93       	push	r28
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
	/*PORTF &= 0b11111101;
	//_delay_ms(3);
	_delay_ms(15);
	PORTF |= 0b00000010;*/
}
     b5c:	cf 91       	pop	r28
     b5e:	df 91       	pop	r29
     b60:	08 95       	ret

00000b62 <motor_init>:
#define I 0.1
#define ANTI_WIND_UP 127.

int position_ref = 0;

void motor_init(){
     b62:	df 93       	push	r29
     b64:	cf 93       	push	r28
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	28 97       	sbiw	r28, 0x08	; 8
     b6c:	0f b6       	in	r0, 0x3f	; 63
     b6e:	f8 94       	cli
     b70:	de bf       	out	0x3e, r29	; 62
     b72:	0f be       	out	0x3f, r0	; 63
     b74:	cd bf       	out	0x3d, r28	; 61
	position_ref = 0;
     b76:	10 92 39 02 	sts	0x0239, r1
     b7a:	10 92 38 02 	sts	0x0238, r1

	//initialize timer for motor regulator
	//no output, Fast PWN, top in OCR3A
	TCCR3A = 0b00000011;
     b7e:	eb e8       	ldi	r30, 0x8B	; 139
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	83 e0       	ldi	r24, 0x03	; 3
     b84:	80 83       	st	Z, r24
	//no noise reduction or capturing, Fast PWN, top in OCR3A, FOSC/1024
	TCCR3B = 0b00011101;
     b86:	ea e8       	ldi	r30, 0x8A	; 138
     b88:	f0 e0       	ldi	r31, 0x00	; 0
     b8a:	8d e1       	ldi	r24, 0x1D	; 29
     b8c:	80 83       	st	Z, r24

	//Number to count to (here 40 ms, max 40-something)
	long long int count = 40*FOSC/(1000*1024);
     b8e:	84 e2       	ldi	r24, 0x24	; 36
     b90:	89 83       	std	Y+1, r24	; 0x01
     b92:	8d ec       	ldi	r24, 0xCD	; 205
     b94:	8a 83       	std	Y+2, r24	; 0x02
     b96:	8f ef       	ldi	r24, 0xFF	; 255
     b98:	8b 83       	std	Y+3, r24	; 0x03
     b9a:	8f ef       	ldi	r24, 0xFF	; 255
     b9c:	8c 83       	std	Y+4, r24	; 0x04
     b9e:	8f ef       	ldi	r24, 0xFF	; 255
     ba0:	8d 83       	std	Y+5, r24	; 0x05
     ba2:	8f ef       	ldi	r24, 0xFF	; 255
     ba4:	8e 83       	std	Y+6, r24	; 0x06
     ba6:	8f ef       	ldi	r24, 0xFF	; 255
     ba8:	8f 83       	std	Y+7, r24	; 0x07
     baa:	8f ef       	ldi	r24, 0xFF	; 255
     bac:	88 87       	std	Y+8, r24	; 0x08

	OCR3A = (uint8_t) count;
     bae:	e6 e8       	ldi	r30, 0x86	; 134
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	89 81       	ldd	r24, Y+1	; 0x01
     bb4:	88 2f       	mov	r24, r24
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	91 83       	std	Z+1, r25	; 0x01
     bba:	80 83       	st	Z, r24
	
	//Enable interrupt on timer
	ETIMSK |= (1<<OCIE3A);
     bbc:	ad e7       	ldi	r26, 0x7D	; 125
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	ed e7       	ldi	r30, 0x7D	; 125
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	80 61       	ori	r24, 0x10	; 16
     bc8:	8c 93       	st	X, r24

	//set up TWI
	TWI_Master_Initialise();
     bca:	0e 94 fe 07 	call	0xffc	; 0xffc <TWI_Master_Initialise>

	//set up PortA/MJ1

	
	DDRA = 0xff;//output
     bce:	ea e3       	ldi	r30, 0x3A	; 58
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	8f ef       	ldi	r24, 0xFF	; 255
     bd4:	80 83       	st	Z, r24
	PORTA |= (1<<KVAD_OE) | (1<<KVAD_RST); //active low variables set high
     bd6:	ab e3       	ldi	r26, 0x3B	; 59
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	eb e3       	ldi	r30, 0x3B	; 59
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	8c 60       	ori	r24, 0x0C	; 12
     be2:	8c 93       	st	X, r24
	
	//set up PortC/MJ2

	DDRC = 0x0;//input
     be4:	e4 e3       	ldi	r30, 0x34	; 52
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	10 82       	st	Z, r1
	PORTC = 0x00;
     bea:	e5 e3       	ldi	r30, 0x35	; 53
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	10 82       	st	Z, r1


	//reset kvadraturteller
	PORTA &= ~(1<<KVAD_RST); 
     bf0:	ab e3       	ldi	r26, 0x3B	; 59
     bf2:	b0 e0       	ldi	r27, 0x00	; 0
     bf4:	eb e3       	ldi	r30, 0x3B	; 59
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	87 7f       	andi	r24, 0xF7	; 247
     bfc:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);	
     bfe:	ab e3       	ldi	r26, 0x3B	; 59
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	eb e3       	ldi	r30, 0x3B	; 59
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	88 60       	ori	r24, 0x08	; 8
     c0a:	8c 93       	st	X, r24

}
     c0c:	28 96       	adiw	r28, 0x08	; 8
     c0e:	0f b6       	in	r0, 0x3f	; 63
     c10:	f8 94       	cli
     c12:	de bf       	out	0x3e, r29	; 62
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	cd bf       	out	0x3d, r28	; 61
     c18:	cf 91       	pop	r28
     c1a:	df 91       	pop	r29
     c1c:	08 95       	ret

00000c1e <motor_reset>:

void motor_reset(){
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62

}
     c26:	cf 91       	pop	r28
     c28:	df 91       	pop	r29
     c2a:	08 95       	ret

00000c2c <motor_set_input>:

void motor_set_input(int8_t output){
     c2c:	df 93       	push	r29
     c2e:	cf 93       	push	r28
     c30:	00 d0       	rcall	.+0      	; 0xc32 <motor_set_input+0x6>
     c32:	00 d0       	rcall	.+0      	; 0xc34 <motor_set_input+0x8>
     c34:	00 d0       	rcall	.+0      	; 0xc36 <motor_set_input+0xa>
     c36:	cd b7       	in	r28, 0x3d	; 61
     c38:	de b7       	in	r29, 0x3e	; 62
     c3a:	8e 83       	std	Y+6, r24	; 0x06
	static int i = 0;
	i++;
     c3c:	80 91 3a 02 	lds	r24, 0x023A
     c40:	90 91 3b 02 	lds	r25, 0x023B
     c44:	01 96       	adiw	r24, 0x01	; 1
     c46:	90 93 3b 02 	sts	0x023B, r25
     c4a:	80 93 3a 02 	sts	0x023A, r24
	// can_send her, henger seg av og til

	if (i>50){
     c4e:	80 91 3a 02 	lds	r24, 0x023A
     c52:	90 91 3b 02 	lds	r25, 0x023B
     c56:	83 33       	cpi	r24, 0x33	; 51
     c58:	91 05       	cpc	r25, r1
     c5a:	6c f1       	brlt	.+90     	; 0xcb6 <motor_set_input+0x8a>

		char *sendbuf = "\0\0\0\0\0\0\0";
     c5c:	88 e1       	ldi	r24, 0x18	; 24
     c5e:	91 e0       	ldi	r25, 0x01	; 1
     c60:	9a 83       	std	Y+2, r25	; 0x02
     c62:	89 83       	std	Y+1, r24	; 0x01
		sprintf(sendbuf, "r:%d", (int)output);
     c64:	8e 81       	ldd	r24, Y+6	; 0x06
     c66:	28 2f       	mov	r18, r24
     c68:	33 27       	eor	r19, r19
     c6a:	27 fd       	sbrc	r18, 7
     c6c:	30 95       	com	r19
     c6e:	00 d0       	rcall	.+0      	; 0xc70 <motor_set_input+0x44>
     c70:	00 d0       	rcall	.+0      	; 0xc72 <motor_set_input+0x46>
     c72:	00 d0       	rcall	.+0      	; 0xc74 <motor_set_input+0x48>
     c74:	ed b7       	in	r30, 0x3d	; 61
     c76:	fe b7       	in	r31, 0x3e	; 62
     c78:	31 96       	adiw	r30, 0x01	; 1
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	91 83       	std	Z+1, r25	; 0x01
     c80:	80 83       	st	Z, r24
     c82:	80 e2       	ldi	r24, 0x20	; 32
     c84:	91 e0       	ldi	r25, 0x01	; 1
     c86:	93 83       	std	Z+3, r25	; 0x03
     c88:	82 83       	std	Z+2, r24	; 0x02
     c8a:	35 83       	std	Z+5, r19	; 0x05
     c8c:	24 83       	std	Z+4, r18	; 0x04
     c8e:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <sprintf>
     c92:	8d b7       	in	r24, 0x3d	; 61
     c94:	9e b7       	in	r25, 0x3e	; 62
     c96:	06 96       	adiw	r24, 0x06	; 6
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	9e bf       	out	0x3e, r25	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	8d bf       	out	0x3d, r24	; 61
		CAN_send(sendbuf, 0x1F);
     ca2:	89 81       	ldd	r24, Y+1	; 0x01
     ca4:	9a 81       	ldd	r25, Y+2	; 0x02
     ca6:	6f e1       	ldi	r22, 0x1F	; 31
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>

	
		i = 0;
     cae:	10 92 3b 02 	sts	0x023B, r1
     cb2:	10 92 3a 02 	sts	0x023A, r1
	}

	//enable motor
	PORTA |= (1<<MOTOR_EN);
     cb6:	ab e3       	ldi	r26, 0x3B	; 59
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	eb e3       	ldi	r30, 0x3B	; 59
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	80 62       	ori	r24, 0x20	; 32
     cc2:	8c 93       	st	X, r24

	char msg[3];
	msg[0] = (char)0b01010000; //address: MAX520, ADC0, write
     cc4:	80 e5       	ldi	r24, 0x50	; 80
     cc6:	8b 83       	std	Y+3, r24	; 0x03
	msg[1] = (char)0b00000000; //command: No reset, no power-down, ADC0
     cc8:	1c 82       	std	Y+4, r1	; 0x04
	if(output >= 0){
     cca:	8e 81       	ldd	r24, Y+6	; 0x06
     ccc:	88 23       	and	r24, r24
     cce:	74 f0       	brlt	.+28     	; 0xcec <motor_set_input+0xc0>
		msg[2] = (char)output*2;
     cd0:	8e 81       	ldd	r24, Y+6	; 0x06
     cd2:	88 2f       	mov	r24, r24
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	8d 83       	std	Y+5, r24	; 0x05
		PORTA &= ~(1<<MOTOR_DIR);
     cdc:	ab e3       	ldi	r26, 0x3B	; 59
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	eb e3       	ldi	r30, 0x3B	; 59
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8f 7b       	andi	r24, 0xBF	; 191
     ce8:	8c 93       	st	X, r24
     cea:	12 c0       	rjmp	.+36     	; 0xd10 <motor_set_input+0xe4>
		}
	else{
		msg[2] = (char)(-output*2)-1;
     cec:	8e 81       	ldd	r24, Y+6	; 0x06
     cee:	99 27       	eor	r25, r25
     cf0:	87 fd       	sbrc	r24, 7
     cf2:	90 95       	com	r25
     cf4:	88 0f       	add	r24, r24
     cf6:	99 1f       	adc	r25, r25
     cf8:	90 95       	com	r25
     cfa:	81 95       	neg	r24
     cfc:	9f 4f       	sbci	r25, 0xFF	; 255
     cfe:	81 50       	subi	r24, 0x01	; 1
     d00:	8d 83       	std	Y+5, r24	; 0x05
		PORTA |= (1<<MOTOR_DIR);
     d02:	ab e3       	ldi	r26, 0x3B	; 59
     d04:	b0 e0       	ldi	r27, 0x00	; 0
     d06:	eb e3       	ldi	r30, 0x3B	; 59
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	80 64       	ori	r24, 0x40	; 64
     d0e:	8c 93       	st	X, r24
		}

	TWI_Start_Transceiver_With_Data(msg, (unsigned char)3 );
     d10:	ce 01       	movw	r24, r28
     d12:	03 96       	adiw	r24, 0x03	; 3
     d14:	63 e0       	ldi	r22, 0x03	; 3
     d16:	0e 94 29 08 	call	0x1052	; 0x1052 <TWI_Start_Transceiver_With_Data>
}
     d1a:	26 96       	adiw	r28, 0x06	; 6
     d1c:	0f b6       	in	r0, 0x3f	; 63
     d1e:	f8 94       	cli
     d20:	de bf       	out	0x3e, r29	; 62
     d22:	0f be       	out	0x3f, r0	; 63
     d24:	cd bf       	out	0x3d, r28	; 61
     d26:	cf 91       	pop	r28
     d28:	df 91       	pop	r29
     d2a:	08 95       	ret

00000d2c <motor_get_position>:

int8_t motor_get_position(){
     d2c:	df 93       	push	r29
     d2e:	cf 93       	push	r28
     d30:	00 d0       	rcall	.+0      	; 0xd32 <motor_get_position+0x6>
     d32:	cd b7       	in	r28, 0x3d	; 61
     d34:	de b7       	in	r29, 0x3e	; 62
	static long long int position_12_bits = 0;
	int value_read;

	PORTA &= ~(1<<KVAD_OE);
     d36:	ab e3       	ldi	r26, 0x3B	; 59
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	eb e3       	ldi	r30, 0x3B	; 59
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	8b 7f       	andi	r24, 0xFB	; 251
     d42:	8c 93       	st	X, r24
	PORTA &= ~(1<<KVAD_SEL); //!OE and SEL set low
     d44:	ab e3       	ldi	r26, 0x3B	; 59
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	eb e3       	ldi	r30, 0x3B	; 59
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	8f 7e       	andi	r24, 0xEF	; 239
     d50:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");

	value_read = ((int)PINC<<8); //read highest byte
     d5a:	e3 e3       	ldi	r30, 0x33	; 51
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	88 2f       	mov	r24, r24
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	98 2f       	mov	r25, r24
     d66:	88 27       	eor	r24, r24
     d68:	9a 83       	std	Y+2, r25	; 0x02
     d6a:	89 83       	std	Y+1, r24	; 0x01

	PORTA |= (1<<KVAD_SEL); //SEL high
     d6c:	ab e3       	ldi	r26, 0x3B	; 59
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	eb e3       	ldi	r30, 0x3B	; 59
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	80 61       	ori	r24, 0x10	; 16
     d78:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");

	//sign-extend value_read with the MSB of the 12-bit value
	if ((value_read>>11) && 1){
     d82:	89 81       	ldd	r24, Y+1	; 0x01
     d84:	9a 81       	ldd	r25, Y+2	; 0x02
     d86:	80 e2       	ldi	r24, 0x20	; 32
     d88:	98 02       	muls	r25, r24
     d8a:	81 2d       	mov	r24, r1
     d8c:	99 0b       	sbc	r25, r25
     d8e:	11 24       	eor	r1, r1
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	89 f0       	breq	.+34     	; 0xdb6 <motor_get_position+0x8a>
		value_read |= 0xF000; //negative value, fill with 1's
     d94:	89 81       	ldd	r24, Y+1	; 0x01
     d96:	9a 81       	ldd	r25, Y+2	; 0x02
     d98:	90 6f       	ori	r25, 0xF0	; 240
     d9a:	9a 83       	std	Y+2, r25	; 0x02
     d9c:	89 83       	std	Y+1, r24	; 0x01
		value_read -= (unsigned char)PINC; //read and add lowest byte
     d9e:	e3 e3       	ldi	r30, 0x33	; 51
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	28 2f       	mov	r18, r24
     da6:	30 e0       	ldi	r19, 0x00	; 0
     da8:	89 81       	ldd	r24, Y+1	; 0x01
     daa:	9a 81       	ldd	r25, Y+2	; 0x02
     dac:	82 1b       	sub	r24, r18
     dae:	93 0b       	sbc	r25, r19
     db0:	9a 83       	std	Y+2, r25	; 0x02
     db2:	89 83       	std	Y+1, r24	; 0x01
     db4:	10 c0       	rjmp	.+32     	; 0xdd6 <motor_get_position+0xaa>
	}else{
		value_read &= 0x0FFF; //positive value, fill with 0's
     db6:	89 81       	ldd	r24, Y+1	; 0x01
     db8:	9a 81       	ldd	r25, Y+2	; 0x02
     dba:	9f 70       	andi	r25, 0x0F	; 15
     dbc:	9a 83       	std	Y+2, r25	; 0x02
     dbe:	89 83       	std	Y+1, r24	; 0x01
		value_read += (unsigned char)PINC; //read and add lowest byte
     dc0:	e3 e3       	ldi	r30, 0x33	; 51
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	82 0f       	add	r24, r18
     dd0:	93 1f       	adc	r25, r19
     dd2:	9a 83       	std	Y+2, r25	; 0x02
     dd4:	89 83       	std	Y+1, r24	; 0x01
	}	

	//reset
	PORTA &= ~(1<<KVAD_RST); 
     dd6:	ab e3       	ldi	r26, 0x3B	; 59
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	eb e3       	ldi	r30, 0x3B	; 59
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	87 7f       	andi	r24, 0xF7	; 247
     de2:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);		
     de4:	ab e3       	ldi	r26, 0x3B	; 59
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	eb e3       	ldi	r30, 0x3B	; 59
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	88 60       	ori	r24, 0x08	; 8
     df0:	8c 93       	st	X, r24

	PORTA |= (1<<KVAD_OE); //output disable
     df2:	ab e3       	ldi	r26, 0x3B	; 59
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	eb e3       	ldi	r30, 0x3B	; 59
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	84 60       	ori	r24, 0x04	; 4
     dfe:	8c 93       	st	X, r24
	
	//return (int)((position_12_bits += value_read)>>8);
	return 0;		
     e00:	80 e0       	ldi	r24, 0x00	; 0
}
     e02:	0f 90       	pop	r0
     e04:	0f 90       	pop	r0
     e06:	cf 91       	pop	r28
     e08:	df 91       	pop	r29
     e0a:	08 95       	ret

00000e0c <motor_set_reference>:

void motor_set_reference(int8_t ref){
     e0c:	df 93       	push	r29
     e0e:	cf 93       	push	r28
     e10:	0f 92       	push	r0
     e12:	cd b7       	in	r28, 0x3d	; 61
     e14:	de b7       	in	r29, 0x3e	; 62
     e16:	89 83       	std	Y+1, r24	; 0x01
	position_ref = (int)ref; ////sign-extension?
     e18:	89 81       	ldd	r24, Y+1	; 0x01
     e1a:	99 27       	eor	r25, r25
     e1c:	87 fd       	sbrc	r24, 7
     e1e:	90 95       	com	r25
     e20:	90 93 39 02 	sts	0x0239, r25
     e24:	80 93 38 02 	sts	0x0238, r24
}
     e28:	0f 90       	pop	r0
     e2a:	cf 91       	pop	r28
     e2c:	df 91       	pop	r29
     e2e:	08 95       	ret

00000e30 <motor_regulator>:

void motor_regulator() {
     e30:	0f 93       	push	r16
     e32:	1f 93       	push	r17
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <motor_regulator+0xa>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <motor_regulator+0xc>
     e3c:	cd b7       	in	r28, 0x3d	; 61
     e3e:	de b7       	in	r29, 0x3e	; 62
	float p = 0;
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	a0 e0       	ldi	r26, 0x00	; 0
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	89 83       	std	Y+1, r24	; 0x01
     e4a:	9a 83       	std	Y+2, r25	; 0x02
     e4c:	ab 83       	std	Y+3, r26	; 0x03
     e4e:	bc 83       	std	Y+4, r27	; 0x04
	static float q = 0;

	//P-part:
	p = (position_ref - motor_get_position())*P;
     e50:	00 91 38 02 	lds	r16, 0x0238
     e54:	10 91 39 02 	lds	r17, 0x0239
     e58:	0e 94 96 06 	call	0xd2c	; 0xd2c <motor_get_position>
     e5c:	99 27       	eor	r25, r25
     e5e:	87 fd       	sbrc	r24, 7
     e60:	90 95       	com	r25
     e62:	98 01       	movw	r18, r16
     e64:	28 1b       	sub	r18, r24
     e66:	39 0b       	sbc	r19, r25
     e68:	c9 01       	movw	r24, r18
     e6a:	aa 27       	eor	r26, r26
     e6c:	97 fd       	sbrc	r25, 7
     e6e:	a0 95       	com	r26
     e70:	ba 2f       	mov	r27, r26
     e72:	bc 01       	movw	r22, r24
     e74:	cd 01       	movw	r24, r26
     e76:	0e 94 75 0c 	call	0x18ea	; 0x18ea <__floatsisf>
     e7a:	dc 01       	movw	r26, r24
     e7c:	cb 01       	movw	r24, r22
     e7e:	89 83       	std	Y+1, r24	; 0x01
     e80:	9a 83       	std	Y+2, r25	; 0x02
     e82:	ab 83       	std	Y+3, r26	; 0x03
     e84:	bc 83       	std	Y+4, r27	; 0x04
	
	//I-part
	q += (position_ref - motor_get_position())*I;
     e86:	00 91 38 02 	lds	r16, 0x0238
     e8a:	10 91 39 02 	lds	r17, 0x0239
     e8e:	0e 94 96 06 	call	0xd2c	; 0xd2c <motor_get_position>
     e92:	99 27       	eor	r25, r25
     e94:	87 fd       	sbrc	r24, 7
     e96:	90 95       	com	r25
     e98:	98 01       	movw	r18, r16
     e9a:	28 1b       	sub	r18, r24
     e9c:	39 0b       	sbc	r19, r25
     e9e:	c9 01       	movw	r24, r18
     ea0:	aa 27       	eor	r26, r26
     ea2:	97 fd       	sbrc	r25, 7
     ea4:	a0 95       	com	r26
     ea6:	ba 2f       	mov	r27, r26
     ea8:	bc 01       	movw	r22, r24
     eaa:	cd 01       	movw	r24, r26
     eac:	0e 94 75 0c 	call	0x18ea	; 0x18ea <__floatsisf>
     eb0:	dc 01       	movw	r26, r24
     eb2:	cb 01       	movw	r24, r22
     eb4:	bc 01       	movw	r22, r24
     eb6:	cd 01       	movw	r24, r26
     eb8:	2d ec       	ldi	r18, 0xCD	; 205
     eba:	3c ec       	ldi	r19, 0xCC	; 204
     ebc:	4c ec       	ldi	r20, 0xCC	; 204
     ebe:	5d e3       	ldi	r21, 0x3D	; 61
     ec0:	0e 94 1b 0b 	call	0x1636	; 0x1636 <__mulsf3>
     ec4:	dc 01       	movw	r26, r24
     ec6:	cb 01       	movw	r24, r22
     ec8:	20 91 44 02 	lds	r18, 0x0244
     ecc:	30 91 45 02 	lds	r19, 0x0245
     ed0:	40 91 46 02 	lds	r20, 0x0246
     ed4:	50 91 47 02 	lds	r21, 0x0247
     ed8:	bc 01       	movw	r22, r24
     eda:	cd 01       	movw	r24, r26
     edc:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <__addsf3>
     ee0:	dc 01       	movw	r26, r24
     ee2:	cb 01       	movw	r24, r22
     ee4:	80 93 44 02 	sts	0x0244, r24
     ee8:	90 93 45 02 	sts	0x0245, r25
     eec:	a0 93 46 02 	sts	0x0246, r26
     ef0:	b0 93 47 02 	sts	0x0247, r27
	//	CAN_send(aa, 0x1F);


	if(p+q > ANTI_WIND_UP)
     ef4:	80 91 44 02 	lds	r24, 0x0244
     ef8:	90 91 45 02 	lds	r25, 0x0245
     efc:	a0 91 46 02 	lds	r26, 0x0246
     f00:	b0 91 47 02 	lds	r27, 0x0247
     f04:	bc 01       	movw	r22, r24
     f06:	cd 01       	movw	r24, r26
     f08:	29 81       	ldd	r18, Y+1	; 0x01
     f0a:	3a 81       	ldd	r19, Y+2	; 0x02
     f0c:	4b 81       	ldd	r20, Y+3	; 0x03
     f0e:	5c 81       	ldd	r21, Y+4	; 0x04
     f10:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <__addsf3>
     f14:	dc 01       	movw	r26, r24
     f16:	cb 01       	movw	r24, r22
     f18:	bc 01       	movw	r22, r24
     f1a:	cd 01       	movw	r24, r26
     f1c:	20 e0       	ldi	r18, 0x00	; 0
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	4e ef       	ldi	r20, 0xFE	; 254
     f22:	52 e4       	ldi	r21, 0x42	; 66
     f24:	0e 94 15 0c 	call	0x182a	; 0x182a <__gtsf2>
     f28:	18 16       	cp	r1, r24
     f2a:	ac f4       	brge	.+42     	; 0xf56 <motor_regulator+0x126>
		q = ANTI_WIND_UP-p;
     f2c:	60 e0       	ldi	r22, 0x00	; 0
     f2e:	70 e0       	ldi	r23, 0x00	; 0
     f30:	8e ef       	ldi	r24, 0xFE	; 254
     f32:	92 e4       	ldi	r25, 0x42	; 66
     f34:	29 81       	ldd	r18, Y+1	; 0x01
     f36:	3a 81       	ldd	r19, Y+2	; 0x02
     f38:	4b 81       	ldd	r20, Y+3	; 0x03
     f3a:	5c 81       	ldd	r21, Y+4	; 0x04
     f3c:	0e 94 bd 0a 	call	0x157a	; 0x157a <__subsf3>
     f40:	dc 01       	movw	r26, r24
     f42:	cb 01       	movw	r24, r22
     f44:	80 93 44 02 	sts	0x0244, r24
     f48:	90 93 45 02 	sts	0x0245, r25
     f4c:	a0 93 46 02 	sts	0x0246, r26
     f50:	b0 93 47 02 	sts	0x0247, r27
     f54:	30 c0       	rjmp	.+96     	; 0xfb6 <motor_regulator+0x186>
	else if(p+q < -ANTI_WIND_UP-1)
     f56:	80 91 44 02 	lds	r24, 0x0244
     f5a:	90 91 45 02 	lds	r25, 0x0245
     f5e:	a0 91 46 02 	lds	r26, 0x0246
     f62:	b0 91 47 02 	lds	r27, 0x0247
     f66:	bc 01       	movw	r22, r24
     f68:	cd 01       	movw	r24, r26
     f6a:	29 81       	ldd	r18, Y+1	; 0x01
     f6c:	3a 81       	ldd	r19, Y+2	; 0x02
     f6e:	4b 81       	ldd	r20, Y+3	; 0x03
     f70:	5c 81       	ldd	r21, Y+4	; 0x04
     f72:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <__addsf3>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	bc 01       	movw	r22, r24
     f7c:	cd 01       	movw	r24, r26
     f7e:	20 e0       	ldi	r18, 0x00	; 0
     f80:	30 e0       	ldi	r19, 0x00	; 0
     f82:	40 e0       	ldi	r20, 0x00	; 0
     f84:	53 ec       	ldi	r21, 0xC3	; 195
     f86:	0e 94 45 0c 	call	0x188a	; 0x188a <__ltsf2>
     f8a:	88 23       	and	r24, r24
     f8c:	a4 f4       	brge	.+40     	; 0xfb6 <motor_regulator+0x186>
		q = -ANTI_WIND_UP-1-p;
     f8e:	60 e0       	ldi	r22, 0x00	; 0
     f90:	70 e0       	ldi	r23, 0x00	; 0
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	93 ec       	ldi	r25, 0xC3	; 195
     f96:	29 81       	ldd	r18, Y+1	; 0x01
     f98:	3a 81       	ldd	r19, Y+2	; 0x02
     f9a:	4b 81       	ldd	r20, Y+3	; 0x03
     f9c:	5c 81       	ldd	r21, Y+4	; 0x04
     f9e:	0e 94 bd 0a 	call	0x157a	; 0x157a <__subsf3>
     fa2:	dc 01       	movw	r26, r24
     fa4:	cb 01       	movw	r24, r22
     fa6:	80 93 44 02 	sts	0x0244, r24
     faa:	90 93 45 02 	sts	0x0245, r25
     fae:	a0 93 46 02 	sts	0x0246, r26
     fb2:	b0 93 47 02 	sts	0x0247, r27

	motor_set_input((int8_t)(p + q));
     fb6:	80 91 44 02 	lds	r24, 0x0244
     fba:	90 91 45 02 	lds	r25, 0x0245
     fbe:	a0 91 46 02 	lds	r26, 0x0246
     fc2:	b0 91 47 02 	lds	r27, 0x0247
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	29 81       	ldd	r18, Y+1	; 0x01
     fcc:	3a 81       	ldd	r19, Y+2	; 0x02
     fce:	4b 81       	ldd	r20, Y+3	; 0x03
     fd0:	5c 81       	ldd	r21, Y+4	; 0x04
     fd2:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <__addsf3>
     fd6:	dc 01       	movw	r26, r24
     fd8:	cb 01       	movw	r24, r22
     fda:	bc 01       	movw	r22, r24
     fdc:	cd 01       	movw	r24, r26
     fde:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <__fixsfsi>
     fe2:	dc 01       	movw	r26, r24
     fe4:	cb 01       	movw	r24, r22
     fe6:	0e 94 16 06 	call	0xc2c	; 0xc2c <motor_set_input>


}
     fea:	0f 90       	pop	r0
     fec:	0f 90       	pop	r0
     fee:	0f 90       	pop	r0
     ff0:	0f 90       	pop	r0
     ff2:	cf 91       	pop	r28
     ff4:	df 91       	pop	r29
     ff6:	1f 91       	pop	r17
     ff8:	0f 91       	pop	r16
     ffa:	08 95       	ret

00000ffc <TWI_Master_Initialise>:
/****************************************************************************
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
     ffc:	df 93       	push	r29
     ffe:	cf 93       	push	r28
    1000:	cd b7       	in	r28, 0x3d	; 61
    1002:	de b7       	in	r29, 0x3e	; 62
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    1004:	e0 e7       	ldi	r30, 0x70	; 112
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	8c e0       	ldi	r24, 0x0C	; 12
    100a:	80 83       	st	Z, r24
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
    100c:	e3 e7       	ldi	r30, 0x73	; 115
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	8f ef       	ldi	r24, 0xFF	; 255
    1012:	80 83       	st	Z, r24
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    1014:	e4 e7       	ldi	r30, 0x74	; 116
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	84 e0       	ldi	r24, 0x04	; 4
    101a:	80 83       	st	Z, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
    101c:	cf 91       	pop	r28
    101e:	df 91       	pop	r29
    1020:	08 95       	ret

00001022 <TWI_Transceiver_Busy>:
    
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
    1022:	df 93       	push	r29
    1024:	cf 93       	push	r28
    1026:	cd b7       	in	r28, 0x3d	; 61
    1028:	de b7       	in	r29, 0x3e	; 62
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    102a:	e4 e7       	ldi	r30, 0x74	; 116
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	81 70       	andi	r24, 0x01	; 1
}
    1032:	cf 91       	pop	r28
    1034:	df 91       	pop	r29
    1036:	08 95       	ret

00001038 <TWI_Get_State_Info>:
Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
    1038:	df 93       	push	r29
    103a:	cf 93       	push	r28
    103c:	cd b7       	in	r28, 0x3d	; 61
    103e:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    1040:	0e 94 11 08 	call	0x1022	; 0x1022 <TWI_Transceiver_Busy>
    1044:	88 23       	and	r24, r24
    1046:	e1 f7       	brne	.-8      	; 0x1040 <TWI_Get_State_Info+0x8>
  return ( TWI_state );                         // Return error state.
    1048:	80 91 25 01 	lds	r24, 0x0125
}
    104c:	cf 91       	pop	r28
    104e:	df 91       	pop	r29
    1050:	08 95       	ret

00001052 <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
    1052:	df 93       	push	r29
    1054:	cf 93       	push	r28
    1056:	00 d0       	rcall	.+0      	; 0x1058 <TWI_Start_Transceiver_With_Data+0x6>
    1058:	00 d0       	rcall	.+0      	; 0x105a <TWI_Start_Transceiver_With_Data+0x8>
    105a:	cd b7       	in	r28, 0x3d	; 61
    105c:	de b7       	in	r29, 0x3e	; 62
    105e:	9b 83       	std	Y+3, r25	; 0x03
    1060:	8a 83       	std	Y+2, r24	; 0x02
    1062:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1064:	0e 94 11 08 	call	0x1022	; 0x1022 <TWI_Transceiver_Busy>
    1068:	88 23       	and	r24, r24
    106a:	e1 f7       	brne	.-8      	; 0x1064 <TWI_Start_Transceiver_With_Data+0x12>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    106c:	8c 81       	ldd	r24, Y+4	; 0x04
    106e:	80 93 4e 02 	sts	0x024E, r24
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    1072:	ea 81       	ldd	r30, Y+2	; 0x02
    1074:	fb 81       	ldd	r31, Y+3	; 0x03
    1076:	80 81       	ld	r24, Z
    1078:	80 93 4a 02 	sts	0x024A, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    107c:	ea 81       	ldd	r30, Y+2	; 0x02
    107e:	fb 81       	ldd	r31, Y+3	; 0x03
    1080:	80 81       	ld	r24, Z
    1082:	88 2f       	mov	r24, r24
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	81 70       	andi	r24, 0x01	; 1
    1088:	90 70       	andi	r25, 0x00	; 0
    108a:	00 97       	sbiw	r24, 0x00	; 0
    108c:	d1 f4       	brne	.+52     	; 0x10c2 <TWI_Start_Transceiver_With_Data+0x70>
  {
    for ( temp = 1; temp < msgSize; temp++ )
    108e:	81 e0       	ldi	r24, 0x01	; 1
    1090:	89 83       	std	Y+1, r24	; 0x01
    1092:	13 c0       	rjmp	.+38     	; 0x10ba <TWI_Start_Transceiver_With_Data+0x68>
      TWI_buf[ temp ] = msg[ temp ];
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	48 2f       	mov	r20, r24
    1098:	50 e0       	ldi	r21, 0x00	; 0
    109a:	89 81       	ldd	r24, Y+1	; 0x01
    109c:	28 2f       	mov	r18, r24
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	8a 81       	ldd	r24, Y+2	; 0x02
    10a2:	9b 81       	ldd	r25, Y+3	; 0x03
    10a4:	fc 01       	movw	r30, r24
    10a6:	e2 0f       	add	r30, r18
    10a8:	f3 1f       	adc	r31, r19
    10aa:	80 81       	ld	r24, Z
    10ac:	fa 01       	movw	r30, r20
    10ae:	e6 5b       	subi	r30, 0xB6	; 182
    10b0:	fd 4f       	sbci	r31, 0xFD	; 253
    10b2:	80 83       	st	Z, r24

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	8f 5f       	subi	r24, 0xFF	; 255
    10b8:	89 83       	std	Y+1, r24	; 0x01
    10ba:	99 81       	ldd	r25, Y+1	; 0x01
    10bc:	8c 81       	ldd	r24, Y+4	; 0x04
    10be:	98 17       	cp	r25, r24
    10c0:	48 f3       	brcs	.-46     	; 0x1094 <TWI_Start_Transceiver_With_Data+0x42>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
    10c2:	10 92 48 02 	sts	0x0248, r1
  TWI_state         = TWI_NO_STATE ;
    10c6:	88 ef       	ldi	r24, 0xF8	; 248
    10c8:	80 93 25 01 	sts	0x0125, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    10cc:	e4 e7       	ldi	r30, 0x74	; 116
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	85 ea       	ldi	r24, 0xA5	; 165
    10d2:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
    10d8:	0f 90       	pop	r0
    10da:	0f 90       	pop	r0
    10dc:	cf 91       	pop	r28
    10de:	df 91       	pop	r29
    10e0:	08 95       	ret

000010e2 <TWI_Start_Transceiver>:
Call this function to resend the last message. The driver will reuse the data previously put in the transceiver buffers.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
    10e2:	df 93       	push	r29
    10e4:	cf 93       	push	r28
    10e6:	cd b7       	in	r28, 0x3d	; 61
    10e8:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    10ea:	0e 94 11 08 	call	0x1022	; 0x1022 <TWI_Transceiver_Busy>
    10ee:	88 23       	and	r24, r24
    10f0:	e1 f7       	brne	.-8      	; 0x10ea <TWI_Start_Transceiver+0x8>
  TWI_statusReg.all = 0;      
    10f2:	10 92 48 02 	sts	0x0248, r1
  TWI_state         = TWI_NO_STATE ;
    10f6:	88 ef       	ldi	r24, 0xF8	; 248
    10f8:	80 93 25 01 	sts	0x0125, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    10fc:	e4 e7       	ldi	r30, 0x74	; 116
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	85 ea       	ldi	r24, 0xA5	; 165
    1102:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    1104:	cf 91       	pop	r28
    1106:	df 91       	pop	r29
    1108:	08 95       	ret

0000110a <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
    110a:	df 93       	push	r29
    110c:	cf 93       	push	r28
    110e:	00 d0       	rcall	.+0      	; 0x1110 <TWI_Get_Data_From_Transceiver+0x6>
    1110:	00 d0       	rcall	.+0      	; 0x1112 <TWI_Get_Data_From_Transceiver+0x8>
    1112:	cd b7       	in	r28, 0x3d	; 61
    1114:	de b7       	in	r29, 0x3e	; 62
    1116:	9b 83       	std	Y+3, r25	; 0x03
    1118:	8a 83       	std	Y+2, r24	; 0x02
    111a:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    111c:	0e 94 11 08 	call	0x1022	; 0x1022 <TWI_Transceiver_Busy>
    1120:	88 23       	and	r24, r24
    1122:	e1 f7       	brne	.-8      	; 0x111c <TWI_Get_Data_From_Transceiver+0x12>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    1124:	80 91 48 02 	lds	r24, 0x0248
    1128:	81 70       	andi	r24, 0x01	; 1
    112a:	88 23       	and	r24, r24
    112c:	c9 f0       	breq	.+50     	; 0x1160 <TWI_Get_Data_From_Transceiver+0x56>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    112e:	19 82       	std	Y+1, r1	; 0x01
    1130:	13 c0       	rjmp	.+38     	; 0x1158 <TWI_Get_Data_From_Transceiver+0x4e>
    {
      msg[ i ] = TWI_buf[ i ];
    1132:	89 81       	ldd	r24, Y+1	; 0x01
    1134:	28 2f       	mov	r18, r24
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	8a 81       	ldd	r24, Y+2	; 0x02
    113a:	9b 81       	ldd	r25, Y+3	; 0x03
    113c:	dc 01       	movw	r26, r24
    113e:	a2 0f       	add	r26, r18
    1140:	b3 1f       	adc	r27, r19
    1142:	89 81       	ldd	r24, Y+1	; 0x01
    1144:	88 2f       	mov	r24, r24
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	fc 01       	movw	r30, r24
    114a:	e6 5b       	subi	r30, 0xB6	; 182
    114c:	fd 4f       	sbci	r31, 0xFD	; 253
    114e:	80 81       	ld	r24, Z
    1150:	8c 93       	st	X, r24

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	8f 5f       	subi	r24, 0xFF	; 255
    1156:	89 83       	std	Y+1, r24	; 0x01
    1158:	99 81       	ldd	r25, Y+1	; 0x01
    115a:	8c 81       	ldd	r24, Y+4	; 0x04
    115c:	98 17       	cp	r25, r24
    115e:	48 f3       	brcs	.-46     	; 0x1132 <TWI_Get_Data_From_Transceiver+0x28>
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    1160:	80 91 48 02 	lds	r24, 0x0248
    1164:	81 70       	andi	r24, 0x01	; 1
}
    1166:	0f 90       	pop	r0
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	0f 90       	pop	r0
    116e:	cf 91       	pop	r28
    1170:	df 91       	pop	r29
    1172:	08 95       	ret

00001174 <TWI_interrupt>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
/*#pragma vector=TWI_vect
__interrupt void TWI_ISR(void)*/
void TWI_interrupt(){
    1174:	df 93       	push	r29
    1176:	cf 93       	push	r28
    1178:	00 d0       	rcall	.+0      	; 0x117a <TWI_interrupt+0x6>
    117a:	cd b7       	in	r28, 0x3d	; 61
    117c:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    117e:	e1 e7       	ldi	r30, 0x71	; 113
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	3a 83       	std	Y+2, r19	; 0x02
    118a:	29 83       	std	Y+1, r18	; 0x01
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	9a 81       	ldd	r25, Y+2	; 0x02
    1190:	88 32       	cpi	r24, 0x28	; 40
    1192:	91 05       	cpc	r25, r1
    1194:	a9 f1       	breq	.+106    	; 0x1200 <TWI_interrupt+0x8c>
    1196:	29 81       	ldd	r18, Y+1	; 0x01
    1198:	3a 81       	ldd	r19, Y+2	; 0x02
    119a:	29 32       	cpi	r18, 0x29	; 41
    119c:	31 05       	cpc	r19, r1
    119e:	84 f4       	brge	.+32     	; 0x11c0 <TWI_interrupt+0x4c>
    11a0:	89 81       	ldd	r24, Y+1	; 0x01
    11a2:	9a 81       	ldd	r25, Y+2	; 0x02
    11a4:	80 31       	cpi	r24, 0x10	; 16
    11a6:	91 05       	cpc	r25, r1
    11a8:	49 f1       	breq	.+82     	; 0x11fc <TWI_interrupt+0x88>
    11aa:	29 81       	ldd	r18, Y+1	; 0x01
    11ac:	3a 81       	ldd	r19, Y+2	; 0x02
    11ae:	28 31       	cpi	r18, 0x18	; 24
    11b0:	31 05       	cpc	r19, r1
    11b2:	31 f1       	breq	.+76     	; 0x1200 <TWI_interrupt+0x8c>
    11b4:	89 81       	ldd	r24, Y+1	; 0x01
    11b6:	9a 81       	ldd	r25, Y+2	; 0x02
    11b8:	88 30       	cpi	r24, 0x08	; 8
    11ba:	91 05       	cpc	r25, r1
    11bc:	f9 f0       	breq	.+62     	; 0x11fc <TWI_interrupt+0x88>
    11be:	83 c0       	rjmp	.+262    	; 0x12c6 <TWI_interrupt+0x152>
    11c0:	29 81       	ldd	r18, Y+1	; 0x01
    11c2:	3a 81       	ldd	r19, Y+2	; 0x02
    11c4:	20 34       	cpi	r18, 0x40	; 64
    11c6:	31 05       	cpc	r19, r1
    11c8:	09 f4       	brne	.+2      	; 0x11cc <TWI_interrupt+0x58>
    11ca:	4d c0       	rjmp	.+154    	; 0x1266 <TWI_interrupt+0xf2>
    11cc:	89 81       	ldd	r24, Y+1	; 0x01
    11ce:	9a 81       	ldd	r25, Y+2	; 0x02
    11d0:	81 34       	cpi	r24, 0x41	; 65
    11d2:	91 05       	cpc	r25, r1
    11d4:	3c f4       	brge	.+14     	; 0x11e4 <TWI_interrupt+0x70>
    11d6:	29 81       	ldd	r18, Y+1	; 0x01
    11d8:	3a 81       	ldd	r19, Y+2	; 0x02
    11da:	28 33       	cpi	r18, 0x38	; 56
    11dc:	31 05       	cpc	r19, r1
    11de:	09 f4       	brne	.+2      	; 0x11e2 <TWI_interrupt+0x6e>
    11e0:	6d c0       	rjmp	.+218    	; 0x12bc <TWI_interrupt+0x148>
    11e2:	71 c0       	rjmp	.+226    	; 0x12c6 <TWI_interrupt+0x152>
    11e4:	89 81       	ldd	r24, Y+1	; 0x01
    11e6:	9a 81       	ldd	r25, Y+2	; 0x02
    11e8:	80 35       	cpi	r24, 0x50	; 80
    11ea:	91 05       	cpc	r25, r1
    11ec:	69 f1       	breq	.+90     	; 0x1248 <TWI_interrupt+0xd4>
    11ee:	29 81       	ldd	r18, Y+1	; 0x01
    11f0:	3a 81       	ldd	r19, Y+2	; 0x02
    11f2:	28 35       	cpi	r18, 0x58	; 88
    11f4:	31 05       	cpc	r19, r1
    11f6:	09 f4       	brne	.+2      	; 0x11fa <TWI_interrupt+0x86>
    11f8:	4c c0       	rjmp	.+152    	; 0x1292 <TWI_interrupt+0x11e>
    11fa:	65 c0       	rjmp	.+202    	; 0x12c6 <TWI_interrupt+0x152>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    11fc:	10 92 49 02 	sts	0x0249, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    1200:	90 91 49 02 	lds	r25, 0x0249
    1204:	80 91 4e 02 	lds	r24, 0x024E
    1208:	98 17       	cp	r25, r24
    120a:	a0 f4       	brcc	.+40     	; 0x1234 <TWI_interrupt+0xc0>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    120c:	a3 e7       	ldi	r26, 0x73	; 115
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	20 91 49 02 	lds	r18, 0x0249
    1214:	82 2f       	mov	r24, r18
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	fc 01       	movw	r30, r24
    121a:	e6 5b       	subi	r30, 0xB6	; 182
    121c:	fd 4f       	sbci	r31, 0xFD	; 253
    121e:	80 81       	ld	r24, Z
    1220:	8c 93       	st	X, r24
    1222:	82 2f       	mov	r24, r18
    1224:	8f 5f       	subi	r24, 0xFF	; 255
    1226:	80 93 49 02 	sts	0x0249, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    122a:	e4 e7       	ldi	r30, 0x74	; 116
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	85 e8       	ldi	r24, 0x85	; 133
    1230:	80 83       	st	Z, r24
    1232:	52 c0       	rjmp	.+164    	; 0x12d8 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1234:	80 91 48 02 	lds	r24, 0x0248
    1238:	81 60       	ori	r24, 0x01	; 1
    123a:	80 93 48 02 	sts	0x0248, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    123e:	e4 e7       	ldi	r30, 0x74	; 116
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	84 e9       	ldi	r24, 0x94	; 148
    1244:	80 83       	st	Z, r24
    1246:	48 c0       	rjmp	.+144    	; 0x12d8 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1248:	30 91 49 02 	lds	r19, 0x0249
    124c:	83 2f       	mov	r24, r19
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	e3 e7       	ldi	r30, 0x73	; 115
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	20 81       	ld	r18, Z
    1256:	fc 01       	movw	r30, r24
    1258:	e6 5b       	subi	r30, 0xB6	; 182
    125a:	fd 4f       	sbci	r31, 0xFD	; 253
    125c:	20 83       	st	Z, r18
    125e:	83 2f       	mov	r24, r19
    1260:	8f 5f       	subi	r24, 0xFF	; 255
    1262:	80 93 49 02 	sts	0x0249, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1266:	80 91 49 02 	lds	r24, 0x0249
    126a:	28 2f       	mov	r18, r24
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	80 91 4e 02 	lds	r24, 0x024E
    1272:	88 2f       	mov	r24, r24
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	01 97       	sbiw	r24, 0x01	; 1
    1278:	28 17       	cp	r18, r24
    127a:	39 07       	cpc	r19, r25
    127c:	2c f4       	brge	.+10     	; 0x1288 <TWI_interrupt+0x114>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    127e:	e4 e7       	ldi	r30, 0x74	; 116
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	85 ec       	ldi	r24, 0xC5	; 197
    1284:	80 83       	st	Z, r24
    1286:	28 c0       	rjmp	.+80     	; 0x12d8 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1288:	e4 e7       	ldi	r30, 0x74	; 116
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	85 e8       	ldi	r24, 0x85	; 133
    128e:	80 83       	st	Z, r24
    1290:	23 c0       	rjmp	.+70     	; 0x12d8 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1292:	80 91 49 02 	lds	r24, 0x0249
    1296:	88 2f       	mov	r24, r24
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	e3 e7       	ldi	r30, 0x73	; 115
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	20 81       	ld	r18, Z
    12a0:	fc 01       	movw	r30, r24
    12a2:	e6 5b       	subi	r30, 0xB6	; 182
    12a4:	fd 4f       	sbci	r31, 0xFD	; 253
    12a6:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    12a8:	80 91 48 02 	lds	r24, 0x0248
    12ac:	81 60       	ori	r24, 0x01	; 1
    12ae:	80 93 48 02 	sts	0x0248, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12b2:	e4 e7       	ldi	r30, 0x74	; 116
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	84 e9       	ldi	r24, 0x94	; 148
    12b8:	80 83       	st	Z, r24
    12ba:	0e c0       	rjmp	.+28     	; 0x12d8 <TWI_interrupt+0x164>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12bc:	e4 e7       	ldi	r30, 0x74	; 116
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	85 ea       	ldi	r24, 0xA5	; 165
    12c2:	80 83       	st	Z, r24
    12c4:	09 c0       	rjmp	.+18     	; 0x12d8 <TWI_interrupt+0x164>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    12c6:	e1 e7       	ldi	r30, 0x71	; 113
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	80 93 25 01 	sts	0x0125, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    12d0:	e4 e7       	ldi	r30, 0x74	; 116
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	84 e0       	ldi	r24, 0x04	; 4
    12d6:	80 83       	st	Z, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    12d8:	0f 90       	pop	r0
    12da:	0f 90       	pop	r0
    12dc:	cf 91       	pop	r28
    12de:	df 91       	pop	r29
    12e0:	08 95       	ret

000012e2 <_fpadd_parts>:
    12e2:	a0 e0       	ldi	r26, 0x00	; 0
    12e4:	b0 e0       	ldi	r27, 0x00	; 0
    12e6:	e7 e7       	ldi	r30, 0x77	; 119
    12e8:	f9 e0       	ldi	r31, 0x09	; 9
    12ea:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__>
    12ee:	dc 01       	movw	r26, r24
    12f0:	2b 01       	movw	r4, r22
    12f2:	fa 01       	movw	r30, r20
    12f4:	9c 91       	ld	r25, X
    12f6:	92 30       	cpi	r25, 0x02	; 2
    12f8:	08 f4       	brcc	.+2      	; 0x12fc <_fpadd_parts+0x1a>
    12fa:	39 c1       	rjmp	.+626    	; 0x156e <_fpadd_parts+0x28c>
    12fc:	eb 01       	movw	r28, r22
    12fe:	88 81       	ld	r24, Y
    1300:	82 30       	cpi	r24, 0x02	; 2
    1302:	08 f4       	brcc	.+2      	; 0x1306 <_fpadd_parts+0x24>
    1304:	33 c1       	rjmp	.+614    	; 0x156c <_fpadd_parts+0x28a>
    1306:	94 30       	cpi	r25, 0x04	; 4
    1308:	69 f4       	brne	.+26     	; 0x1324 <_fpadd_parts+0x42>
    130a:	84 30       	cpi	r24, 0x04	; 4
    130c:	09 f0       	breq	.+2      	; 0x1310 <_fpadd_parts+0x2e>
    130e:	2f c1       	rjmp	.+606    	; 0x156e <_fpadd_parts+0x28c>
    1310:	11 96       	adiw	r26, 0x01	; 1
    1312:	9c 91       	ld	r25, X
    1314:	11 97       	sbiw	r26, 0x01	; 1
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	98 17       	cp	r25, r24
    131a:	09 f4       	brne	.+2      	; 0x131e <_fpadd_parts+0x3c>
    131c:	28 c1       	rjmp	.+592    	; 0x156e <_fpadd_parts+0x28c>
    131e:	a6 e2       	ldi	r26, 0x26	; 38
    1320:	b1 e0       	ldi	r27, 0x01	; 1
    1322:	25 c1       	rjmp	.+586    	; 0x156e <_fpadd_parts+0x28c>
    1324:	84 30       	cpi	r24, 0x04	; 4
    1326:	09 f4       	brne	.+2      	; 0x132a <_fpadd_parts+0x48>
    1328:	21 c1       	rjmp	.+578    	; 0x156c <_fpadd_parts+0x28a>
    132a:	82 30       	cpi	r24, 0x02	; 2
    132c:	a9 f4       	brne	.+42     	; 0x1358 <_fpadd_parts+0x76>
    132e:	92 30       	cpi	r25, 0x02	; 2
    1330:	09 f0       	breq	.+2      	; 0x1334 <_fpadd_parts+0x52>
    1332:	1d c1       	rjmp	.+570    	; 0x156e <_fpadd_parts+0x28c>
    1334:	9a 01       	movw	r18, r20
    1336:	ad 01       	movw	r20, r26
    1338:	88 e0       	ldi	r24, 0x08	; 8
    133a:	ea 01       	movw	r28, r20
    133c:	09 90       	ld	r0, Y+
    133e:	ae 01       	movw	r20, r28
    1340:	e9 01       	movw	r28, r18
    1342:	09 92       	st	Y+, r0
    1344:	9e 01       	movw	r18, r28
    1346:	81 50       	subi	r24, 0x01	; 1
    1348:	c1 f7       	brne	.-16     	; 0x133a <_fpadd_parts+0x58>
    134a:	e2 01       	movw	r28, r4
    134c:	89 81       	ldd	r24, Y+1	; 0x01
    134e:	11 96       	adiw	r26, 0x01	; 1
    1350:	9c 91       	ld	r25, X
    1352:	89 23       	and	r24, r25
    1354:	81 83       	std	Z+1, r24	; 0x01
    1356:	08 c1       	rjmp	.+528    	; 0x1568 <_fpadd_parts+0x286>
    1358:	92 30       	cpi	r25, 0x02	; 2
    135a:	09 f4       	brne	.+2      	; 0x135e <_fpadd_parts+0x7c>
    135c:	07 c1       	rjmp	.+526    	; 0x156c <_fpadd_parts+0x28a>
    135e:	12 96       	adiw	r26, 0x02	; 2
    1360:	2d 90       	ld	r2, X+
    1362:	3c 90       	ld	r3, X
    1364:	13 97       	sbiw	r26, 0x03	; 3
    1366:	eb 01       	movw	r28, r22
    1368:	8a 81       	ldd	r24, Y+2	; 0x02
    136a:	9b 81       	ldd	r25, Y+3	; 0x03
    136c:	14 96       	adiw	r26, 0x04	; 4
    136e:	ad 90       	ld	r10, X+
    1370:	bd 90       	ld	r11, X+
    1372:	cd 90       	ld	r12, X+
    1374:	dc 90       	ld	r13, X
    1376:	17 97       	sbiw	r26, 0x07	; 7
    1378:	ec 80       	ldd	r14, Y+4	; 0x04
    137a:	fd 80       	ldd	r15, Y+5	; 0x05
    137c:	0e 81       	ldd	r16, Y+6	; 0x06
    137e:	1f 81       	ldd	r17, Y+7	; 0x07
    1380:	91 01       	movw	r18, r2
    1382:	28 1b       	sub	r18, r24
    1384:	39 0b       	sbc	r19, r25
    1386:	b9 01       	movw	r22, r18
    1388:	37 ff       	sbrs	r19, 7
    138a:	04 c0       	rjmp	.+8      	; 0x1394 <_fpadd_parts+0xb2>
    138c:	66 27       	eor	r22, r22
    138e:	77 27       	eor	r23, r23
    1390:	62 1b       	sub	r22, r18
    1392:	73 0b       	sbc	r23, r19
    1394:	60 32       	cpi	r22, 0x20	; 32
    1396:	71 05       	cpc	r23, r1
    1398:	0c f0       	brlt	.+2      	; 0x139c <_fpadd_parts+0xba>
    139a:	61 c0       	rjmp	.+194    	; 0x145e <_fpadd_parts+0x17c>
    139c:	12 16       	cp	r1, r18
    139e:	13 06       	cpc	r1, r19
    13a0:	6c f5       	brge	.+90     	; 0x13fc <_fpadd_parts+0x11a>
    13a2:	37 01       	movw	r6, r14
    13a4:	48 01       	movw	r8, r16
    13a6:	06 2e       	mov	r0, r22
    13a8:	04 c0       	rjmp	.+8      	; 0x13b2 <_fpadd_parts+0xd0>
    13aa:	96 94       	lsr	r9
    13ac:	87 94       	ror	r8
    13ae:	77 94       	ror	r7
    13b0:	67 94       	ror	r6
    13b2:	0a 94       	dec	r0
    13b4:	d2 f7       	brpl	.-12     	; 0x13aa <_fpadd_parts+0xc8>
    13b6:	21 e0       	ldi	r18, 0x01	; 1
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	40 e0       	ldi	r20, 0x00	; 0
    13bc:	50 e0       	ldi	r21, 0x00	; 0
    13be:	04 c0       	rjmp	.+8      	; 0x13c8 <_fpadd_parts+0xe6>
    13c0:	22 0f       	add	r18, r18
    13c2:	33 1f       	adc	r19, r19
    13c4:	44 1f       	adc	r20, r20
    13c6:	55 1f       	adc	r21, r21
    13c8:	6a 95       	dec	r22
    13ca:	d2 f7       	brpl	.-12     	; 0x13c0 <_fpadd_parts+0xde>
    13cc:	21 50       	subi	r18, 0x01	; 1
    13ce:	30 40       	sbci	r19, 0x00	; 0
    13d0:	40 40       	sbci	r20, 0x00	; 0
    13d2:	50 40       	sbci	r21, 0x00	; 0
    13d4:	2e 21       	and	r18, r14
    13d6:	3f 21       	and	r19, r15
    13d8:	40 23       	and	r20, r16
    13da:	51 23       	and	r21, r17
    13dc:	21 15       	cp	r18, r1
    13de:	31 05       	cpc	r19, r1
    13e0:	41 05       	cpc	r20, r1
    13e2:	51 05       	cpc	r21, r1
    13e4:	21 f0       	breq	.+8      	; 0x13ee <_fpadd_parts+0x10c>
    13e6:	21 e0       	ldi	r18, 0x01	; 1
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	40 e0       	ldi	r20, 0x00	; 0
    13ec:	50 e0       	ldi	r21, 0x00	; 0
    13ee:	79 01       	movw	r14, r18
    13f0:	8a 01       	movw	r16, r20
    13f2:	e6 28       	or	r14, r6
    13f4:	f7 28       	or	r15, r7
    13f6:	08 29       	or	r16, r8
    13f8:	19 29       	or	r17, r9
    13fa:	3c c0       	rjmp	.+120    	; 0x1474 <_fpadd_parts+0x192>
    13fc:	23 2b       	or	r18, r19
    13fe:	d1 f1       	breq	.+116    	; 0x1474 <_fpadd_parts+0x192>
    1400:	26 0e       	add	r2, r22
    1402:	37 1e       	adc	r3, r23
    1404:	35 01       	movw	r6, r10
    1406:	46 01       	movw	r8, r12
    1408:	06 2e       	mov	r0, r22
    140a:	04 c0       	rjmp	.+8      	; 0x1414 <_fpadd_parts+0x132>
    140c:	96 94       	lsr	r9
    140e:	87 94       	ror	r8
    1410:	77 94       	ror	r7
    1412:	67 94       	ror	r6
    1414:	0a 94       	dec	r0
    1416:	d2 f7       	brpl	.-12     	; 0x140c <_fpadd_parts+0x12a>
    1418:	21 e0       	ldi	r18, 0x01	; 1
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	40 e0       	ldi	r20, 0x00	; 0
    141e:	50 e0       	ldi	r21, 0x00	; 0
    1420:	04 c0       	rjmp	.+8      	; 0x142a <_fpadd_parts+0x148>
    1422:	22 0f       	add	r18, r18
    1424:	33 1f       	adc	r19, r19
    1426:	44 1f       	adc	r20, r20
    1428:	55 1f       	adc	r21, r21
    142a:	6a 95       	dec	r22
    142c:	d2 f7       	brpl	.-12     	; 0x1422 <_fpadd_parts+0x140>
    142e:	21 50       	subi	r18, 0x01	; 1
    1430:	30 40       	sbci	r19, 0x00	; 0
    1432:	40 40       	sbci	r20, 0x00	; 0
    1434:	50 40       	sbci	r21, 0x00	; 0
    1436:	2a 21       	and	r18, r10
    1438:	3b 21       	and	r19, r11
    143a:	4c 21       	and	r20, r12
    143c:	5d 21       	and	r21, r13
    143e:	21 15       	cp	r18, r1
    1440:	31 05       	cpc	r19, r1
    1442:	41 05       	cpc	r20, r1
    1444:	51 05       	cpc	r21, r1
    1446:	21 f0       	breq	.+8      	; 0x1450 <_fpadd_parts+0x16e>
    1448:	21 e0       	ldi	r18, 0x01	; 1
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	40 e0       	ldi	r20, 0x00	; 0
    144e:	50 e0       	ldi	r21, 0x00	; 0
    1450:	59 01       	movw	r10, r18
    1452:	6a 01       	movw	r12, r20
    1454:	a6 28       	or	r10, r6
    1456:	b7 28       	or	r11, r7
    1458:	c8 28       	or	r12, r8
    145a:	d9 28       	or	r13, r9
    145c:	0b c0       	rjmp	.+22     	; 0x1474 <_fpadd_parts+0x192>
    145e:	82 15       	cp	r24, r2
    1460:	93 05       	cpc	r25, r3
    1462:	2c f0       	brlt	.+10     	; 0x146e <_fpadd_parts+0x18c>
    1464:	1c 01       	movw	r2, r24
    1466:	aa 24       	eor	r10, r10
    1468:	bb 24       	eor	r11, r11
    146a:	65 01       	movw	r12, r10
    146c:	03 c0       	rjmp	.+6      	; 0x1474 <_fpadd_parts+0x192>
    146e:	ee 24       	eor	r14, r14
    1470:	ff 24       	eor	r15, r15
    1472:	87 01       	movw	r16, r14
    1474:	11 96       	adiw	r26, 0x01	; 1
    1476:	9c 91       	ld	r25, X
    1478:	d2 01       	movw	r26, r4
    147a:	11 96       	adiw	r26, 0x01	; 1
    147c:	8c 91       	ld	r24, X
    147e:	98 17       	cp	r25, r24
    1480:	09 f4       	brne	.+2      	; 0x1484 <_fpadd_parts+0x1a2>
    1482:	45 c0       	rjmp	.+138    	; 0x150e <_fpadd_parts+0x22c>
    1484:	99 23       	and	r25, r25
    1486:	39 f0       	breq	.+14     	; 0x1496 <_fpadd_parts+0x1b4>
    1488:	a8 01       	movw	r20, r16
    148a:	97 01       	movw	r18, r14
    148c:	2a 19       	sub	r18, r10
    148e:	3b 09       	sbc	r19, r11
    1490:	4c 09       	sbc	r20, r12
    1492:	5d 09       	sbc	r21, r13
    1494:	06 c0       	rjmp	.+12     	; 0x14a2 <_fpadd_parts+0x1c0>
    1496:	a6 01       	movw	r20, r12
    1498:	95 01       	movw	r18, r10
    149a:	2e 19       	sub	r18, r14
    149c:	3f 09       	sbc	r19, r15
    149e:	40 0b       	sbc	r20, r16
    14a0:	51 0b       	sbc	r21, r17
    14a2:	57 fd       	sbrc	r21, 7
    14a4:	08 c0       	rjmp	.+16     	; 0x14b6 <_fpadd_parts+0x1d4>
    14a6:	11 82       	std	Z+1, r1	; 0x01
    14a8:	33 82       	std	Z+3, r3	; 0x03
    14aa:	22 82       	std	Z+2, r2	; 0x02
    14ac:	24 83       	std	Z+4, r18	; 0x04
    14ae:	35 83       	std	Z+5, r19	; 0x05
    14b0:	46 83       	std	Z+6, r20	; 0x06
    14b2:	57 83       	std	Z+7, r21	; 0x07
    14b4:	1d c0       	rjmp	.+58     	; 0x14f0 <_fpadd_parts+0x20e>
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	81 83       	std	Z+1, r24	; 0x01
    14ba:	33 82       	std	Z+3, r3	; 0x03
    14bc:	22 82       	std	Z+2, r2	; 0x02
    14be:	88 27       	eor	r24, r24
    14c0:	99 27       	eor	r25, r25
    14c2:	dc 01       	movw	r26, r24
    14c4:	82 1b       	sub	r24, r18
    14c6:	93 0b       	sbc	r25, r19
    14c8:	a4 0b       	sbc	r26, r20
    14ca:	b5 0b       	sbc	r27, r21
    14cc:	84 83       	std	Z+4, r24	; 0x04
    14ce:	95 83       	std	Z+5, r25	; 0x05
    14d0:	a6 83       	std	Z+6, r26	; 0x06
    14d2:	b7 83       	std	Z+7, r27	; 0x07
    14d4:	0d c0       	rjmp	.+26     	; 0x14f0 <_fpadd_parts+0x20e>
    14d6:	22 0f       	add	r18, r18
    14d8:	33 1f       	adc	r19, r19
    14da:	44 1f       	adc	r20, r20
    14dc:	55 1f       	adc	r21, r21
    14de:	24 83       	std	Z+4, r18	; 0x04
    14e0:	35 83       	std	Z+5, r19	; 0x05
    14e2:	46 83       	std	Z+6, r20	; 0x06
    14e4:	57 83       	std	Z+7, r21	; 0x07
    14e6:	82 81       	ldd	r24, Z+2	; 0x02
    14e8:	93 81       	ldd	r25, Z+3	; 0x03
    14ea:	01 97       	sbiw	r24, 0x01	; 1
    14ec:	93 83       	std	Z+3, r25	; 0x03
    14ee:	82 83       	std	Z+2, r24	; 0x02
    14f0:	24 81       	ldd	r18, Z+4	; 0x04
    14f2:	35 81       	ldd	r19, Z+5	; 0x05
    14f4:	46 81       	ldd	r20, Z+6	; 0x06
    14f6:	57 81       	ldd	r21, Z+7	; 0x07
    14f8:	da 01       	movw	r26, r20
    14fa:	c9 01       	movw	r24, r18
    14fc:	01 97       	sbiw	r24, 0x01	; 1
    14fe:	a1 09       	sbc	r26, r1
    1500:	b1 09       	sbc	r27, r1
    1502:	8f 5f       	subi	r24, 0xFF	; 255
    1504:	9f 4f       	sbci	r25, 0xFF	; 255
    1506:	af 4f       	sbci	r26, 0xFF	; 255
    1508:	bf 43       	sbci	r27, 0x3F	; 63
    150a:	28 f3       	brcs	.-54     	; 0x14d6 <_fpadd_parts+0x1f4>
    150c:	0b c0       	rjmp	.+22     	; 0x1524 <_fpadd_parts+0x242>
    150e:	91 83       	std	Z+1, r25	; 0x01
    1510:	33 82       	std	Z+3, r3	; 0x03
    1512:	22 82       	std	Z+2, r2	; 0x02
    1514:	ea 0c       	add	r14, r10
    1516:	fb 1c       	adc	r15, r11
    1518:	0c 1d       	adc	r16, r12
    151a:	1d 1d       	adc	r17, r13
    151c:	e4 82       	std	Z+4, r14	; 0x04
    151e:	f5 82       	std	Z+5, r15	; 0x05
    1520:	06 83       	std	Z+6, r16	; 0x06
    1522:	17 83       	std	Z+7, r17	; 0x07
    1524:	83 e0       	ldi	r24, 0x03	; 3
    1526:	80 83       	st	Z, r24
    1528:	24 81       	ldd	r18, Z+4	; 0x04
    152a:	35 81       	ldd	r19, Z+5	; 0x05
    152c:	46 81       	ldd	r20, Z+6	; 0x06
    152e:	57 81       	ldd	r21, Z+7	; 0x07
    1530:	57 ff       	sbrs	r21, 7
    1532:	1a c0       	rjmp	.+52     	; 0x1568 <_fpadd_parts+0x286>
    1534:	c9 01       	movw	r24, r18
    1536:	aa 27       	eor	r26, r26
    1538:	97 fd       	sbrc	r25, 7
    153a:	a0 95       	com	r26
    153c:	ba 2f       	mov	r27, r26
    153e:	81 70       	andi	r24, 0x01	; 1
    1540:	90 70       	andi	r25, 0x00	; 0
    1542:	a0 70       	andi	r26, 0x00	; 0
    1544:	b0 70       	andi	r27, 0x00	; 0
    1546:	56 95       	lsr	r21
    1548:	47 95       	ror	r20
    154a:	37 95       	ror	r19
    154c:	27 95       	ror	r18
    154e:	82 2b       	or	r24, r18
    1550:	93 2b       	or	r25, r19
    1552:	a4 2b       	or	r26, r20
    1554:	b5 2b       	or	r27, r21
    1556:	84 83       	std	Z+4, r24	; 0x04
    1558:	95 83       	std	Z+5, r25	; 0x05
    155a:	a6 83       	std	Z+6, r26	; 0x06
    155c:	b7 83       	std	Z+7, r27	; 0x07
    155e:	82 81       	ldd	r24, Z+2	; 0x02
    1560:	93 81       	ldd	r25, Z+3	; 0x03
    1562:	01 96       	adiw	r24, 0x01	; 1
    1564:	93 83       	std	Z+3, r25	; 0x03
    1566:	82 83       	std	Z+2, r24	; 0x02
    1568:	df 01       	movw	r26, r30
    156a:	01 c0       	rjmp	.+2      	; 0x156e <_fpadd_parts+0x28c>
    156c:	d2 01       	movw	r26, r4
    156e:	cd 01       	movw	r24, r26
    1570:	cd b7       	in	r28, 0x3d	; 61
    1572:	de b7       	in	r29, 0x3e	; 62
    1574:	e2 e1       	ldi	r30, 0x12	; 18
    1576:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__>

0000157a <__subsf3>:
    157a:	a0 e2       	ldi	r26, 0x20	; 32
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	e3 ec       	ldi	r30, 0xC3	; 195
    1580:	fa e0       	ldi	r31, 0x0A	; 10
    1582:	0c 94 d0 11 	jmp	0x23a0	; 0x23a0 <__prologue_saves__+0x18>
    1586:	69 83       	std	Y+1, r22	; 0x01
    1588:	7a 83       	std	Y+2, r23	; 0x02
    158a:	8b 83       	std	Y+3, r24	; 0x03
    158c:	9c 83       	std	Y+4, r25	; 0x04
    158e:	2d 83       	std	Y+5, r18	; 0x05
    1590:	3e 83       	std	Y+6, r19	; 0x06
    1592:	4f 83       	std	Y+7, r20	; 0x07
    1594:	58 87       	std	Y+8, r21	; 0x08
    1596:	e9 e0       	ldi	r30, 0x09	; 9
    1598:	ee 2e       	mov	r14, r30
    159a:	f1 2c       	mov	r15, r1
    159c:	ec 0e       	add	r14, r28
    159e:	fd 1e       	adc	r15, r29
    15a0:	ce 01       	movw	r24, r28
    15a2:	01 96       	adiw	r24, 0x01	; 1
    15a4:	b7 01       	movw	r22, r14
    15a6:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    15aa:	8e 01       	movw	r16, r28
    15ac:	0f 5e       	subi	r16, 0xEF	; 239
    15ae:	1f 4f       	sbci	r17, 0xFF	; 255
    15b0:	ce 01       	movw	r24, r28
    15b2:	05 96       	adiw	r24, 0x05	; 5
    15b4:	b8 01       	movw	r22, r16
    15b6:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    15ba:	8a 89       	ldd	r24, Y+18	; 0x12
    15bc:	91 e0       	ldi	r25, 0x01	; 1
    15be:	89 27       	eor	r24, r25
    15c0:	8a 8b       	std	Y+18, r24	; 0x12
    15c2:	c7 01       	movw	r24, r14
    15c4:	b8 01       	movw	r22, r16
    15c6:	ae 01       	movw	r20, r28
    15c8:	47 5e       	subi	r20, 0xE7	; 231
    15ca:	5f 4f       	sbci	r21, 0xFF	; 255
    15cc:	0e 94 71 09 	call	0x12e2	; 0x12e2 <_fpadd_parts>
    15d0:	0e 94 76 0d 	call	0x1aec	; 0x1aec <__pack_f>
    15d4:	a0 96       	adiw	r28, 0x20	; 32
    15d6:	e6 e0       	ldi	r30, 0x06	; 6
    15d8:	0c 94 ec 11 	jmp	0x23d8	; 0x23d8 <__epilogue_restores__+0x18>

000015dc <__addsf3>:
    15dc:	a0 e2       	ldi	r26, 0x20	; 32
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e4 ef       	ldi	r30, 0xF4	; 244
    15e2:	fa e0       	ldi	r31, 0x0A	; 10
    15e4:	0c 94 d0 11 	jmp	0x23a0	; 0x23a0 <__prologue_saves__+0x18>
    15e8:	69 83       	std	Y+1, r22	; 0x01
    15ea:	7a 83       	std	Y+2, r23	; 0x02
    15ec:	8b 83       	std	Y+3, r24	; 0x03
    15ee:	9c 83       	std	Y+4, r25	; 0x04
    15f0:	2d 83       	std	Y+5, r18	; 0x05
    15f2:	3e 83       	std	Y+6, r19	; 0x06
    15f4:	4f 83       	std	Y+7, r20	; 0x07
    15f6:	58 87       	std	Y+8, r21	; 0x08
    15f8:	f9 e0       	ldi	r31, 0x09	; 9
    15fa:	ef 2e       	mov	r14, r31
    15fc:	f1 2c       	mov	r15, r1
    15fe:	ec 0e       	add	r14, r28
    1600:	fd 1e       	adc	r15, r29
    1602:	ce 01       	movw	r24, r28
    1604:	01 96       	adiw	r24, 0x01	; 1
    1606:	b7 01       	movw	r22, r14
    1608:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    160c:	8e 01       	movw	r16, r28
    160e:	0f 5e       	subi	r16, 0xEF	; 239
    1610:	1f 4f       	sbci	r17, 0xFF	; 255
    1612:	ce 01       	movw	r24, r28
    1614:	05 96       	adiw	r24, 0x05	; 5
    1616:	b8 01       	movw	r22, r16
    1618:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    161c:	c7 01       	movw	r24, r14
    161e:	b8 01       	movw	r22, r16
    1620:	ae 01       	movw	r20, r28
    1622:	47 5e       	subi	r20, 0xE7	; 231
    1624:	5f 4f       	sbci	r21, 0xFF	; 255
    1626:	0e 94 71 09 	call	0x12e2	; 0x12e2 <_fpadd_parts>
    162a:	0e 94 76 0d 	call	0x1aec	; 0x1aec <__pack_f>
    162e:	a0 96       	adiw	r28, 0x20	; 32
    1630:	e6 e0       	ldi	r30, 0x06	; 6
    1632:	0c 94 ec 11 	jmp	0x23d8	; 0x23d8 <__epilogue_restores__+0x18>

00001636 <__mulsf3>:
    1636:	a0 e2       	ldi	r26, 0x20	; 32
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	e1 e2       	ldi	r30, 0x21	; 33
    163c:	fb e0       	ldi	r31, 0x0B	; 11
    163e:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__>
    1642:	69 83       	std	Y+1, r22	; 0x01
    1644:	7a 83       	std	Y+2, r23	; 0x02
    1646:	8b 83       	std	Y+3, r24	; 0x03
    1648:	9c 83       	std	Y+4, r25	; 0x04
    164a:	2d 83       	std	Y+5, r18	; 0x05
    164c:	3e 83       	std	Y+6, r19	; 0x06
    164e:	4f 83       	std	Y+7, r20	; 0x07
    1650:	58 87       	std	Y+8, r21	; 0x08
    1652:	ce 01       	movw	r24, r28
    1654:	01 96       	adiw	r24, 0x01	; 1
    1656:	be 01       	movw	r22, r28
    1658:	67 5f       	subi	r22, 0xF7	; 247
    165a:	7f 4f       	sbci	r23, 0xFF	; 255
    165c:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    1660:	ce 01       	movw	r24, r28
    1662:	05 96       	adiw	r24, 0x05	; 5
    1664:	be 01       	movw	r22, r28
    1666:	6f 5e       	subi	r22, 0xEF	; 239
    1668:	7f 4f       	sbci	r23, 0xFF	; 255
    166a:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    166e:	99 85       	ldd	r25, Y+9	; 0x09
    1670:	92 30       	cpi	r25, 0x02	; 2
    1672:	88 f0       	brcs	.+34     	; 0x1696 <__mulsf3+0x60>
    1674:	89 89       	ldd	r24, Y+17	; 0x11
    1676:	82 30       	cpi	r24, 0x02	; 2
    1678:	c8 f0       	brcs	.+50     	; 0x16ac <__mulsf3+0x76>
    167a:	94 30       	cpi	r25, 0x04	; 4
    167c:	19 f4       	brne	.+6      	; 0x1684 <__mulsf3+0x4e>
    167e:	82 30       	cpi	r24, 0x02	; 2
    1680:	51 f4       	brne	.+20     	; 0x1696 <__mulsf3+0x60>
    1682:	04 c0       	rjmp	.+8      	; 0x168c <__mulsf3+0x56>
    1684:	84 30       	cpi	r24, 0x04	; 4
    1686:	29 f4       	brne	.+10     	; 0x1692 <__mulsf3+0x5c>
    1688:	92 30       	cpi	r25, 0x02	; 2
    168a:	81 f4       	brne	.+32     	; 0x16ac <__mulsf3+0x76>
    168c:	86 e2       	ldi	r24, 0x26	; 38
    168e:	91 e0       	ldi	r25, 0x01	; 1
    1690:	c6 c0       	rjmp	.+396    	; 0x181e <__mulsf3+0x1e8>
    1692:	92 30       	cpi	r25, 0x02	; 2
    1694:	49 f4       	brne	.+18     	; 0x16a8 <__mulsf3+0x72>
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	9a 85       	ldd	r25, Y+10	; 0x0a
    169a:	8a 89       	ldd	r24, Y+18	; 0x12
    169c:	98 13       	cpse	r25, r24
    169e:	21 e0       	ldi	r18, 0x01	; 1
    16a0:	2a 87       	std	Y+10, r18	; 0x0a
    16a2:	ce 01       	movw	r24, r28
    16a4:	09 96       	adiw	r24, 0x09	; 9
    16a6:	bb c0       	rjmp	.+374    	; 0x181e <__mulsf3+0x1e8>
    16a8:	82 30       	cpi	r24, 0x02	; 2
    16aa:	49 f4       	brne	.+18     	; 0x16be <__mulsf3+0x88>
    16ac:	20 e0       	ldi	r18, 0x00	; 0
    16ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b0:	8a 89       	ldd	r24, Y+18	; 0x12
    16b2:	98 13       	cpse	r25, r24
    16b4:	21 e0       	ldi	r18, 0x01	; 1
    16b6:	2a 8b       	std	Y+18, r18	; 0x12
    16b8:	ce 01       	movw	r24, r28
    16ba:	41 96       	adiw	r24, 0x11	; 17
    16bc:	b0 c0       	rjmp	.+352    	; 0x181e <__mulsf3+0x1e8>
    16be:	2d 84       	ldd	r2, Y+13	; 0x0d
    16c0:	3e 84       	ldd	r3, Y+14	; 0x0e
    16c2:	4f 84       	ldd	r4, Y+15	; 0x0f
    16c4:	58 88       	ldd	r5, Y+16	; 0x10
    16c6:	6d 88       	ldd	r6, Y+21	; 0x15
    16c8:	7e 88       	ldd	r7, Y+22	; 0x16
    16ca:	8f 88       	ldd	r8, Y+23	; 0x17
    16cc:	98 8c       	ldd	r9, Y+24	; 0x18
    16ce:	ee 24       	eor	r14, r14
    16d0:	ff 24       	eor	r15, r15
    16d2:	87 01       	movw	r16, r14
    16d4:	aa 24       	eor	r10, r10
    16d6:	bb 24       	eor	r11, r11
    16d8:	65 01       	movw	r12, r10
    16da:	40 e0       	ldi	r20, 0x00	; 0
    16dc:	50 e0       	ldi	r21, 0x00	; 0
    16de:	60 e0       	ldi	r22, 0x00	; 0
    16e0:	70 e0       	ldi	r23, 0x00	; 0
    16e2:	e0 e0       	ldi	r30, 0x00	; 0
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	c1 01       	movw	r24, r2
    16e8:	81 70       	andi	r24, 0x01	; 1
    16ea:	90 70       	andi	r25, 0x00	; 0
    16ec:	89 2b       	or	r24, r25
    16ee:	e9 f0       	breq	.+58     	; 0x172a <__mulsf3+0xf4>
    16f0:	e6 0c       	add	r14, r6
    16f2:	f7 1c       	adc	r15, r7
    16f4:	08 1d       	adc	r16, r8
    16f6:	19 1d       	adc	r17, r9
    16f8:	9a 01       	movw	r18, r20
    16fa:	ab 01       	movw	r20, r22
    16fc:	2a 0d       	add	r18, r10
    16fe:	3b 1d       	adc	r19, r11
    1700:	4c 1d       	adc	r20, r12
    1702:	5d 1d       	adc	r21, r13
    1704:	80 e0       	ldi	r24, 0x00	; 0
    1706:	90 e0       	ldi	r25, 0x00	; 0
    1708:	a0 e0       	ldi	r26, 0x00	; 0
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e6 14       	cp	r14, r6
    170e:	f7 04       	cpc	r15, r7
    1710:	08 05       	cpc	r16, r8
    1712:	19 05       	cpc	r17, r9
    1714:	20 f4       	brcc	.+8      	; 0x171e <__mulsf3+0xe8>
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	a0 e0       	ldi	r26, 0x00	; 0
    171c:	b0 e0       	ldi	r27, 0x00	; 0
    171e:	ba 01       	movw	r22, r20
    1720:	a9 01       	movw	r20, r18
    1722:	48 0f       	add	r20, r24
    1724:	59 1f       	adc	r21, r25
    1726:	6a 1f       	adc	r22, r26
    1728:	7b 1f       	adc	r23, r27
    172a:	aa 0c       	add	r10, r10
    172c:	bb 1c       	adc	r11, r11
    172e:	cc 1c       	adc	r12, r12
    1730:	dd 1c       	adc	r13, r13
    1732:	97 fe       	sbrs	r9, 7
    1734:	08 c0       	rjmp	.+16     	; 0x1746 <__mulsf3+0x110>
    1736:	81 e0       	ldi	r24, 0x01	; 1
    1738:	90 e0       	ldi	r25, 0x00	; 0
    173a:	a0 e0       	ldi	r26, 0x00	; 0
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	a8 2a       	or	r10, r24
    1740:	b9 2a       	or	r11, r25
    1742:	ca 2a       	or	r12, r26
    1744:	db 2a       	or	r13, r27
    1746:	31 96       	adiw	r30, 0x01	; 1
    1748:	e0 32       	cpi	r30, 0x20	; 32
    174a:	f1 05       	cpc	r31, r1
    174c:	49 f0       	breq	.+18     	; 0x1760 <__mulsf3+0x12a>
    174e:	66 0c       	add	r6, r6
    1750:	77 1c       	adc	r7, r7
    1752:	88 1c       	adc	r8, r8
    1754:	99 1c       	adc	r9, r9
    1756:	56 94       	lsr	r5
    1758:	47 94       	ror	r4
    175a:	37 94       	ror	r3
    175c:	27 94       	ror	r2
    175e:	c3 cf       	rjmp	.-122    	; 0x16e6 <__mulsf3+0xb0>
    1760:	fa 85       	ldd	r31, Y+10	; 0x0a
    1762:	ea 89       	ldd	r30, Y+18	; 0x12
    1764:	2b 89       	ldd	r18, Y+19	; 0x13
    1766:	3c 89       	ldd	r19, Y+20	; 0x14
    1768:	8b 85       	ldd	r24, Y+11	; 0x0b
    176a:	9c 85       	ldd	r25, Y+12	; 0x0c
    176c:	28 0f       	add	r18, r24
    176e:	39 1f       	adc	r19, r25
    1770:	2e 5f       	subi	r18, 0xFE	; 254
    1772:	3f 4f       	sbci	r19, 0xFF	; 255
    1774:	17 c0       	rjmp	.+46     	; 0x17a4 <__mulsf3+0x16e>
    1776:	ca 01       	movw	r24, r20
    1778:	81 70       	andi	r24, 0x01	; 1
    177a:	90 70       	andi	r25, 0x00	; 0
    177c:	89 2b       	or	r24, r25
    177e:	61 f0       	breq	.+24     	; 0x1798 <__mulsf3+0x162>
    1780:	16 95       	lsr	r17
    1782:	07 95       	ror	r16
    1784:	f7 94       	ror	r15
    1786:	e7 94       	ror	r14
    1788:	80 e0       	ldi	r24, 0x00	; 0
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	a0 e0       	ldi	r26, 0x00	; 0
    178e:	b0 e8       	ldi	r27, 0x80	; 128
    1790:	e8 2a       	or	r14, r24
    1792:	f9 2a       	or	r15, r25
    1794:	0a 2b       	or	r16, r26
    1796:	1b 2b       	or	r17, r27
    1798:	76 95       	lsr	r23
    179a:	67 95       	ror	r22
    179c:	57 95       	ror	r21
    179e:	47 95       	ror	r20
    17a0:	2f 5f       	subi	r18, 0xFF	; 255
    17a2:	3f 4f       	sbci	r19, 0xFF	; 255
    17a4:	77 fd       	sbrc	r23, 7
    17a6:	e7 cf       	rjmp	.-50     	; 0x1776 <__mulsf3+0x140>
    17a8:	0c c0       	rjmp	.+24     	; 0x17c2 <__mulsf3+0x18c>
    17aa:	44 0f       	add	r20, r20
    17ac:	55 1f       	adc	r21, r21
    17ae:	66 1f       	adc	r22, r22
    17b0:	77 1f       	adc	r23, r23
    17b2:	17 fd       	sbrc	r17, 7
    17b4:	41 60       	ori	r20, 0x01	; 1
    17b6:	ee 0c       	add	r14, r14
    17b8:	ff 1c       	adc	r15, r15
    17ba:	00 1f       	adc	r16, r16
    17bc:	11 1f       	adc	r17, r17
    17be:	21 50       	subi	r18, 0x01	; 1
    17c0:	30 40       	sbci	r19, 0x00	; 0
    17c2:	40 30       	cpi	r20, 0x00	; 0
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	59 07       	cpc	r21, r25
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	69 07       	cpc	r22, r25
    17cc:	90 e4       	ldi	r25, 0x40	; 64
    17ce:	79 07       	cpc	r23, r25
    17d0:	60 f3       	brcs	.-40     	; 0x17aa <__mulsf3+0x174>
    17d2:	2b 8f       	std	Y+27, r18	; 0x1b
    17d4:	3c 8f       	std	Y+28, r19	; 0x1c
    17d6:	db 01       	movw	r26, r22
    17d8:	ca 01       	movw	r24, r20
    17da:	8f 77       	andi	r24, 0x7F	; 127
    17dc:	90 70       	andi	r25, 0x00	; 0
    17de:	a0 70       	andi	r26, 0x00	; 0
    17e0:	b0 70       	andi	r27, 0x00	; 0
    17e2:	80 34       	cpi	r24, 0x40	; 64
    17e4:	91 05       	cpc	r25, r1
    17e6:	a1 05       	cpc	r26, r1
    17e8:	b1 05       	cpc	r27, r1
    17ea:	61 f4       	brne	.+24     	; 0x1804 <__mulsf3+0x1ce>
    17ec:	47 fd       	sbrc	r20, 7
    17ee:	0a c0       	rjmp	.+20     	; 0x1804 <__mulsf3+0x1ce>
    17f0:	e1 14       	cp	r14, r1
    17f2:	f1 04       	cpc	r15, r1
    17f4:	01 05       	cpc	r16, r1
    17f6:	11 05       	cpc	r17, r1
    17f8:	29 f0       	breq	.+10     	; 0x1804 <__mulsf3+0x1ce>
    17fa:	40 5c       	subi	r20, 0xC0	; 192
    17fc:	5f 4f       	sbci	r21, 0xFF	; 255
    17fe:	6f 4f       	sbci	r22, 0xFF	; 255
    1800:	7f 4f       	sbci	r23, 0xFF	; 255
    1802:	40 78       	andi	r20, 0x80	; 128
    1804:	1a 8e       	std	Y+26, r1	; 0x1a
    1806:	fe 17       	cp	r31, r30
    1808:	11 f0       	breq	.+4      	; 0x180e <__mulsf3+0x1d8>
    180a:	81 e0       	ldi	r24, 0x01	; 1
    180c:	8a 8f       	std	Y+26, r24	; 0x1a
    180e:	4d 8f       	std	Y+29, r20	; 0x1d
    1810:	5e 8f       	std	Y+30, r21	; 0x1e
    1812:	6f 8f       	std	Y+31, r22	; 0x1f
    1814:	78 a3       	std	Y+32, r23	; 0x20
    1816:	83 e0       	ldi	r24, 0x03	; 3
    1818:	89 8f       	std	Y+25, r24	; 0x19
    181a:	ce 01       	movw	r24, r28
    181c:	49 96       	adiw	r24, 0x19	; 25
    181e:	0e 94 76 0d 	call	0x1aec	; 0x1aec <__pack_f>
    1822:	a0 96       	adiw	r28, 0x20	; 32
    1824:	e2 e1       	ldi	r30, 0x12	; 18
    1826:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__>

0000182a <__gtsf2>:
    182a:	a8 e1       	ldi	r26, 0x18	; 24
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	eb e1       	ldi	r30, 0x1B	; 27
    1830:	fc e0       	ldi	r31, 0x0C	; 12
    1832:	0c 94 d0 11 	jmp	0x23a0	; 0x23a0 <__prologue_saves__+0x18>
    1836:	69 83       	std	Y+1, r22	; 0x01
    1838:	7a 83       	std	Y+2, r23	; 0x02
    183a:	8b 83       	std	Y+3, r24	; 0x03
    183c:	9c 83       	std	Y+4, r25	; 0x04
    183e:	2d 83       	std	Y+5, r18	; 0x05
    1840:	3e 83       	std	Y+6, r19	; 0x06
    1842:	4f 83       	std	Y+7, r20	; 0x07
    1844:	58 87       	std	Y+8, r21	; 0x08
    1846:	89 e0       	ldi	r24, 0x09	; 9
    1848:	e8 2e       	mov	r14, r24
    184a:	f1 2c       	mov	r15, r1
    184c:	ec 0e       	add	r14, r28
    184e:	fd 1e       	adc	r15, r29
    1850:	ce 01       	movw	r24, r28
    1852:	01 96       	adiw	r24, 0x01	; 1
    1854:	b7 01       	movw	r22, r14
    1856:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    185a:	8e 01       	movw	r16, r28
    185c:	0f 5e       	subi	r16, 0xEF	; 239
    185e:	1f 4f       	sbci	r17, 0xFF	; 255
    1860:	ce 01       	movw	r24, r28
    1862:	05 96       	adiw	r24, 0x05	; 5
    1864:	b8 01       	movw	r22, r16
    1866:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    186a:	89 85       	ldd	r24, Y+9	; 0x09
    186c:	82 30       	cpi	r24, 0x02	; 2
    186e:	40 f0       	brcs	.+16     	; 0x1880 <__gtsf2+0x56>
    1870:	89 89       	ldd	r24, Y+17	; 0x11
    1872:	82 30       	cpi	r24, 0x02	; 2
    1874:	28 f0       	brcs	.+10     	; 0x1880 <__gtsf2+0x56>
    1876:	c7 01       	movw	r24, r14
    1878:	b8 01       	movw	r22, r16
    187a:	0e 94 c3 0e 	call	0x1d86	; 0x1d86 <__fpcmp_parts_f>
    187e:	01 c0       	rjmp	.+2      	; 0x1882 <__gtsf2+0x58>
    1880:	8f ef       	ldi	r24, 0xFF	; 255
    1882:	68 96       	adiw	r28, 0x18	; 24
    1884:	e6 e0       	ldi	r30, 0x06	; 6
    1886:	0c 94 ec 11 	jmp	0x23d8	; 0x23d8 <__epilogue_restores__+0x18>

0000188a <__ltsf2>:
    188a:	a8 e1       	ldi	r26, 0x18	; 24
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	eb e4       	ldi	r30, 0x4B	; 75
    1890:	fc e0       	ldi	r31, 0x0C	; 12
    1892:	0c 94 d0 11 	jmp	0x23a0	; 0x23a0 <__prologue_saves__+0x18>
    1896:	69 83       	std	Y+1, r22	; 0x01
    1898:	7a 83       	std	Y+2, r23	; 0x02
    189a:	8b 83       	std	Y+3, r24	; 0x03
    189c:	9c 83       	std	Y+4, r25	; 0x04
    189e:	2d 83       	std	Y+5, r18	; 0x05
    18a0:	3e 83       	std	Y+6, r19	; 0x06
    18a2:	4f 83       	std	Y+7, r20	; 0x07
    18a4:	58 87       	std	Y+8, r21	; 0x08
    18a6:	89 e0       	ldi	r24, 0x09	; 9
    18a8:	e8 2e       	mov	r14, r24
    18aa:	f1 2c       	mov	r15, r1
    18ac:	ec 0e       	add	r14, r28
    18ae:	fd 1e       	adc	r15, r29
    18b0:	ce 01       	movw	r24, r28
    18b2:	01 96       	adiw	r24, 0x01	; 1
    18b4:	b7 01       	movw	r22, r14
    18b6:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    18ba:	8e 01       	movw	r16, r28
    18bc:	0f 5e       	subi	r16, 0xEF	; 239
    18be:	1f 4f       	sbci	r17, 0xFF	; 255
    18c0:	ce 01       	movw	r24, r28
    18c2:	05 96       	adiw	r24, 0x05	; 5
    18c4:	b8 01       	movw	r22, r16
    18c6:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    18ca:	89 85       	ldd	r24, Y+9	; 0x09
    18cc:	82 30       	cpi	r24, 0x02	; 2
    18ce:	40 f0       	brcs	.+16     	; 0x18e0 <__ltsf2+0x56>
    18d0:	89 89       	ldd	r24, Y+17	; 0x11
    18d2:	82 30       	cpi	r24, 0x02	; 2
    18d4:	28 f0       	brcs	.+10     	; 0x18e0 <__ltsf2+0x56>
    18d6:	c7 01       	movw	r24, r14
    18d8:	b8 01       	movw	r22, r16
    18da:	0e 94 c3 0e 	call	0x1d86	; 0x1d86 <__fpcmp_parts_f>
    18de:	01 c0       	rjmp	.+2      	; 0x18e2 <__ltsf2+0x58>
    18e0:	81 e0       	ldi	r24, 0x01	; 1
    18e2:	68 96       	adiw	r28, 0x18	; 24
    18e4:	e6 e0       	ldi	r30, 0x06	; 6
    18e6:	0c 94 ec 11 	jmp	0x23d8	; 0x23d8 <__epilogue_restores__+0x18>

000018ea <__floatsisf>:
    18ea:	a8 e0       	ldi	r26, 0x08	; 8
    18ec:	b0 e0       	ldi	r27, 0x00	; 0
    18ee:	eb e7       	ldi	r30, 0x7B	; 123
    18f0:	fc e0       	ldi	r31, 0x0C	; 12
    18f2:	0c 94 cd 11 	jmp	0x239a	; 0x239a <__prologue_saves__+0x12>
    18f6:	9b 01       	movw	r18, r22
    18f8:	ac 01       	movw	r20, r24
    18fa:	83 e0       	ldi	r24, 0x03	; 3
    18fc:	89 83       	std	Y+1, r24	; 0x01
    18fe:	da 01       	movw	r26, r20
    1900:	c9 01       	movw	r24, r18
    1902:	88 27       	eor	r24, r24
    1904:	b7 fd       	sbrc	r27, 7
    1906:	83 95       	inc	r24
    1908:	99 27       	eor	r25, r25
    190a:	aa 27       	eor	r26, r26
    190c:	bb 27       	eor	r27, r27
    190e:	b8 2e       	mov	r11, r24
    1910:	21 15       	cp	r18, r1
    1912:	31 05       	cpc	r19, r1
    1914:	41 05       	cpc	r20, r1
    1916:	51 05       	cpc	r21, r1
    1918:	19 f4       	brne	.+6      	; 0x1920 <__floatsisf+0x36>
    191a:	82 e0       	ldi	r24, 0x02	; 2
    191c:	89 83       	std	Y+1, r24	; 0x01
    191e:	3a c0       	rjmp	.+116    	; 0x1994 <__floatsisf+0xaa>
    1920:	88 23       	and	r24, r24
    1922:	a9 f0       	breq	.+42     	; 0x194e <__floatsisf+0x64>
    1924:	20 30       	cpi	r18, 0x00	; 0
    1926:	80 e0       	ldi	r24, 0x00	; 0
    1928:	38 07       	cpc	r19, r24
    192a:	80 e0       	ldi	r24, 0x00	; 0
    192c:	48 07       	cpc	r20, r24
    192e:	80 e8       	ldi	r24, 0x80	; 128
    1930:	58 07       	cpc	r21, r24
    1932:	29 f4       	brne	.+10     	; 0x193e <__floatsisf+0x54>
    1934:	60 e0       	ldi	r22, 0x00	; 0
    1936:	70 e0       	ldi	r23, 0x00	; 0
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	9f ec       	ldi	r25, 0xCF	; 207
    193c:	30 c0       	rjmp	.+96     	; 0x199e <__floatsisf+0xb4>
    193e:	ee 24       	eor	r14, r14
    1940:	ff 24       	eor	r15, r15
    1942:	87 01       	movw	r16, r14
    1944:	e2 1a       	sub	r14, r18
    1946:	f3 0a       	sbc	r15, r19
    1948:	04 0b       	sbc	r16, r20
    194a:	15 0b       	sbc	r17, r21
    194c:	02 c0       	rjmp	.+4      	; 0x1952 <__floatsisf+0x68>
    194e:	79 01       	movw	r14, r18
    1950:	8a 01       	movw	r16, r20
    1952:	8e e1       	ldi	r24, 0x1E	; 30
    1954:	c8 2e       	mov	r12, r24
    1956:	d1 2c       	mov	r13, r1
    1958:	dc 82       	std	Y+4, r13	; 0x04
    195a:	cb 82       	std	Y+3, r12	; 0x03
    195c:	ed 82       	std	Y+5, r14	; 0x05
    195e:	fe 82       	std	Y+6, r15	; 0x06
    1960:	0f 83       	std	Y+7, r16	; 0x07
    1962:	18 87       	std	Y+8, r17	; 0x08
    1964:	c8 01       	movw	r24, r16
    1966:	b7 01       	movw	r22, r14
    1968:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <__clzsi2>
    196c:	01 97       	sbiw	r24, 0x01	; 1
    196e:	18 16       	cp	r1, r24
    1970:	19 06       	cpc	r1, r25
    1972:	84 f4       	brge	.+32     	; 0x1994 <__floatsisf+0xaa>
    1974:	08 2e       	mov	r0, r24
    1976:	04 c0       	rjmp	.+8      	; 0x1980 <__floatsisf+0x96>
    1978:	ee 0c       	add	r14, r14
    197a:	ff 1c       	adc	r15, r15
    197c:	00 1f       	adc	r16, r16
    197e:	11 1f       	adc	r17, r17
    1980:	0a 94       	dec	r0
    1982:	d2 f7       	brpl	.-12     	; 0x1978 <__floatsisf+0x8e>
    1984:	ed 82       	std	Y+5, r14	; 0x05
    1986:	fe 82       	std	Y+6, r15	; 0x06
    1988:	0f 83       	std	Y+7, r16	; 0x07
    198a:	18 87       	std	Y+8, r17	; 0x08
    198c:	c8 1a       	sub	r12, r24
    198e:	d9 0a       	sbc	r13, r25
    1990:	dc 82       	std	Y+4, r13	; 0x04
    1992:	cb 82       	std	Y+3, r12	; 0x03
    1994:	ba 82       	std	Y+2, r11	; 0x02
    1996:	ce 01       	movw	r24, r28
    1998:	01 96       	adiw	r24, 0x01	; 1
    199a:	0e 94 76 0d 	call	0x1aec	; 0x1aec <__pack_f>
    199e:	28 96       	adiw	r28, 0x08	; 8
    19a0:	e9 e0       	ldi	r30, 0x09	; 9
    19a2:	0c 94 e9 11 	jmp	0x23d2	; 0x23d2 <__epilogue_restores__+0x12>

000019a6 <__fixsfsi>:
    19a6:	ac e0       	ldi	r26, 0x0C	; 12
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	e9 ed       	ldi	r30, 0xD9	; 217
    19ac:	fc e0       	ldi	r31, 0x0C	; 12
    19ae:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__prologue_saves__+0x20>
    19b2:	69 83       	std	Y+1, r22	; 0x01
    19b4:	7a 83       	std	Y+2, r23	; 0x02
    19b6:	8b 83       	std	Y+3, r24	; 0x03
    19b8:	9c 83       	std	Y+4, r25	; 0x04
    19ba:	ce 01       	movw	r24, r28
    19bc:	01 96       	adiw	r24, 0x01	; 1
    19be:	be 01       	movw	r22, r28
    19c0:	6b 5f       	subi	r22, 0xFB	; 251
    19c2:	7f 4f       	sbci	r23, 0xFF	; 255
    19c4:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__unpack_f>
    19c8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ca:	82 30       	cpi	r24, 0x02	; 2
    19cc:	61 f1       	breq	.+88     	; 0x1a26 <__fixsfsi+0x80>
    19ce:	82 30       	cpi	r24, 0x02	; 2
    19d0:	50 f1       	brcs	.+84     	; 0x1a26 <__fixsfsi+0x80>
    19d2:	84 30       	cpi	r24, 0x04	; 4
    19d4:	21 f4       	brne	.+8      	; 0x19de <__fixsfsi+0x38>
    19d6:	8e 81       	ldd	r24, Y+6	; 0x06
    19d8:	88 23       	and	r24, r24
    19da:	51 f1       	breq	.+84     	; 0x1a30 <__fixsfsi+0x8a>
    19dc:	2e c0       	rjmp	.+92     	; 0x1a3a <__fixsfsi+0x94>
    19de:	2f 81       	ldd	r18, Y+7	; 0x07
    19e0:	38 85       	ldd	r19, Y+8	; 0x08
    19e2:	37 fd       	sbrc	r19, 7
    19e4:	20 c0       	rjmp	.+64     	; 0x1a26 <__fixsfsi+0x80>
    19e6:	6e 81       	ldd	r22, Y+6	; 0x06
    19e8:	2f 31       	cpi	r18, 0x1F	; 31
    19ea:	31 05       	cpc	r19, r1
    19ec:	1c f0       	brlt	.+6      	; 0x19f4 <__fixsfsi+0x4e>
    19ee:	66 23       	and	r22, r22
    19f0:	f9 f0       	breq	.+62     	; 0x1a30 <__fixsfsi+0x8a>
    19f2:	23 c0       	rjmp	.+70     	; 0x1a3a <__fixsfsi+0x94>
    19f4:	8e e1       	ldi	r24, 0x1E	; 30
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	82 1b       	sub	r24, r18
    19fa:	93 0b       	sbc	r25, r19
    19fc:	29 85       	ldd	r18, Y+9	; 0x09
    19fe:	3a 85       	ldd	r19, Y+10	; 0x0a
    1a00:	4b 85       	ldd	r20, Y+11	; 0x0b
    1a02:	5c 85       	ldd	r21, Y+12	; 0x0c
    1a04:	04 c0       	rjmp	.+8      	; 0x1a0e <__fixsfsi+0x68>
    1a06:	56 95       	lsr	r21
    1a08:	47 95       	ror	r20
    1a0a:	37 95       	ror	r19
    1a0c:	27 95       	ror	r18
    1a0e:	8a 95       	dec	r24
    1a10:	d2 f7       	brpl	.-12     	; 0x1a06 <__fixsfsi+0x60>
    1a12:	66 23       	and	r22, r22
    1a14:	b1 f0       	breq	.+44     	; 0x1a42 <__fixsfsi+0x9c>
    1a16:	50 95       	com	r21
    1a18:	40 95       	com	r20
    1a1a:	30 95       	com	r19
    1a1c:	21 95       	neg	r18
    1a1e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a20:	4f 4f       	sbci	r20, 0xFF	; 255
    1a22:	5f 4f       	sbci	r21, 0xFF	; 255
    1a24:	0e c0       	rjmp	.+28     	; 0x1a42 <__fixsfsi+0x9c>
    1a26:	20 e0       	ldi	r18, 0x00	; 0
    1a28:	30 e0       	ldi	r19, 0x00	; 0
    1a2a:	40 e0       	ldi	r20, 0x00	; 0
    1a2c:	50 e0       	ldi	r21, 0x00	; 0
    1a2e:	09 c0       	rjmp	.+18     	; 0x1a42 <__fixsfsi+0x9c>
    1a30:	2f ef       	ldi	r18, 0xFF	; 255
    1a32:	3f ef       	ldi	r19, 0xFF	; 255
    1a34:	4f ef       	ldi	r20, 0xFF	; 255
    1a36:	5f e7       	ldi	r21, 0x7F	; 127
    1a38:	04 c0       	rjmp	.+8      	; 0x1a42 <__fixsfsi+0x9c>
    1a3a:	20 e0       	ldi	r18, 0x00	; 0
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	40 e0       	ldi	r20, 0x00	; 0
    1a40:	50 e8       	ldi	r21, 0x80	; 128
    1a42:	b9 01       	movw	r22, r18
    1a44:	ca 01       	movw	r24, r20
    1a46:	2c 96       	adiw	r28, 0x0c	; 12
    1a48:	e2 e0       	ldi	r30, 0x02	; 2
    1a4a:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__epilogue_restores__+0x20>

00001a4e <__clzsi2>:
    1a4e:	ef 92       	push	r14
    1a50:	ff 92       	push	r15
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	7b 01       	movw	r14, r22
    1a58:	8c 01       	movw	r16, r24
    1a5a:	80 e0       	ldi	r24, 0x00	; 0
    1a5c:	e8 16       	cp	r14, r24
    1a5e:	80 e0       	ldi	r24, 0x00	; 0
    1a60:	f8 06       	cpc	r15, r24
    1a62:	81 e0       	ldi	r24, 0x01	; 1
    1a64:	08 07       	cpc	r16, r24
    1a66:	80 e0       	ldi	r24, 0x00	; 0
    1a68:	18 07       	cpc	r17, r24
    1a6a:	88 f4       	brcc	.+34     	; 0x1a8e <__clzsi2+0x40>
    1a6c:	8f ef       	ldi	r24, 0xFF	; 255
    1a6e:	e8 16       	cp	r14, r24
    1a70:	f1 04       	cpc	r15, r1
    1a72:	01 05       	cpc	r16, r1
    1a74:	11 05       	cpc	r17, r1
    1a76:	31 f0       	breq	.+12     	; 0x1a84 <__clzsi2+0x36>
    1a78:	28 f0       	brcs	.+10     	; 0x1a84 <__clzsi2+0x36>
    1a7a:	88 e0       	ldi	r24, 0x08	; 8
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	a0 e0       	ldi	r26, 0x00	; 0
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	17 c0       	rjmp	.+46     	; 0x1ab2 <__clzsi2+0x64>
    1a84:	80 e0       	ldi	r24, 0x00	; 0
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	a0 e0       	ldi	r26, 0x00	; 0
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	12 c0       	rjmp	.+36     	; 0x1ab2 <__clzsi2+0x64>
    1a8e:	80 e0       	ldi	r24, 0x00	; 0
    1a90:	e8 16       	cp	r14, r24
    1a92:	80 e0       	ldi	r24, 0x00	; 0
    1a94:	f8 06       	cpc	r15, r24
    1a96:	80 e0       	ldi	r24, 0x00	; 0
    1a98:	08 07       	cpc	r16, r24
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	18 07       	cpc	r17, r24
    1a9e:	28 f0       	brcs	.+10     	; 0x1aaa <__clzsi2+0x5c>
    1aa0:	88 e1       	ldi	r24, 0x18	; 24
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	a0 e0       	ldi	r26, 0x00	; 0
    1aa6:	b0 e0       	ldi	r27, 0x00	; 0
    1aa8:	04 c0       	rjmp	.+8      	; 0x1ab2 <__clzsi2+0x64>
    1aaa:	80 e1       	ldi	r24, 0x10	; 16
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	a0 e0       	ldi	r26, 0x00	; 0
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	20 e2       	ldi	r18, 0x20	; 32
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	40 e0       	ldi	r20, 0x00	; 0
    1ab8:	50 e0       	ldi	r21, 0x00	; 0
    1aba:	28 1b       	sub	r18, r24
    1abc:	39 0b       	sbc	r19, r25
    1abe:	4a 0b       	sbc	r20, r26
    1ac0:	5b 0b       	sbc	r21, r27
    1ac2:	04 c0       	rjmp	.+8      	; 0x1acc <__clzsi2+0x7e>
    1ac4:	16 95       	lsr	r17
    1ac6:	07 95       	ror	r16
    1ac8:	f7 94       	ror	r15
    1aca:	e7 94       	ror	r14
    1acc:	8a 95       	dec	r24
    1ace:	d2 f7       	brpl	.-12     	; 0x1ac4 <__clzsi2+0x76>
    1ad0:	f7 01       	movw	r30, r14
    1ad2:	e2 5d       	subi	r30, 0xD2	; 210
    1ad4:	fe 4f       	sbci	r31, 0xFE	; 254
    1ad6:	80 81       	ld	r24, Z
    1ad8:	28 1b       	sub	r18, r24
    1ada:	31 09       	sbc	r19, r1
    1adc:	41 09       	sbc	r20, r1
    1ade:	51 09       	sbc	r21, r1
    1ae0:	c9 01       	movw	r24, r18
    1ae2:	1f 91       	pop	r17
    1ae4:	0f 91       	pop	r16
    1ae6:	ff 90       	pop	r15
    1ae8:	ef 90       	pop	r14
    1aea:	08 95       	ret

00001aec <__pack_f>:
    1aec:	df 92       	push	r13
    1aee:	ef 92       	push	r14
    1af0:	ff 92       	push	r15
    1af2:	0f 93       	push	r16
    1af4:	1f 93       	push	r17
    1af6:	fc 01       	movw	r30, r24
    1af8:	e4 80       	ldd	r14, Z+4	; 0x04
    1afa:	f5 80       	ldd	r15, Z+5	; 0x05
    1afc:	06 81       	ldd	r16, Z+6	; 0x06
    1afe:	17 81       	ldd	r17, Z+7	; 0x07
    1b00:	d1 80       	ldd	r13, Z+1	; 0x01
    1b02:	80 81       	ld	r24, Z
    1b04:	82 30       	cpi	r24, 0x02	; 2
    1b06:	48 f4       	brcc	.+18     	; 0x1b1a <__pack_f+0x2e>
    1b08:	80 e0       	ldi	r24, 0x00	; 0
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	a0 e1       	ldi	r26, 0x10	; 16
    1b0e:	b0 e0       	ldi	r27, 0x00	; 0
    1b10:	e8 2a       	or	r14, r24
    1b12:	f9 2a       	or	r15, r25
    1b14:	0a 2b       	or	r16, r26
    1b16:	1b 2b       	or	r17, r27
    1b18:	a5 c0       	rjmp	.+330    	; 0x1c64 <__pack_f+0x178>
    1b1a:	84 30       	cpi	r24, 0x04	; 4
    1b1c:	09 f4       	brne	.+2      	; 0x1b20 <__pack_f+0x34>
    1b1e:	9f c0       	rjmp	.+318    	; 0x1c5e <__pack_f+0x172>
    1b20:	82 30       	cpi	r24, 0x02	; 2
    1b22:	21 f4       	brne	.+8      	; 0x1b2c <__pack_f+0x40>
    1b24:	ee 24       	eor	r14, r14
    1b26:	ff 24       	eor	r15, r15
    1b28:	87 01       	movw	r16, r14
    1b2a:	05 c0       	rjmp	.+10     	; 0x1b36 <__pack_f+0x4a>
    1b2c:	e1 14       	cp	r14, r1
    1b2e:	f1 04       	cpc	r15, r1
    1b30:	01 05       	cpc	r16, r1
    1b32:	11 05       	cpc	r17, r1
    1b34:	19 f4       	brne	.+6      	; 0x1b3c <__pack_f+0x50>
    1b36:	e0 e0       	ldi	r30, 0x00	; 0
    1b38:	f0 e0       	ldi	r31, 0x00	; 0
    1b3a:	96 c0       	rjmp	.+300    	; 0x1c68 <__pack_f+0x17c>
    1b3c:	62 81       	ldd	r22, Z+2	; 0x02
    1b3e:	73 81       	ldd	r23, Z+3	; 0x03
    1b40:	9f ef       	ldi	r25, 0xFF	; 255
    1b42:	62 38       	cpi	r22, 0x82	; 130
    1b44:	79 07       	cpc	r23, r25
    1b46:	0c f0       	brlt	.+2      	; 0x1b4a <__pack_f+0x5e>
    1b48:	5b c0       	rjmp	.+182    	; 0x1c00 <__pack_f+0x114>
    1b4a:	22 e8       	ldi	r18, 0x82	; 130
    1b4c:	3f ef       	ldi	r19, 0xFF	; 255
    1b4e:	26 1b       	sub	r18, r22
    1b50:	37 0b       	sbc	r19, r23
    1b52:	2a 31       	cpi	r18, 0x1A	; 26
    1b54:	31 05       	cpc	r19, r1
    1b56:	2c f0       	brlt	.+10     	; 0x1b62 <__pack_f+0x76>
    1b58:	20 e0       	ldi	r18, 0x00	; 0
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	40 e0       	ldi	r20, 0x00	; 0
    1b5e:	50 e0       	ldi	r21, 0x00	; 0
    1b60:	2a c0       	rjmp	.+84     	; 0x1bb6 <__pack_f+0xca>
    1b62:	b8 01       	movw	r22, r16
    1b64:	a7 01       	movw	r20, r14
    1b66:	02 2e       	mov	r0, r18
    1b68:	04 c0       	rjmp	.+8      	; 0x1b72 <__pack_f+0x86>
    1b6a:	76 95       	lsr	r23
    1b6c:	67 95       	ror	r22
    1b6e:	57 95       	ror	r21
    1b70:	47 95       	ror	r20
    1b72:	0a 94       	dec	r0
    1b74:	d2 f7       	brpl	.-12     	; 0x1b6a <__pack_f+0x7e>
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	a0 e0       	ldi	r26, 0x00	; 0
    1b7c:	b0 e0       	ldi	r27, 0x00	; 0
    1b7e:	04 c0       	rjmp	.+8      	; 0x1b88 <__pack_f+0x9c>
    1b80:	88 0f       	add	r24, r24
    1b82:	99 1f       	adc	r25, r25
    1b84:	aa 1f       	adc	r26, r26
    1b86:	bb 1f       	adc	r27, r27
    1b88:	2a 95       	dec	r18
    1b8a:	d2 f7       	brpl	.-12     	; 0x1b80 <__pack_f+0x94>
    1b8c:	01 97       	sbiw	r24, 0x01	; 1
    1b8e:	a1 09       	sbc	r26, r1
    1b90:	b1 09       	sbc	r27, r1
    1b92:	8e 21       	and	r24, r14
    1b94:	9f 21       	and	r25, r15
    1b96:	a0 23       	and	r26, r16
    1b98:	b1 23       	and	r27, r17
    1b9a:	00 97       	sbiw	r24, 0x00	; 0
    1b9c:	a1 05       	cpc	r26, r1
    1b9e:	b1 05       	cpc	r27, r1
    1ba0:	21 f0       	breq	.+8      	; 0x1baa <__pack_f+0xbe>
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	a0 e0       	ldi	r26, 0x00	; 0
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	9a 01       	movw	r18, r20
    1bac:	ab 01       	movw	r20, r22
    1bae:	28 2b       	or	r18, r24
    1bb0:	39 2b       	or	r19, r25
    1bb2:	4a 2b       	or	r20, r26
    1bb4:	5b 2b       	or	r21, r27
    1bb6:	da 01       	movw	r26, r20
    1bb8:	c9 01       	movw	r24, r18
    1bba:	8f 77       	andi	r24, 0x7F	; 127
    1bbc:	90 70       	andi	r25, 0x00	; 0
    1bbe:	a0 70       	andi	r26, 0x00	; 0
    1bc0:	b0 70       	andi	r27, 0x00	; 0
    1bc2:	80 34       	cpi	r24, 0x40	; 64
    1bc4:	91 05       	cpc	r25, r1
    1bc6:	a1 05       	cpc	r26, r1
    1bc8:	b1 05       	cpc	r27, r1
    1bca:	39 f4       	brne	.+14     	; 0x1bda <__pack_f+0xee>
    1bcc:	27 ff       	sbrs	r18, 7
    1bce:	09 c0       	rjmp	.+18     	; 0x1be2 <__pack_f+0xf6>
    1bd0:	20 5c       	subi	r18, 0xC0	; 192
    1bd2:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd4:	4f 4f       	sbci	r20, 0xFF	; 255
    1bd6:	5f 4f       	sbci	r21, 0xFF	; 255
    1bd8:	04 c0       	rjmp	.+8      	; 0x1be2 <__pack_f+0xf6>
    1bda:	21 5c       	subi	r18, 0xC1	; 193
    1bdc:	3f 4f       	sbci	r19, 0xFF	; 255
    1bde:	4f 4f       	sbci	r20, 0xFF	; 255
    1be0:	5f 4f       	sbci	r21, 0xFF	; 255
    1be2:	e0 e0       	ldi	r30, 0x00	; 0
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	20 30       	cpi	r18, 0x00	; 0
    1be8:	a0 e0       	ldi	r26, 0x00	; 0
    1bea:	3a 07       	cpc	r19, r26
    1bec:	a0 e0       	ldi	r26, 0x00	; 0
    1bee:	4a 07       	cpc	r20, r26
    1bf0:	a0 e4       	ldi	r26, 0x40	; 64
    1bf2:	5a 07       	cpc	r21, r26
    1bf4:	10 f0       	brcs	.+4      	; 0x1bfa <__pack_f+0x10e>
    1bf6:	e1 e0       	ldi	r30, 0x01	; 1
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	79 01       	movw	r14, r18
    1bfc:	8a 01       	movw	r16, r20
    1bfe:	27 c0       	rjmp	.+78     	; 0x1c4e <__pack_f+0x162>
    1c00:	60 38       	cpi	r22, 0x80	; 128
    1c02:	71 05       	cpc	r23, r1
    1c04:	64 f5       	brge	.+88     	; 0x1c5e <__pack_f+0x172>
    1c06:	fb 01       	movw	r30, r22
    1c08:	e1 58       	subi	r30, 0x81	; 129
    1c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c0c:	d8 01       	movw	r26, r16
    1c0e:	c7 01       	movw	r24, r14
    1c10:	8f 77       	andi	r24, 0x7F	; 127
    1c12:	90 70       	andi	r25, 0x00	; 0
    1c14:	a0 70       	andi	r26, 0x00	; 0
    1c16:	b0 70       	andi	r27, 0x00	; 0
    1c18:	80 34       	cpi	r24, 0x40	; 64
    1c1a:	91 05       	cpc	r25, r1
    1c1c:	a1 05       	cpc	r26, r1
    1c1e:	b1 05       	cpc	r27, r1
    1c20:	39 f4       	brne	.+14     	; 0x1c30 <__pack_f+0x144>
    1c22:	e7 fe       	sbrs	r14, 7
    1c24:	0d c0       	rjmp	.+26     	; 0x1c40 <__pack_f+0x154>
    1c26:	80 e4       	ldi	r24, 0x40	; 64
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	a0 e0       	ldi	r26, 0x00	; 0
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	04 c0       	rjmp	.+8      	; 0x1c38 <__pack_f+0x14c>
    1c30:	8f e3       	ldi	r24, 0x3F	; 63
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	a0 e0       	ldi	r26, 0x00	; 0
    1c36:	b0 e0       	ldi	r27, 0x00	; 0
    1c38:	e8 0e       	add	r14, r24
    1c3a:	f9 1e       	adc	r15, r25
    1c3c:	0a 1f       	adc	r16, r26
    1c3e:	1b 1f       	adc	r17, r27
    1c40:	17 ff       	sbrs	r17, 7
    1c42:	05 c0       	rjmp	.+10     	; 0x1c4e <__pack_f+0x162>
    1c44:	16 95       	lsr	r17
    1c46:	07 95       	ror	r16
    1c48:	f7 94       	ror	r15
    1c4a:	e7 94       	ror	r14
    1c4c:	31 96       	adiw	r30, 0x01	; 1
    1c4e:	87 e0       	ldi	r24, 0x07	; 7
    1c50:	16 95       	lsr	r17
    1c52:	07 95       	ror	r16
    1c54:	f7 94       	ror	r15
    1c56:	e7 94       	ror	r14
    1c58:	8a 95       	dec	r24
    1c5a:	d1 f7       	brne	.-12     	; 0x1c50 <__pack_f+0x164>
    1c5c:	05 c0       	rjmp	.+10     	; 0x1c68 <__pack_f+0x17c>
    1c5e:	ee 24       	eor	r14, r14
    1c60:	ff 24       	eor	r15, r15
    1c62:	87 01       	movw	r16, r14
    1c64:	ef ef       	ldi	r30, 0xFF	; 255
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	6e 2f       	mov	r22, r30
    1c6a:	67 95       	ror	r22
    1c6c:	66 27       	eor	r22, r22
    1c6e:	67 95       	ror	r22
    1c70:	90 2f       	mov	r25, r16
    1c72:	9f 77       	andi	r25, 0x7F	; 127
    1c74:	d7 94       	ror	r13
    1c76:	dd 24       	eor	r13, r13
    1c78:	d7 94       	ror	r13
    1c7a:	8e 2f       	mov	r24, r30
    1c7c:	86 95       	lsr	r24
    1c7e:	49 2f       	mov	r20, r25
    1c80:	46 2b       	or	r20, r22
    1c82:	58 2f       	mov	r21, r24
    1c84:	5d 29       	or	r21, r13
    1c86:	b7 01       	movw	r22, r14
    1c88:	ca 01       	movw	r24, r20
    1c8a:	1f 91       	pop	r17
    1c8c:	0f 91       	pop	r16
    1c8e:	ff 90       	pop	r15
    1c90:	ef 90       	pop	r14
    1c92:	df 90       	pop	r13
    1c94:	08 95       	ret

00001c96 <__unpack_f>:
    1c96:	fc 01       	movw	r30, r24
    1c98:	db 01       	movw	r26, r22
    1c9a:	40 81       	ld	r20, Z
    1c9c:	51 81       	ldd	r21, Z+1	; 0x01
    1c9e:	22 81       	ldd	r18, Z+2	; 0x02
    1ca0:	62 2f       	mov	r22, r18
    1ca2:	6f 77       	andi	r22, 0x7F	; 127
    1ca4:	70 e0       	ldi	r23, 0x00	; 0
    1ca6:	22 1f       	adc	r18, r18
    1ca8:	22 27       	eor	r18, r18
    1caa:	22 1f       	adc	r18, r18
    1cac:	93 81       	ldd	r25, Z+3	; 0x03
    1cae:	89 2f       	mov	r24, r25
    1cb0:	88 0f       	add	r24, r24
    1cb2:	82 2b       	or	r24, r18
    1cb4:	28 2f       	mov	r18, r24
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	99 1f       	adc	r25, r25
    1cba:	99 27       	eor	r25, r25
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	11 96       	adiw	r26, 0x01	; 1
    1cc0:	9c 93       	st	X, r25
    1cc2:	11 97       	sbiw	r26, 0x01	; 1
    1cc4:	21 15       	cp	r18, r1
    1cc6:	31 05       	cpc	r19, r1
    1cc8:	a9 f5       	brne	.+106    	; 0x1d34 <__unpack_f+0x9e>
    1cca:	41 15       	cp	r20, r1
    1ccc:	51 05       	cpc	r21, r1
    1cce:	61 05       	cpc	r22, r1
    1cd0:	71 05       	cpc	r23, r1
    1cd2:	11 f4       	brne	.+4      	; 0x1cd8 <__unpack_f+0x42>
    1cd4:	82 e0       	ldi	r24, 0x02	; 2
    1cd6:	37 c0       	rjmp	.+110    	; 0x1d46 <__unpack_f+0xb0>
    1cd8:	82 e8       	ldi	r24, 0x82	; 130
    1cda:	9f ef       	ldi	r25, 0xFF	; 255
    1cdc:	13 96       	adiw	r26, 0x03	; 3
    1cde:	9c 93       	st	X, r25
    1ce0:	8e 93       	st	-X, r24
    1ce2:	12 97       	sbiw	r26, 0x02	; 2
    1ce4:	9a 01       	movw	r18, r20
    1ce6:	ab 01       	movw	r20, r22
    1ce8:	67 e0       	ldi	r22, 0x07	; 7
    1cea:	22 0f       	add	r18, r18
    1cec:	33 1f       	adc	r19, r19
    1cee:	44 1f       	adc	r20, r20
    1cf0:	55 1f       	adc	r21, r21
    1cf2:	6a 95       	dec	r22
    1cf4:	d1 f7       	brne	.-12     	; 0x1cea <__unpack_f+0x54>
    1cf6:	83 e0       	ldi	r24, 0x03	; 3
    1cf8:	8c 93       	st	X, r24
    1cfa:	0d c0       	rjmp	.+26     	; 0x1d16 <__unpack_f+0x80>
    1cfc:	22 0f       	add	r18, r18
    1cfe:	33 1f       	adc	r19, r19
    1d00:	44 1f       	adc	r20, r20
    1d02:	55 1f       	adc	r21, r21
    1d04:	12 96       	adiw	r26, 0x02	; 2
    1d06:	8d 91       	ld	r24, X+
    1d08:	9c 91       	ld	r25, X
    1d0a:	13 97       	sbiw	r26, 0x03	; 3
    1d0c:	01 97       	sbiw	r24, 0x01	; 1
    1d0e:	13 96       	adiw	r26, 0x03	; 3
    1d10:	9c 93       	st	X, r25
    1d12:	8e 93       	st	-X, r24
    1d14:	12 97       	sbiw	r26, 0x02	; 2
    1d16:	20 30       	cpi	r18, 0x00	; 0
    1d18:	80 e0       	ldi	r24, 0x00	; 0
    1d1a:	38 07       	cpc	r19, r24
    1d1c:	80 e0       	ldi	r24, 0x00	; 0
    1d1e:	48 07       	cpc	r20, r24
    1d20:	80 e4       	ldi	r24, 0x40	; 64
    1d22:	58 07       	cpc	r21, r24
    1d24:	58 f3       	brcs	.-42     	; 0x1cfc <__unpack_f+0x66>
    1d26:	14 96       	adiw	r26, 0x04	; 4
    1d28:	2d 93       	st	X+, r18
    1d2a:	3d 93       	st	X+, r19
    1d2c:	4d 93       	st	X+, r20
    1d2e:	5c 93       	st	X, r21
    1d30:	17 97       	sbiw	r26, 0x07	; 7
    1d32:	08 95       	ret
    1d34:	2f 3f       	cpi	r18, 0xFF	; 255
    1d36:	31 05       	cpc	r19, r1
    1d38:	79 f4       	brne	.+30     	; 0x1d58 <__unpack_f+0xc2>
    1d3a:	41 15       	cp	r20, r1
    1d3c:	51 05       	cpc	r21, r1
    1d3e:	61 05       	cpc	r22, r1
    1d40:	71 05       	cpc	r23, r1
    1d42:	19 f4       	brne	.+6      	; 0x1d4a <__unpack_f+0xb4>
    1d44:	84 e0       	ldi	r24, 0x04	; 4
    1d46:	8c 93       	st	X, r24
    1d48:	08 95       	ret
    1d4a:	64 ff       	sbrs	r22, 4
    1d4c:	03 c0       	rjmp	.+6      	; 0x1d54 <__unpack_f+0xbe>
    1d4e:	81 e0       	ldi	r24, 0x01	; 1
    1d50:	8c 93       	st	X, r24
    1d52:	12 c0       	rjmp	.+36     	; 0x1d78 <__unpack_f+0xe2>
    1d54:	1c 92       	st	X, r1
    1d56:	10 c0       	rjmp	.+32     	; 0x1d78 <__unpack_f+0xe2>
    1d58:	2f 57       	subi	r18, 0x7F	; 127
    1d5a:	30 40       	sbci	r19, 0x00	; 0
    1d5c:	13 96       	adiw	r26, 0x03	; 3
    1d5e:	3c 93       	st	X, r19
    1d60:	2e 93       	st	-X, r18
    1d62:	12 97       	sbiw	r26, 0x02	; 2
    1d64:	83 e0       	ldi	r24, 0x03	; 3
    1d66:	8c 93       	st	X, r24
    1d68:	87 e0       	ldi	r24, 0x07	; 7
    1d6a:	44 0f       	add	r20, r20
    1d6c:	55 1f       	adc	r21, r21
    1d6e:	66 1f       	adc	r22, r22
    1d70:	77 1f       	adc	r23, r23
    1d72:	8a 95       	dec	r24
    1d74:	d1 f7       	brne	.-12     	; 0x1d6a <__unpack_f+0xd4>
    1d76:	70 64       	ori	r23, 0x40	; 64
    1d78:	14 96       	adiw	r26, 0x04	; 4
    1d7a:	4d 93       	st	X+, r20
    1d7c:	5d 93       	st	X+, r21
    1d7e:	6d 93       	st	X+, r22
    1d80:	7c 93       	st	X, r23
    1d82:	17 97       	sbiw	r26, 0x07	; 7
    1d84:	08 95       	ret

00001d86 <__fpcmp_parts_f>:
    1d86:	1f 93       	push	r17
    1d88:	dc 01       	movw	r26, r24
    1d8a:	fb 01       	movw	r30, r22
    1d8c:	9c 91       	ld	r25, X
    1d8e:	92 30       	cpi	r25, 0x02	; 2
    1d90:	08 f4       	brcc	.+2      	; 0x1d94 <__fpcmp_parts_f+0xe>
    1d92:	47 c0       	rjmp	.+142    	; 0x1e22 <__fpcmp_parts_f+0x9c>
    1d94:	80 81       	ld	r24, Z
    1d96:	82 30       	cpi	r24, 0x02	; 2
    1d98:	08 f4       	brcc	.+2      	; 0x1d9c <__fpcmp_parts_f+0x16>
    1d9a:	43 c0       	rjmp	.+134    	; 0x1e22 <__fpcmp_parts_f+0x9c>
    1d9c:	94 30       	cpi	r25, 0x04	; 4
    1d9e:	51 f4       	brne	.+20     	; 0x1db4 <__fpcmp_parts_f+0x2e>
    1da0:	11 96       	adiw	r26, 0x01	; 1
    1da2:	1c 91       	ld	r17, X
    1da4:	84 30       	cpi	r24, 0x04	; 4
    1da6:	99 f5       	brne	.+102    	; 0x1e0e <__fpcmp_parts_f+0x88>
    1da8:	81 81       	ldd	r24, Z+1	; 0x01
    1daa:	68 2f       	mov	r22, r24
    1dac:	70 e0       	ldi	r23, 0x00	; 0
    1dae:	61 1b       	sub	r22, r17
    1db0:	71 09       	sbc	r23, r1
    1db2:	3f c0       	rjmp	.+126    	; 0x1e32 <__fpcmp_parts_f+0xac>
    1db4:	84 30       	cpi	r24, 0x04	; 4
    1db6:	21 f0       	breq	.+8      	; 0x1dc0 <__fpcmp_parts_f+0x3a>
    1db8:	92 30       	cpi	r25, 0x02	; 2
    1dba:	31 f4       	brne	.+12     	; 0x1dc8 <__fpcmp_parts_f+0x42>
    1dbc:	82 30       	cpi	r24, 0x02	; 2
    1dbe:	b9 f1       	breq	.+110    	; 0x1e2e <__fpcmp_parts_f+0xa8>
    1dc0:	81 81       	ldd	r24, Z+1	; 0x01
    1dc2:	88 23       	and	r24, r24
    1dc4:	89 f1       	breq	.+98     	; 0x1e28 <__fpcmp_parts_f+0xa2>
    1dc6:	2d c0       	rjmp	.+90     	; 0x1e22 <__fpcmp_parts_f+0x9c>
    1dc8:	11 96       	adiw	r26, 0x01	; 1
    1dca:	1c 91       	ld	r17, X
    1dcc:	11 97       	sbiw	r26, 0x01	; 1
    1dce:	82 30       	cpi	r24, 0x02	; 2
    1dd0:	f1 f0       	breq	.+60     	; 0x1e0e <__fpcmp_parts_f+0x88>
    1dd2:	81 81       	ldd	r24, Z+1	; 0x01
    1dd4:	18 17       	cp	r17, r24
    1dd6:	d9 f4       	brne	.+54     	; 0x1e0e <__fpcmp_parts_f+0x88>
    1dd8:	12 96       	adiw	r26, 0x02	; 2
    1dda:	2d 91       	ld	r18, X+
    1ddc:	3c 91       	ld	r19, X
    1dde:	13 97       	sbiw	r26, 0x03	; 3
    1de0:	82 81       	ldd	r24, Z+2	; 0x02
    1de2:	93 81       	ldd	r25, Z+3	; 0x03
    1de4:	82 17       	cp	r24, r18
    1de6:	93 07       	cpc	r25, r19
    1de8:	94 f0       	brlt	.+36     	; 0x1e0e <__fpcmp_parts_f+0x88>
    1dea:	28 17       	cp	r18, r24
    1dec:	39 07       	cpc	r19, r25
    1dee:	bc f0       	brlt	.+46     	; 0x1e1e <__fpcmp_parts_f+0x98>
    1df0:	14 96       	adiw	r26, 0x04	; 4
    1df2:	8d 91       	ld	r24, X+
    1df4:	9d 91       	ld	r25, X+
    1df6:	0d 90       	ld	r0, X+
    1df8:	bc 91       	ld	r27, X
    1dfa:	a0 2d       	mov	r26, r0
    1dfc:	24 81       	ldd	r18, Z+4	; 0x04
    1dfe:	35 81       	ldd	r19, Z+5	; 0x05
    1e00:	46 81       	ldd	r20, Z+6	; 0x06
    1e02:	57 81       	ldd	r21, Z+7	; 0x07
    1e04:	28 17       	cp	r18, r24
    1e06:	39 07       	cpc	r19, r25
    1e08:	4a 07       	cpc	r20, r26
    1e0a:	5b 07       	cpc	r21, r27
    1e0c:	18 f4       	brcc	.+6      	; 0x1e14 <__fpcmp_parts_f+0x8e>
    1e0e:	11 23       	and	r17, r17
    1e10:	41 f0       	breq	.+16     	; 0x1e22 <__fpcmp_parts_f+0x9c>
    1e12:	0a c0       	rjmp	.+20     	; 0x1e28 <__fpcmp_parts_f+0xa2>
    1e14:	82 17       	cp	r24, r18
    1e16:	93 07       	cpc	r25, r19
    1e18:	a4 07       	cpc	r26, r20
    1e1a:	b5 07       	cpc	r27, r21
    1e1c:	40 f4       	brcc	.+16     	; 0x1e2e <__fpcmp_parts_f+0xa8>
    1e1e:	11 23       	and	r17, r17
    1e20:	19 f0       	breq	.+6      	; 0x1e28 <__fpcmp_parts_f+0xa2>
    1e22:	61 e0       	ldi	r22, 0x01	; 1
    1e24:	70 e0       	ldi	r23, 0x00	; 0
    1e26:	05 c0       	rjmp	.+10     	; 0x1e32 <__fpcmp_parts_f+0xac>
    1e28:	6f ef       	ldi	r22, 0xFF	; 255
    1e2a:	7f ef       	ldi	r23, 0xFF	; 255
    1e2c:	02 c0       	rjmp	.+4      	; 0x1e32 <__fpcmp_parts_f+0xac>
    1e2e:	60 e0       	ldi	r22, 0x00	; 0
    1e30:	70 e0       	ldi	r23, 0x00	; 0
    1e32:	cb 01       	movw	r24, r22
    1e34:	1f 91       	pop	r17
    1e36:	08 95       	ret

00001e38 <putchar>:
    1e38:	60 91 51 02 	lds	r22, 0x0251
    1e3c:	70 91 52 02 	lds	r23, 0x0252
    1e40:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    1e44:	08 95       	ret

00001e46 <sprintf>:
    1e46:	ae e0       	ldi	r26, 0x0E	; 14
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e9 e2       	ldi	r30, 0x29	; 41
    1e4c:	ff e0       	ldi	r31, 0x0F	; 15
    1e4e:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__prologue_saves__+0x1c>
    1e52:	0d 89       	ldd	r16, Y+21	; 0x15
    1e54:	1e 89       	ldd	r17, Y+22	; 0x16
    1e56:	86 e0       	ldi	r24, 0x06	; 6
    1e58:	8c 83       	std	Y+4, r24	; 0x04
    1e5a:	1a 83       	std	Y+2, r17	; 0x02
    1e5c:	09 83       	std	Y+1, r16	; 0x01
    1e5e:	8f ef       	ldi	r24, 0xFF	; 255
    1e60:	9f e7       	ldi	r25, 0x7F	; 127
    1e62:	9e 83       	std	Y+6, r25	; 0x06
    1e64:	8d 83       	std	Y+5, r24	; 0x05
    1e66:	9e 01       	movw	r18, r28
    1e68:	27 5e       	subi	r18, 0xE7	; 231
    1e6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e6c:	ce 01       	movw	r24, r28
    1e6e:	01 96       	adiw	r24, 0x01	; 1
    1e70:	6f 89       	ldd	r22, Y+23	; 0x17
    1e72:	78 8d       	ldd	r23, Y+24	; 0x18
    1e74:	a9 01       	movw	r20, r18
    1e76:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <vfprintf>
    1e7a:	2f 81       	ldd	r18, Y+7	; 0x07
    1e7c:	38 85       	ldd	r19, Y+8	; 0x08
    1e7e:	02 0f       	add	r16, r18
    1e80:	13 1f       	adc	r17, r19
    1e82:	f8 01       	movw	r30, r16
    1e84:	10 82       	st	Z, r1
    1e86:	2e 96       	adiw	r28, 0x0e	; 14
    1e88:	e4 e0       	ldi	r30, 0x04	; 4
    1e8a:	0c 94 ee 11 	jmp	0x23dc	; 0x23dc <__epilogue_restores__+0x1c>

00001e8e <vfprintf>:
    1e8e:	ab e0       	ldi	r26, 0x0B	; 11
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	ed e4       	ldi	r30, 0x4D	; 77
    1e94:	ff e0       	ldi	r31, 0x0F	; 15
    1e96:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__>
    1e9a:	3c 01       	movw	r6, r24
    1e9c:	2b 01       	movw	r4, r22
    1e9e:	5a 01       	movw	r10, r20
    1ea0:	fc 01       	movw	r30, r24
    1ea2:	17 82       	std	Z+7, r1	; 0x07
    1ea4:	16 82       	std	Z+6, r1	; 0x06
    1ea6:	83 81       	ldd	r24, Z+3	; 0x03
    1ea8:	81 fd       	sbrc	r24, 1
    1eaa:	03 c0       	rjmp	.+6      	; 0x1eb2 <vfprintf+0x24>
    1eac:	6f ef       	ldi	r22, 0xFF	; 255
    1eae:	7f ef       	ldi	r23, 0xFF	; 255
    1eb0:	c6 c1       	rjmp	.+908    	; 0x223e <vfprintf+0x3b0>
    1eb2:	9a e0       	ldi	r25, 0x0A	; 10
    1eb4:	89 2e       	mov	r8, r25
    1eb6:	1e 01       	movw	r2, r28
    1eb8:	08 94       	sec
    1eba:	21 1c       	adc	r2, r1
    1ebc:	31 1c       	adc	r3, r1
    1ebe:	f3 01       	movw	r30, r6
    1ec0:	23 81       	ldd	r18, Z+3	; 0x03
    1ec2:	f2 01       	movw	r30, r4
    1ec4:	23 fd       	sbrc	r18, 3
    1ec6:	85 91       	lpm	r24, Z+
    1ec8:	23 ff       	sbrs	r18, 3
    1eca:	81 91       	ld	r24, Z+
    1ecc:	2f 01       	movw	r4, r30
    1ece:	88 23       	and	r24, r24
    1ed0:	09 f4       	brne	.+2      	; 0x1ed4 <vfprintf+0x46>
    1ed2:	b2 c1       	rjmp	.+868    	; 0x2238 <vfprintf+0x3aa>
    1ed4:	85 32       	cpi	r24, 0x25	; 37
    1ed6:	39 f4       	brne	.+14     	; 0x1ee6 <vfprintf+0x58>
    1ed8:	23 fd       	sbrc	r18, 3
    1eda:	85 91       	lpm	r24, Z+
    1edc:	23 ff       	sbrs	r18, 3
    1ede:	81 91       	ld	r24, Z+
    1ee0:	2f 01       	movw	r4, r30
    1ee2:	85 32       	cpi	r24, 0x25	; 37
    1ee4:	29 f4       	brne	.+10     	; 0x1ef0 <vfprintf+0x62>
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	b3 01       	movw	r22, r6
    1eea:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    1eee:	e7 cf       	rjmp	.-50     	; 0x1ebe <vfprintf+0x30>
    1ef0:	98 2f       	mov	r25, r24
    1ef2:	ff 24       	eor	r15, r15
    1ef4:	ee 24       	eor	r14, r14
    1ef6:	99 24       	eor	r9, r9
    1ef8:	ff e1       	ldi	r31, 0x1F	; 31
    1efa:	ff 15       	cp	r31, r15
    1efc:	d0 f0       	brcs	.+52     	; 0x1f32 <vfprintf+0xa4>
    1efe:	9b 32       	cpi	r25, 0x2B	; 43
    1f00:	69 f0       	breq	.+26     	; 0x1f1c <vfprintf+0x8e>
    1f02:	9c 32       	cpi	r25, 0x2C	; 44
    1f04:	28 f4       	brcc	.+10     	; 0x1f10 <vfprintf+0x82>
    1f06:	90 32       	cpi	r25, 0x20	; 32
    1f08:	59 f0       	breq	.+22     	; 0x1f20 <vfprintf+0x92>
    1f0a:	93 32       	cpi	r25, 0x23	; 35
    1f0c:	91 f4       	brne	.+36     	; 0x1f32 <vfprintf+0xa4>
    1f0e:	0e c0       	rjmp	.+28     	; 0x1f2c <vfprintf+0x9e>
    1f10:	9d 32       	cpi	r25, 0x2D	; 45
    1f12:	49 f0       	breq	.+18     	; 0x1f26 <vfprintf+0x98>
    1f14:	90 33       	cpi	r25, 0x30	; 48
    1f16:	69 f4       	brne	.+26     	; 0x1f32 <vfprintf+0xa4>
    1f18:	41 e0       	ldi	r20, 0x01	; 1
    1f1a:	24 c0       	rjmp	.+72     	; 0x1f64 <vfprintf+0xd6>
    1f1c:	52 e0       	ldi	r21, 0x02	; 2
    1f1e:	f5 2a       	or	r15, r21
    1f20:	84 e0       	ldi	r24, 0x04	; 4
    1f22:	f8 2a       	or	r15, r24
    1f24:	28 c0       	rjmp	.+80     	; 0x1f76 <vfprintf+0xe8>
    1f26:	98 e0       	ldi	r25, 0x08	; 8
    1f28:	f9 2a       	or	r15, r25
    1f2a:	25 c0       	rjmp	.+74     	; 0x1f76 <vfprintf+0xe8>
    1f2c:	e0 e1       	ldi	r30, 0x10	; 16
    1f2e:	fe 2a       	or	r15, r30
    1f30:	22 c0       	rjmp	.+68     	; 0x1f76 <vfprintf+0xe8>
    1f32:	f7 fc       	sbrc	r15, 7
    1f34:	29 c0       	rjmp	.+82     	; 0x1f88 <vfprintf+0xfa>
    1f36:	89 2f       	mov	r24, r25
    1f38:	80 53       	subi	r24, 0x30	; 48
    1f3a:	8a 30       	cpi	r24, 0x0A	; 10
    1f3c:	70 f4       	brcc	.+28     	; 0x1f5a <vfprintf+0xcc>
    1f3e:	f6 fe       	sbrs	r15, 6
    1f40:	05 c0       	rjmp	.+10     	; 0x1f4c <vfprintf+0xbe>
    1f42:	98 9c       	mul	r9, r8
    1f44:	90 2c       	mov	r9, r0
    1f46:	11 24       	eor	r1, r1
    1f48:	98 0e       	add	r9, r24
    1f4a:	15 c0       	rjmp	.+42     	; 0x1f76 <vfprintf+0xe8>
    1f4c:	e8 9c       	mul	r14, r8
    1f4e:	e0 2c       	mov	r14, r0
    1f50:	11 24       	eor	r1, r1
    1f52:	e8 0e       	add	r14, r24
    1f54:	f0 e2       	ldi	r31, 0x20	; 32
    1f56:	ff 2a       	or	r15, r31
    1f58:	0e c0       	rjmp	.+28     	; 0x1f76 <vfprintf+0xe8>
    1f5a:	9e 32       	cpi	r25, 0x2E	; 46
    1f5c:	29 f4       	brne	.+10     	; 0x1f68 <vfprintf+0xda>
    1f5e:	f6 fc       	sbrc	r15, 6
    1f60:	6b c1       	rjmp	.+726    	; 0x2238 <vfprintf+0x3aa>
    1f62:	40 e4       	ldi	r20, 0x40	; 64
    1f64:	f4 2a       	or	r15, r20
    1f66:	07 c0       	rjmp	.+14     	; 0x1f76 <vfprintf+0xe8>
    1f68:	9c 36       	cpi	r25, 0x6C	; 108
    1f6a:	19 f4       	brne	.+6      	; 0x1f72 <vfprintf+0xe4>
    1f6c:	50 e8       	ldi	r21, 0x80	; 128
    1f6e:	f5 2a       	or	r15, r21
    1f70:	02 c0       	rjmp	.+4      	; 0x1f76 <vfprintf+0xe8>
    1f72:	98 36       	cpi	r25, 0x68	; 104
    1f74:	49 f4       	brne	.+18     	; 0x1f88 <vfprintf+0xfa>
    1f76:	f2 01       	movw	r30, r4
    1f78:	23 fd       	sbrc	r18, 3
    1f7a:	95 91       	lpm	r25, Z+
    1f7c:	23 ff       	sbrs	r18, 3
    1f7e:	91 91       	ld	r25, Z+
    1f80:	2f 01       	movw	r4, r30
    1f82:	99 23       	and	r25, r25
    1f84:	09 f0       	breq	.+2      	; 0x1f88 <vfprintf+0xfa>
    1f86:	b8 cf       	rjmp	.-144    	; 0x1ef8 <vfprintf+0x6a>
    1f88:	89 2f       	mov	r24, r25
    1f8a:	85 54       	subi	r24, 0x45	; 69
    1f8c:	83 30       	cpi	r24, 0x03	; 3
    1f8e:	18 f0       	brcs	.+6      	; 0x1f96 <vfprintf+0x108>
    1f90:	80 52       	subi	r24, 0x20	; 32
    1f92:	83 30       	cpi	r24, 0x03	; 3
    1f94:	38 f4       	brcc	.+14     	; 0x1fa4 <vfprintf+0x116>
    1f96:	44 e0       	ldi	r20, 0x04	; 4
    1f98:	50 e0       	ldi	r21, 0x00	; 0
    1f9a:	a4 0e       	add	r10, r20
    1f9c:	b5 1e       	adc	r11, r21
    1f9e:	5f e3       	ldi	r21, 0x3F	; 63
    1fa0:	59 83       	std	Y+1, r21	; 0x01
    1fa2:	0f c0       	rjmp	.+30     	; 0x1fc2 <vfprintf+0x134>
    1fa4:	93 36       	cpi	r25, 0x63	; 99
    1fa6:	31 f0       	breq	.+12     	; 0x1fb4 <vfprintf+0x126>
    1fa8:	93 37       	cpi	r25, 0x73	; 115
    1faa:	79 f0       	breq	.+30     	; 0x1fca <vfprintf+0x13c>
    1fac:	93 35       	cpi	r25, 0x53	; 83
    1fae:	09 f0       	breq	.+2      	; 0x1fb2 <vfprintf+0x124>
    1fb0:	56 c0       	rjmp	.+172    	; 0x205e <vfprintf+0x1d0>
    1fb2:	20 c0       	rjmp	.+64     	; 0x1ff4 <vfprintf+0x166>
    1fb4:	f5 01       	movw	r30, r10
    1fb6:	80 81       	ld	r24, Z
    1fb8:	89 83       	std	Y+1, r24	; 0x01
    1fba:	42 e0       	ldi	r20, 0x02	; 2
    1fbc:	50 e0       	ldi	r21, 0x00	; 0
    1fbe:	a4 0e       	add	r10, r20
    1fc0:	b5 1e       	adc	r11, r21
    1fc2:	61 01       	movw	r12, r2
    1fc4:	01 e0       	ldi	r16, 0x01	; 1
    1fc6:	10 e0       	ldi	r17, 0x00	; 0
    1fc8:	12 c0       	rjmp	.+36     	; 0x1fee <vfprintf+0x160>
    1fca:	f5 01       	movw	r30, r10
    1fcc:	c0 80       	ld	r12, Z
    1fce:	d1 80       	ldd	r13, Z+1	; 0x01
    1fd0:	f6 fc       	sbrc	r15, 6
    1fd2:	03 c0       	rjmp	.+6      	; 0x1fda <vfprintf+0x14c>
    1fd4:	6f ef       	ldi	r22, 0xFF	; 255
    1fd6:	7f ef       	ldi	r23, 0xFF	; 255
    1fd8:	02 c0       	rjmp	.+4      	; 0x1fde <vfprintf+0x150>
    1fda:	69 2d       	mov	r22, r9
    1fdc:	70 e0       	ldi	r23, 0x00	; 0
    1fde:	42 e0       	ldi	r20, 0x02	; 2
    1fe0:	50 e0       	ldi	r21, 0x00	; 0
    1fe2:	a4 0e       	add	r10, r20
    1fe4:	b5 1e       	adc	r11, r21
    1fe6:	c6 01       	movw	r24, r12
    1fe8:	0e 94 2f 11 	call	0x225e	; 0x225e <strnlen>
    1fec:	8c 01       	movw	r16, r24
    1fee:	5f e7       	ldi	r21, 0x7F	; 127
    1ff0:	f5 22       	and	r15, r21
    1ff2:	14 c0       	rjmp	.+40     	; 0x201c <vfprintf+0x18e>
    1ff4:	f5 01       	movw	r30, r10
    1ff6:	c0 80       	ld	r12, Z
    1ff8:	d1 80       	ldd	r13, Z+1	; 0x01
    1ffa:	f6 fc       	sbrc	r15, 6
    1ffc:	03 c0       	rjmp	.+6      	; 0x2004 <vfprintf+0x176>
    1ffe:	6f ef       	ldi	r22, 0xFF	; 255
    2000:	7f ef       	ldi	r23, 0xFF	; 255
    2002:	02 c0       	rjmp	.+4      	; 0x2008 <vfprintf+0x17a>
    2004:	69 2d       	mov	r22, r9
    2006:	70 e0       	ldi	r23, 0x00	; 0
    2008:	42 e0       	ldi	r20, 0x02	; 2
    200a:	50 e0       	ldi	r21, 0x00	; 0
    200c:	a4 0e       	add	r10, r20
    200e:	b5 1e       	adc	r11, r21
    2010:	c6 01       	movw	r24, r12
    2012:	0e 94 24 11 	call	0x2248	; 0x2248 <strnlen_P>
    2016:	8c 01       	movw	r16, r24
    2018:	50 e8       	ldi	r21, 0x80	; 128
    201a:	f5 2a       	or	r15, r21
    201c:	f3 fe       	sbrs	r15, 3
    201e:	07 c0       	rjmp	.+14     	; 0x202e <vfprintf+0x1a0>
    2020:	1a c0       	rjmp	.+52     	; 0x2056 <vfprintf+0x1c8>
    2022:	80 e2       	ldi	r24, 0x20	; 32
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	b3 01       	movw	r22, r6
    2028:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    202c:	ea 94       	dec	r14
    202e:	8e 2d       	mov	r24, r14
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	08 17       	cp	r16, r24
    2034:	19 07       	cpc	r17, r25
    2036:	a8 f3       	brcs	.-22     	; 0x2022 <vfprintf+0x194>
    2038:	0e c0       	rjmp	.+28     	; 0x2056 <vfprintf+0x1c8>
    203a:	f6 01       	movw	r30, r12
    203c:	f7 fc       	sbrc	r15, 7
    203e:	85 91       	lpm	r24, Z+
    2040:	f7 fe       	sbrs	r15, 7
    2042:	81 91       	ld	r24, Z+
    2044:	6f 01       	movw	r12, r30
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	b3 01       	movw	r22, r6
    204a:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    204e:	e1 10       	cpse	r14, r1
    2050:	ea 94       	dec	r14
    2052:	01 50       	subi	r16, 0x01	; 1
    2054:	10 40       	sbci	r17, 0x00	; 0
    2056:	01 15       	cp	r16, r1
    2058:	11 05       	cpc	r17, r1
    205a:	79 f7       	brne	.-34     	; 0x203a <vfprintf+0x1ac>
    205c:	ea c0       	rjmp	.+468    	; 0x2232 <vfprintf+0x3a4>
    205e:	94 36       	cpi	r25, 0x64	; 100
    2060:	11 f0       	breq	.+4      	; 0x2066 <vfprintf+0x1d8>
    2062:	99 36       	cpi	r25, 0x69	; 105
    2064:	69 f5       	brne	.+90     	; 0x20c0 <vfprintf+0x232>
    2066:	f7 fe       	sbrs	r15, 7
    2068:	08 c0       	rjmp	.+16     	; 0x207a <vfprintf+0x1ec>
    206a:	f5 01       	movw	r30, r10
    206c:	20 81       	ld	r18, Z
    206e:	31 81       	ldd	r19, Z+1	; 0x01
    2070:	42 81       	ldd	r20, Z+2	; 0x02
    2072:	53 81       	ldd	r21, Z+3	; 0x03
    2074:	84 e0       	ldi	r24, 0x04	; 4
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	0a c0       	rjmp	.+20     	; 0x208e <vfprintf+0x200>
    207a:	f5 01       	movw	r30, r10
    207c:	80 81       	ld	r24, Z
    207e:	91 81       	ldd	r25, Z+1	; 0x01
    2080:	9c 01       	movw	r18, r24
    2082:	44 27       	eor	r20, r20
    2084:	37 fd       	sbrc	r19, 7
    2086:	40 95       	com	r20
    2088:	54 2f       	mov	r21, r20
    208a:	82 e0       	ldi	r24, 0x02	; 2
    208c:	90 e0       	ldi	r25, 0x00	; 0
    208e:	a8 0e       	add	r10, r24
    2090:	b9 1e       	adc	r11, r25
    2092:	9f e6       	ldi	r25, 0x6F	; 111
    2094:	f9 22       	and	r15, r25
    2096:	57 ff       	sbrs	r21, 7
    2098:	09 c0       	rjmp	.+18     	; 0x20ac <vfprintf+0x21e>
    209a:	50 95       	com	r21
    209c:	40 95       	com	r20
    209e:	30 95       	com	r19
    20a0:	21 95       	neg	r18
    20a2:	3f 4f       	sbci	r19, 0xFF	; 255
    20a4:	4f 4f       	sbci	r20, 0xFF	; 255
    20a6:	5f 4f       	sbci	r21, 0xFF	; 255
    20a8:	e0 e8       	ldi	r30, 0x80	; 128
    20aa:	fe 2a       	or	r15, r30
    20ac:	ca 01       	movw	r24, r20
    20ae:	b9 01       	movw	r22, r18
    20b0:	a1 01       	movw	r20, r2
    20b2:	2a e0       	ldi	r18, 0x0A	; 10
    20b4:	30 e0       	ldi	r19, 0x00	; 0
    20b6:	0e 94 66 11 	call	0x22cc	; 0x22cc <__ultoa_invert>
    20ba:	d8 2e       	mov	r13, r24
    20bc:	d2 18       	sub	r13, r2
    20be:	40 c0       	rjmp	.+128    	; 0x2140 <vfprintf+0x2b2>
    20c0:	95 37       	cpi	r25, 0x75	; 117
    20c2:	29 f4       	brne	.+10     	; 0x20ce <vfprintf+0x240>
    20c4:	1f 2d       	mov	r17, r15
    20c6:	1f 7e       	andi	r17, 0xEF	; 239
    20c8:	2a e0       	ldi	r18, 0x0A	; 10
    20ca:	30 e0       	ldi	r19, 0x00	; 0
    20cc:	1d c0       	rjmp	.+58     	; 0x2108 <vfprintf+0x27a>
    20ce:	1f 2d       	mov	r17, r15
    20d0:	19 7f       	andi	r17, 0xF9	; 249
    20d2:	9f 36       	cpi	r25, 0x6F	; 111
    20d4:	61 f0       	breq	.+24     	; 0x20ee <vfprintf+0x260>
    20d6:	90 37       	cpi	r25, 0x70	; 112
    20d8:	20 f4       	brcc	.+8      	; 0x20e2 <vfprintf+0x254>
    20da:	98 35       	cpi	r25, 0x58	; 88
    20dc:	09 f0       	breq	.+2      	; 0x20e0 <vfprintf+0x252>
    20de:	ac c0       	rjmp	.+344    	; 0x2238 <vfprintf+0x3aa>
    20e0:	0f c0       	rjmp	.+30     	; 0x2100 <vfprintf+0x272>
    20e2:	90 37       	cpi	r25, 0x70	; 112
    20e4:	39 f0       	breq	.+14     	; 0x20f4 <vfprintf+0x266>
    20e6:	98 37       	cpi	r25, 0x78	; 120
    20e8:	09 f0       	breq	.+2      	; 0x20ec <vfprintf+0x25e>
    20ea:	a6 c0       	rjmp	.+332    	; 0x2238 <vfprintf+0x3aa>
    20ec:	04 c0       	rjmp	.+8      	; 0x20f6 <vfprintf+0x268>
    20ee:	28 e0       	ldi	r18, 0x08	; 8
    20f0:	30 e0       	ldi	r19, 0x00	; 0
    20f2:	0a c0       	rjmp	.+20     	; 0x2108 <vfprintf+0x27a>
    20f4:	10 61       	ori	r17, 0x10	; 16
    20f6:	14 fd       	sbrc	r17, 4
    20f8:	14 60       	ori	r17, 0x04	; 4
    20fa:	20 e1       	ldi	r18, 0x10	; 16
    20fc:	30 e0       	ldi	r19, 0x00	; 0
    20fe:	04 c0       	rjmp	.+8      	; 0x2108 <vfprintf+0x27a>
    2100:	14 fd       	sbrc	r17, 4
    2102:	16 60       	ori	r17, 0x06	; 6
    2104:	20 e1       	ldi	r18, 0x10	; 16
    2106:	32 e0       	ldi	r19, 0x02	; 2
    2108:	17 ff       	sbrs	r17, 7
    210a:	08 c0       	rjmp	.+16     	; 0x211c <vfprintf+0x28e>
    210c:	f5 01       	movw	r30, r10
    210e:	60 81       	ld	r22, Z
    2110:	71 81       	ldd	r23, Z+1	; 0x01
    2112:	82 81       	ldd	r24, Z+2	; 0x02
    2114:	93 81       	ldd	r25, Z+3	; 0x03
    2116:	44 e0       	ldi	r20, 0x04	; 4
    2118:	50 e0       	ldi	r21, 0x00	; 0
    211a:	08 c0       	rjmp	.+16     	; 0x212c <vfprintf+0x29e>
    211c:	f5 01       	movw	r30, r10
    211e:	80 81       	ld	r24, Z
    2120:	91 81       	ldd	r25, Z+1	; 0x01
    2122:	bc 01       	movw	r22, r24
    2124:	80 e0       	ldi	r24, 0x00	; 0
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	42 e0       	ldi	r20, 0x02	; 2
    212a:	50 e0       	ldi	r21, 0x00	; 0
    212c:	a4 0e       	add	r10, r20
    212e:	b5 1e       	adc	r11, r21
    2130:	a1 01       	movw	r20, r2
    2132:	0e 94 66 11 	call	0x22cc	; 0x22cc <__ultoa_invert>
    2136:	d8 2e       	mov	r13, r24
    2138:	d2 18       	sub	r13, r2
    213a:	8f e7       	ldi	r24, 0x7F	; 127
    213c:	f8 2e       	mov	r15, r24
    213e:	f1 22       	and	r15, r17
    2140:	f6 fe       	sbrs	r15, 6
    2142:	0b c0       	rjmp	.+22     	; 0x215a <vfprintf+0x2cc>
    2144:	5e ef       	ldi	r21, 0xFE	; 254
    2146:	f5 22       	and	r15, r21
    2148:	d9 14       	cp	r13, r9
    214a:	38 f4       	brcc	.+14     	; 0x215a <vfprintf+0x2cc>
    214c:	f4 fe       	sbrs	r15, 4
    214e:	07 c0       	rjmp	.+14     	; 0x215e <vfprintf+0x2d0>
    2150:	f2 fc       	sbrc	r15, 2
    2152:	05 c0       	rjmp	.+10     	; 0x215e <vfprintf+0x2d0>
    2154:	8f ee       	ldi	r24, 0xEF	; 239
    2156:	f8 22       	and	r15, r24
    2158:	02 c0       	rjmp	.+4      	; 0x215e <vfprintf+0x2d0>
    215a:	1d 2d       	mov	r17, r13
    215c:	01 c0       	rjmp	.+2      	; 0x2160 <vfprintf+0x2d2>
    215e:	19 2d       	mov	r17, r9
    2160:	f4 fe       	sbrs	r15, 4
    2162:	0d c0       	rjmp	.+26     	; 0x217e <vfprintf+0x2f0>
    2164:	fe 01       	movw	r30, r28
    2166:	ed 0d       	add	r30, r13
    2168:	f1 1d       	adc	r31, r1
    216a:	80 81       	ld	r24, Z
    216c:	80 33       	cpi	r24, 0x30	; 48
    216e:	19 f4       	brne	.+6      	; 0x2176 <vfprintf+0x2e8>
    2170:	99 ee       	ldi	r25, 0xE9	; 233
    2172:	f9 22       	and	r15, r25
    2174:	08 c0       	rjmp	.+16     	; 0x2186 <vfprintf+0x2f8>
    2176:	1f 5f       	subi	r17, 0xFF	; 255
    2178:	f2 fe       	sbrs	r15, 2
    217a:	05 c0       	rjmp	.+10     	; 0x2186 <vfprintf+0x2f8>
    217c:	03 c0       	rjmp	.+6      	; 0x2184 <vfprintf+0x2f6>
    217e:	8f 2d       	mov	r24, r15
    2180:	86 78       	andi	r24, 0x86	; 134
    2182:	09 f0       	breq	.+2      	; 0x2186 <vfprintf+0x2f8>
    2184:	1f 5f       	subi	r17, 0xFF	; 255
    2186:	0f 2d       	mov	r16, r15
    2188:	f3 fc       	sbrc	r15, 3
    218a:	14 c0       	rjmp	.+40     	; 0x21b4 <vfprintf+0x326>
    218c:	f0 fe       	sbrs	r15, 0
    218e:	0f c0       	rjmp	.+30     	; 0x21ae <vfprintf+0x320>
    2190:	1e 15       	cp	r17, r14
    2192:	10 f0       	brcs	.+4      	; 0x2198 <vfprintf+0x30a>
    2194:	9d 2c       	mov	r9, r13
    2196:	0b c0       	rjmp	.+22     	; 0x21ae <vfprintf+0x320>
    2198:	9d 2c       	mov	r9, r13
    219a:	9e 0c       	add	r9, r14
    219c:	91 1a       	sub	r9, r17
    219e:	1e 2d       	mov	r17, r14
    21a0:	06 c0       	rjmp	.+12     	; 0x21ae <vfprintf+0x320>
    21a2:	80 e2       	ldi	r24, 0x20	; 32
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	b3 01       	movw	r22, r6
    21a8:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    21ac:	1f 5f       	subi	r17, 0xFF	; 255
    21ae:	1e 15       	cp	r17, r14
    21b0:	c0 f3       	brcs	.-16     	; 0x21a2 <vfprintf+0x314>
    21b2:	04 c0       	rjmp	.+8      	; 0x21bc <vfprintf+0x32e>
    21b4:	1e 15       	cp	r17, r14
    21b6:	10 f4       	brcc	.+4      	; 0x21bc <vfprintf+0x32e>
    21b8:	e1 1a       	sub	r14, r17
    21ba:	01 c0       	rjmp	.+2      	; 0x21be <vfprintf+0x330>
    21bc:	ee 24       	eor	r14, r14
    21be:	04 ff       	sbrs	r16, 4
    21c0:	0f c0       	rjmp	.+30     	; 0x21e0 <vfprintf+0x352>
    21c2:	80 e3       	ldi	r24, 0x30	; 48
    21c4:	90 e0       	ldi	r25, 0x00	; 0
    21c6:	b3 01       	movw	r22, r6
    21c8:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    21cc:	02 ff       	sbrs	r16, 2
    21ce:	1d c0       	rjmp	.+58     	; 0x220a <vfprintf+0x37c>
    21d0:	01 fd       	sbrc	r16, 1
    21d2:	03 c0       	rjmp	.+6      	; 0x21da <vfprintf+0x34c>
    21d4:	88 e7       	ldi	r24, 0x78	; 120
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	0e c0       	rjmp	.+28     	; 0x21f6 <vfprintf+0x368>
    21da:	88 e5       	ldi	r24, 0x58	; 88
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    21de:	0b c0       	rjmp	.+22     	; 0x21f6 <vfprintf+0x368>
    21e0:	80 2f       	mov	r24, r16
    21e2:	86 78       	andi	r24, 0x86	; 134
    21e4:	91 f0       	breq	.+36     	; 0x220a <vfprintf+0x37c>
    21e6:	01 ff       	sbrs	r16, 1
    21e8:	02 c0       	rjmp	.+4      	; 0x21ee <vfprintf+0x360>
    21ea:	8b e2       	ldi	r24, 0x2B	; 43
    21ec:	01 c0       	rjmp	.+2      	; 0x21f0 <vfprintf+0x362>
    21ee:	80 e2       	ldi	r24, 0x20	; 32
    21f0:	f7 fc       	sbrc	r15, 7
    21f2:	8d e2       	ldi	r24, 0x2D	; 45
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	b3 01       	movw	r22, r6
    21f8:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    21fc:	06 c0       	rjmp	.+12     	; 0x220a <vfprintf+0x37c>
    21fe:	80 e3       	ldi	r24, 0x30	; 48
    2200:	90 e0       	ldi	r25, 0x00	; 0
    2202:	b3 01       	movw	r22, r6
    2204:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    2208:	9a 94       	dec	r9
    220a:	d9 14       	cp	r13, r9
    220c:	c0 f3       	brcs	.-16     	; 0x21fe <vfprintf+0x370>
    220e:	da 94       	dec	r13
    2210:	f1 01       	movw	r30, r2
    2212:	ed 0d       	add	r30, r13
    2214:	f1 1d       	adc	r31, r1
    2216:	80 81       	ld	r24, Z
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	b3 01       	movw	r22, r6
    221c:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    2220:	dd 20       	and	r13, r13
    2222:	a9 f7       	brne	.-22     	; 0x220e <vfprintf+0x380>
    2224:	06 c0       	rjmp	.+12     	; 0x2232 <vfprintf+0x3a4>
    2226:	80 e2       	ldi	r24, 0x20	; 32
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	b3 01       	movw	r22, r6
    222c:	0e 94 3a 11 	call	0x2274	; 0x2274 <fputc>
    2230:	ea 94       	dec	r14
    2232:	ee 20       	and	r14, r14
    2234:	c1 f7       	brne	.-16     	; 0x2226 <vfprintf+0x398>
    2236:	43 ce       	rjmp	.-890    	; 0x1ebe <vfprintf+0x30>
    2238:	f3 01       	movw	r30, r6
    223a:	66 81       	ldd	r22, Z+6	; 0x06
    223c:	77 81       	ldd	r23, Z+7	; 0x07
    223e:	cb 01       	movw	r24, r22
    2240:	2b 96       	adiw	r28, 0x0b	; 11
    2242:	e2 e1       	ldi	r30, 0x12	; 18
    2244:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__>

00002248 <strnlen_P>:
    2248:	fc 01       	movw	r30, r24
    224a:	05 90       	lpm	r0, Z+
    224c:	61 50       	subi	r22, 0x01	; 1
    224e:	70 40       	sbci	r23, 0x00	; 0
    2250:	01 10       	cpse	r0, r1
    2252:	d8 f7       	brcc	.-10     	; 0x224a <strnlen_P+0x2>
    2254:	80 95       	com	r24
    2256:	90 95       	com	r25
    2258:	8e 0f       	add	r24, r30
    225a:	9f 1f       	adc	r25, r31
    225c:	08 95       	ret

0000225e <strnlen>:
    225e:	fc 01       	movw	r30, r24
    2260:	61 50       	subi	r22, 0x01	; 1
    2262:	70 40       	sbci	r23, 0x00	; 0
    2264:	01 90       	ld	r0, Z+
    2266:	01 10       	cpse	r0, r1
    2268:	d8 f7       	brcc	.-10     	; 0x2260 <strnlen+0x2>
    226a:	80 95       	com	r24
    226c:	90 95       	com	r25
    226e:	8e 0f       	add	r24, r30
    2270:	9f 1f       	adc	r25, r31
    2272:	08 95       	ret

00002274 <fputc>:
    2274:	0f 93       	push	r16
    2276:	1f 93       	push	r17
    2278:	cf 93       	push	r28
    227a:	df 93       	push	r29
    227c:	8c 01       	movw	r16, r24
    227e:	eb 01       	movw	r28, r22
    2280:	8b 81       	ldd	r24, Y+3	; 0x03
    2282:	81 ff       	sbrs	r24, 1
    2284:	1b c0       	rjmp	.+54     	; 0x22bc <fputc+0x48>
    2286:	82 ff       	sbrs	r24, 2
    2288:	0d c0       	rjmp	.+26     	; 0x22a4 <fputc+0x30>
    228a:	2e 81       	ldd	r18, Y+6	; 0x06
    228c:	3f 81       	ldd	r19, Y+7	; 0x07
    228e:	8c 81       	ldd	r24, Y+4	; 0x04
    2290:	9d 81       	ldd	r25, Y+5	; 0x05
    2292:	28 17       	cp	r18, r24
    2294:	39 07       	cpc	r19, r25
    2296:	64 f4       	brge	.+24     	; 0x22b0 <fputc+0x3c>
    2298:	e8 81       	ld	r30, Y
    229a:	f9 81       	ldd	r31, Y+1	; 0x01
    229c:	01 93       	st	Z+, r16
    229e:	f9 83       	std	Y+1, r31	; 0x01
    22a0:	e8 83       	st	Y, r30
    22a2:	06 c0       	rjmp	.+12     	; 0x22b0 <fputc+0x3c>
    22a4:	e8 85       	ldd	r30, Y+8	; 0x08
    22a6:	f9 85       	ldd	r31, Y+9	; 0x09
    22a8:	80 2f       	mov	r24, r16
    22aa:	09 95       	icall
    22ac:	89 2b       	or	r24, r25
    22ae:	31 f4       	brne	.+12     	; 0x22bc <fputc+0x48>
    22b0:	8e 81       	ldd	r24, Y+6	; 0x06
    22b2:	9f 81       	ldd	r25, Y+7	; 0x07
    22b4:	01 96       	adiw	r24, 0x01	; 1
    22b6:	9f 83       	std	Y+7, r25	; 0x07
    22b8:	8e 83       	std	Y+6, r24	; 0x06
    22ba:	02 c0       	rjmp	.+4      	; 0x22c0 <fputc+0x4c>
    22bc:	0f ef       	ldi	r16, 0xFF	; 255
    22be:	1f ef       	ldi	r17, 0xFF	; 255
    22c0:	c8 01       	movw	r24, r16
    22c2:	df 91       	pop	r29
    22c4:	cf 91       	pop	r28
    22c6:	1f 91       	pop	r17
    22c8:	0f 91       	pop	r16
    22ca:	08 95       	ret

000022cc <__ultoa_invert>:
    22cc:	fa 01       	movw	r30, r20
    22ce:	aa 27       	eor	r26, r26
    22d0:	28 30       	cpi	r18, 0x08	; 8
    22d2:	51 f1       	breq	.+84     	; 0x2328 <__ultoa_invert+0x5c>
    22d4:	20 31       	cpi	r18, 0x10	; 16
    22d6:	81 f1       	breq	.+96     	; 0x2338 <__ultoa_invert+0x6c>
    22d8:	e8 94       	clt
    22da:	6f 93       	push	r22
    22dc:	6e 7f       	andi	r22, 0xFE	; 254
    22de:	6e 5f       	subi	r22, 0xFE	; 254
    22e0:	7f 4f       	sbci	r23, 0xFF	; 255
    22e2:	8f 4f       	sbci	r24, 0xFF	; 255
    22e4:	9f 4f       	sbci	r25, 0xFF	; 255
    22e6:	af 4f       	sbci	r26, 0xFF	; 255
    22e8:	b1 e0       	ldi	r27, 0x01	; 1
    22ea:	3e d0       	rcall	.+124    	; 0x2368 <__ultoa_invert+0x9c>
    22ec:	b4 e0       	ldi	r27, 0x04	; 4
    22ee:	3c d0       	rcall	.+120    	; 0x2368 <__ultoa_invert+0x9c>
    22f0:	67 0f       	add	r22, r23
    22f2:	78 1f       	adc	r23, r24
    22f4:	89 1f       	adc	r24, r25
    22f6:	9a 1f       	adc	r25, r26
    22f8:	a1 1d       	adc	r26, r1
    22fa:	68 0f       	add	r22, r24
    22fc:	79 1f       	adc	r23, r25
    22fe:	8a 1f       	adc	r24, r26
    2300:	91 1d       	adc	r25, r1
    2302:	a1 1d       	adc	r26, r1
    2304:	6a 0f       	add	r22, r26
    2306:	71 1d       	adc	r23, r1
    2308:	81 1d       	adc	r24, r1
    230a:	91 1d       	adc	r25, r1
    230c:	a1 1d       	adc	r26, r1
    230e:	20 d0       	rcall	.+64     	; 0x2350 <__ultoa_invert+0x84>
    2310:	09 f4       	brne	.+2      	; 0x2314 <__ultoa_invert+0x48>
    2312:	68 94       	set
    2314:	3f 91       	pop	r19
    2316:	2a e0       	ldi	r18, 0x0A	; 10
    2318:	26 9f       	mul	r18, r22
    231a:	11 24       	eor	r1, r1
    231c:	30 19       	sub	r19, r0
    231e:	30 5d       	subi	r19, 0xD0	; 208
    2320:	31 93       	st	Z+, r19
    2322:	de f6       	brtc	.-74     	; 0x22da <__ultoa_invert+0xe>
    2324:	cf 01       	movw	r24, r30
    2326:	08 95       	ret
    2328:	46 2f       	mov	r20, r22
    232a:	47 70       	andi	r20, 0x07	; 7
    232c:	40 5d       	subi	r20, 0xD0	; 208
    232e:	41 93       	st	Z+, r20
    2330:	b3 e0       	ldi	r27, 0x03	; 3
    2332:	0f d0       	rcall	.+30     	; 0x2352 <__ultoa_invert+0x86>
    2334:	c9 f7       	brne	.-14     	; 0x2328 <__ultoa_invert+0x5c>
    2336:	f6 cf       	rjmp	.-20     	; 0x2324 <__ultoa_invert+0x58>
    2338:	46 2f       	mov	r20, r22
    233a:	4f 70       	andi	r20, 0x0F	; 15
    233c:	40 5d       	subi	r20, 0xD0	; 208
    233e:	4a 33       	cpi	r20, 0x3A	; 58
    2340:	18 f0       	brcs	.+6      	; 0x2348 <__ultoa_invert+0x7c>
    2342:	49 5d       	subi	r20, 0xD9	; 217
    2344:	31 fd       	sbrc	r19, 1
    2346:	40 52       	subi	r20, 0x20	; 32
    2348:	41 93       	st	Z+, r20
    234a:	02 d0       	rcall	.+4      	; 0x2350 <__ultoa_invert+0x84>
    234c:	a9 f7       	brne	.-22     	; 0x2338 <__ultoa_invert+0x6c>
    234e:	ea cf       	rjmp	.-44     	; 0x2324 <__ultoa_invert+0x58>
    2350:	b4 e0       	ldi	r27, 0x04	; 4
    2352:	a6 95       	lsr	r26
    2354:	97 95       	ror	r25
    2356:	87 95       	ror	r24
    2358:	77 95       	ror	r23
    235a:	67 95       	ror	r22
    235c:	ba 95       	dec	r27
    235e:	c9 f7       	brne	.-14     	; 0x2352 <__ultoa_invert+0x86>
    2360:	00 97       	sbiw	r24, 0x00	; 0
    2362:	61 05       	cpc	r22, r1
    2364:	71 05       	cpc	r23, r1
    2366:	08 95       	ret
    2368:	9b 01       	movw	r18, r22
    236a:	ac 01       	movw	r20, r24
    236c:	0a 2e       	mov	r0, r26
    236e:	06 94       	lsr	r0
    2370:	57 95       	ror	r21
    2372:	47 95       	ror	r20
    2374:	37 95       	ror	r19
    2376:	27 95       	ror	r18
    2378:	ba 95       	dec	r27
    237a:	c9 f7       	brne	.-14     	; 0x236e <__ultoa_invert+0xa2>
    237c:	62 0f       	add	r22, r18
    237e:	73 1f       	adc	r23, r19
    2380:	84 1f       	adc	r24, r20
    2382:	95 1f       	adc	r25, r21
    2384:	a0 1d       	adc	r26, r0
    2386:	08 95       	ret

00002388 <__prologue_saves__>:
    2388:	2f 92       	push	r2
    238a:	3f 92       	push	r3
    238c:	4f 92       	push	r4
    238e:	5f 92       	push	r5
    2390:	6f 92       	push	r6
    2392:	7f 92       	push	r7
    2394:	8f 92       	push	r8
    2396:	9f 92       	push	r9
    2398:	af 92       	push	r10
    239a:	bf 92       	push	r11
    239c:	cf 92       	push	r12
    239e:	df 92       	push	r13
    23a0:	ef 92       	push	r14
    23a2:	ff 92       	push	r15
    23a4:	0f 93       	push	r16
    23a6:	1f 93       	push	r17
    23a8:	cf 93       	push	r28
    23aa:	df 93       	push	r29
    23ac:	cd b7       	in	r28, 0x3d	; 61
    23ae:	de b7       	in	r29, 0x3e	; 62
    23b0:	ca 1b       	sub	r28, r26
    23b2:	db 0b       	sbc	r29, r27
    23b4:	0f b6       	in	r0, 0x3f	; 63
    23b6:	f8 94       	cli
    23b8:	de bf       	out	0x3e, r29	; 62
    23ba:	0f be       	out	0x3f, r0	; 63
    23bc:	cd bf       	out	0x3d, r28	; 61
    23be:	09 94       	ijmp

000023c0 <__epilogue_restores__>:
    23c0:	2a 88       	ldd	r2, Y+18	; 0x12
    23c2:	39 88       	ldd	r3, Y+17	; 0x11
    23c4:	48 88       	ldd	r4, Y+16	; 0x10
    23c6:	5f 84       	ldd	r5, Y+15	; 0x0f
    23c8:	6e 84       	ldd	r6, Y+14	; 0x0e
    23ca:	7d 84       	ldd	r7, Y+13	; 0x0d
    23cc:	8c 84       	ldd	r8, Y+12	; 0x0c
    23ce:	9b 84       	ldd	r9, Y+11	; 0x0b
    23d0:	aa 84       	ldd	r10, Y+10	; 0x0a
    23d2:	b9 84       	ldd	r11, Y+9	; 0x09
    23d4:	c8 84       	ldd	r12, Y+8	; 0x08
    23d6:	df 80       	ldd	r13, Y+7	; 0x07
    23d8:	ee 80       	ldd	r14, Y+6	; 0x06
    23da:	fd 80       	ldd	r15, Y+5	; 0x05
    23dc:	0c 81       	ldd	r16, Y+4	; 0x04
    23de:	1b 81       	ldd	r17, Y+3	; 0x03
    23e0:	aa 81       	ldd	r26, Y+2	; 0x02
    23e2:	b9 81       	ldd	r27, Y+1	; 0x01
    23e4:	ce 0f       	add	r28, r30
    23e6:	d1 1d       	adc	r29, r1
    23e8:	0f b6       	in	r0, 0x3f	; 63
    23ea:	f8 94       	cli
    23ec:	de bf       	out	0x3e, r29	; 62
    23ee:	0f be       	out	0x3f, r0	; 63
    23f0:	cd bf       	out	0x3d, r28	; 61
    23f2:	ed 01       	movw	r28, r26
    23f4:	08 95       	ret

000023f6 <_exit>:
    23f6:	f8 94       	cli

000023f8 <__stop_program>:
    23f8:	ff cf       	rjmp	.-2      	; 0x23f8 <__stop_program>
