{
  "processor": "ARM1",
  "manufacturer": "Acorn",
  "year": 1985,
  "schema_version": "1.0",
  "source": "Datasheet timing tables",
  "timings": [
    {
      "mnemonic": "ADD",
      "category": "alu",
      "measured_cycles": 1,
      "bytes": 4,
      "source": "datasheet",
      "notes": "Data processing, single-cycle ALU"
    },
    {
      "mnemonic": "LOAD",
      "category": "load",
      "measured_cycles": 2.8,
      "bytes": 4,
      "source": "datasheet",
      "notes": "LDR register from memory"
    },
    {
      "mnemonic": "MOV",
      "category": "store",
      "measured_cycles": 2.2,
      "bytes": 4,
      "source": "datasheet",
      "notes": "STR register to memory"
    },
    {
      "mnemonic": "JMP",
      "category": "branch",
      "measured_cycles": 3.2,
      "bytes": 4,
      "source": "datasheet",
      "notes": "Branch with pipeline flush"
    }
  ]
}
