<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>test_2mm</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>245499</Best-caseLatency>
            <Average-caseLatency>245499</Average-caseLatency>
            <Worst-caseLatency>245499</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.818 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.818 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.818 ms</Worst-caseRealTimeLatency>
            <Interval-min>245500</Interval-min>
            <Interval-max>245500</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>2mm.cpp:972</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>967</DSP>
            <FF>137512</FF>
            <LUT>85724</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Addr_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_EN_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_WEN_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Din_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Dout_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Clk_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_Rst_A</name>
            <Object>v0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Addr_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_EN_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_WEN_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Din_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Dout_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Clk_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_Rst_A</name>
            <Object>v0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Addr_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_EN_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_WEN_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Din_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Dout_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Clk_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_Rst_A</name>
            <Object>v0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Addr_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_EN_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_WEN_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Din_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Dout_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Clk_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_Rst_A</name>
            <Object>v0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Addr_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_EN_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_WEN_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Din_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Dout_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Clk_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_Rst_A</name>
            <Object>v0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Addr_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_EN_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_WEN_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Din_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Dout_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Clk_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_Rst_A</name>
            <Object>v0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Addr_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_EN_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_WEN_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Din_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Dout_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Clk_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_Rst_A</name>
            <Object>v0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Addr_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_EN_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_WEN_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Din_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Dout_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Clk_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_Rst_A</name>
            <Object>v0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Addr_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_EN_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_WEN_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Din_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Dout_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Clk_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_Rst_A</name>
            <Object>v0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Addr_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_EN_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_WEN_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Din_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Dout_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Clk_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_Rst_A</name>
            <Object>v0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Addr_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_EN_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_WEN_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Din_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Dout_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Clk_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_Rst_A</name>
            <Object>v0_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Addr_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_EN_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_WEN_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Din_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Dout_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Clk_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_Rst_A</name>
            <Object>v0_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Addr_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_EN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_WEN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Din_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Dout_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Clk_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Rst_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Addr_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_EN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_WEN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Din_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Dout_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Clk_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Rst_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Addr_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_EN_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_WEN_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Din_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Dout_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Clk_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_2_Rst_A</name>
            <Object>v1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Addr_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_EN_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_WEN_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Din_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Dout_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Clk_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_3_Rst_A</name>
            <Object>v1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Addr_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_EN_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_WEN_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Din_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Dout_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Clk_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_4_Rst_A</name>
            <Object>v1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Addr_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_EN_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_WEN_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Din_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Dout_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Clk_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_5_Rst_A</name>
            <Object>v1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Addr_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_EN_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_WEN_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Din_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Dout_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Clk_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_6_Rst_A</name>
            <Object>v1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Addr_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_EN_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_WEN_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Din_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Dout_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Clk_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_7_Rst_A</name>
            <Object>v1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Addr_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_EN_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_WEN_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Din_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Dout_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Clk_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_8_Rst_A</name>
            <Object>v1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Addr_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_EN_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_WEN_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Din_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Dout_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Clk_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_9_Rst_A</name>
            <Object>v1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Addr_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_EN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_WEN_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Din_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Dout_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Clk_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_0_Rst_A</name>
            <Object>v2_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Addr_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_EN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_WEN_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Din_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Dout_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Clk_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_1_Rst_A</name>
            <Object>v2_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_Addr_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_EN_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_WEN_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_Din_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_Dout_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_Clk_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_2_Rst_A</name>
            <Object>v2_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_Addr_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_EN_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_WEN_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_Din_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_Dout_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_Clk_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_3_Rst_A</name>
            <Object>v2_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_Addr_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_EN_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_WEN_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_Din_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_Dout_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_Clk_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_4_Rst_A</name>
            <Object>v2_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_Addr_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_EN_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_WEN_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_Din_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_Dout_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_Clk_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_5_Rst_A</name>
            <Object>v2_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_Addr_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_EN_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_WEN_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_Din_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_Dout_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_Clk_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_6_Rst_A</name>
            <Object>v2_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_Addr_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_EN_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_WEN_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_Din_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_Dout_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_Clk_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_7_Rst_A</name>
            <Object>v2_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_Addr_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_EN_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_WEN_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_Din_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_Dout_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_Clk_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_8_Rst_A</name>
            <Object>v2_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_Addr_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_EN_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_WEN_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_Din_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_Dout_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_Clk_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_9_Rst_A</name>
            <Object>v2_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Addr_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_EN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_WEN_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Din_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Dout_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Clk_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_0_Rst_A</name>
            <Object>v2_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Addr_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_EN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_WEN_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Din_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Dout_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Clk_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_1_Rst_A</name>
            <Object>v2_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_Addr_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_EN_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_WEN_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_Din_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_Dout_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_Clk_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_2_Rst_A</name>
            <Object>v2_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_Addr_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_EN_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_WEN_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_Din_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_Dout_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_Clk_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_3_Rst_A</name>
            <Object>v2_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_Addr_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_EN_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_WEN_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_Din_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_Dout_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_Clk_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_4_Rst_A</name>
            <Object>v2_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_Addr_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_EN_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_WEN_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_Din_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_Dout_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_Clk_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_5_Rst_A</name>
            <Object>v2_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_Addr_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_EN_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_WEN_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_Din_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_Dout_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_Clk_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_6_Rst_A</name>
            <Object>v2_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_Addr_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_EN_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_WEN_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_Din_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_Dout_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_Clk_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_7_Rst_A</name>
            <Object>v2_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_Addr_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_EN_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_WEN_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_Din_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_Dout_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_Clk_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_8_Rst_A</name>
            <Object>v2_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_Addr_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_EN_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_WEN_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_Din_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_Dout_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_Clk_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_9_Rst_A</name>
            <Object>v2_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Addr_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_EN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_WEN_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Din_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Dout_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Clk_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_0_Rst_A</name>
            <Object>v3_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Addr_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_EN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_WEN_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Din_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Dout_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Clk_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_1_Rst_A</name>
            <Object>v3_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Addr_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_EN_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_WEN_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Din_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Dout_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Clk_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_2_Rst_A</name>
            <Object>v3_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Addr_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_EN_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_WEN_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Din_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Dout_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Clk_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_3_Rst_A</name>
            <Object>v3_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Addr_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_EN_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_WEN_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Din_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Dout_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Clk_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_4_Rst_A</name>
            <Object>v3_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Addr_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_EN_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_WEN_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Din_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Dout_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Clk_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_5_Rst_A</name>
            <Object>v3_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_Addr_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_EN_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_WEN_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_Din_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_Dout_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_Clk_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_6_Rst_A</name>
            <Object>v3_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_Addr_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_EN_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_WEN_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_Din_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_Dout_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_Clk_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_7_Rst_A</name>
            <Object>v3_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_Addr_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_EN_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_WEN_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_Din_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_Dout_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_Clk_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_8_Rst_A</name>
            <Object>v3_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_Addr_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_EN_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_WEN_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_Din_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_Dout_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_Clk_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_9_Rst_A</name>
            <Object>v3_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Addr_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_EN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_WEN_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Din_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Dout_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Clk_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_0_Rst_A</name>
            <Object>v3_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Addr_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_EN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_WEN_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Din_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Dout_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Clk_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_1_Rst_A</name>
            <Object>v3_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Addr_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_EN_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_WEN_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Din_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Dout_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Clk_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_2_Rst_A</name>
            <Object>v3_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Addr_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_EN_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_WEN_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Din_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Dout_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Clk_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_3_Rst_A</name>
            <Object>v3_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Addr_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_EN_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_WEN_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Din_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Dout_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Clk_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_4_Rst_A</name>
            <Object>v3_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Addr_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_EN_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_WEN_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Din_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Dout_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Clk_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_5_Rst_A</name>
            <Object>v3_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_Addr_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_EN_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_WEN_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_Din_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_Dout_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_Clk_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_6_Rst_A</name>
            <Object>v3_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_Addr_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_EN_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_WEN_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_Din_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_Dout_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_Clk_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_7_Rst_A</name>
            <Object>v3_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_Addr_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_EN_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_WEN_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_Din_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_Dout_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_Clk_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_8_Rst_A</name>
            <Object>v3_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_Addr_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_EN_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_WEN_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_Din_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_Dout_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_Clk_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_9_Rst_A</name>
            <Object>v3_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_Addr_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_EN_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_WEN_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_Din_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_Dout_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_Clk_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_0_Rst_A</name>
            <Object>v3_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_Addr_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_EN_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_WEN_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_Din_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_Dout_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_Clk_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_1_Rst_A</name>
            <Object>v3_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_Addr_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_EN_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_WEN_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_Din_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_Dout_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_Clk_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_2_Rst_A</name>
            <Object>v3_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_Addr_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_EN_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_WEN_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_Din_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_Dout_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_Clk_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_3_Rst_A</name>
            <Object>v3_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_Addr_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_EN_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_WEN_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_Din_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_Dout_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_Clk_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_4_Rst_A</name>
            <Object>v3_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_Addr_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_EN_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_WEN_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_Din_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_Dout_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_Clk_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_5_Rst_A</name>
            <Object>v3_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_Addr_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_EN_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_WEN_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_Din_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_Dout_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_Clk_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_6_Rst_A</name>
            <Object>v3_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_Addr_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_EN_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_WEN_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_Din_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_Dout_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_Clk_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_7_Rst_A</name>
            <Object>v3_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_Addr_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_EN_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_WEN_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_Din_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_Dout_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_Clk_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_8_Rst_A</name>
            <Object>v3_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_Addr_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_EN_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_WEN_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_Din_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_Dout_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_Clk_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_9_Rst_A</name>
            <Object>v3_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_Addr_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_EN_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_WEN_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_Din_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_Dout_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_Clk_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_0_Rst_A</name>
            <Object>v3_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_Addr_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_EN_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_WEN_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_Din_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_Dout_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_Clk_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_1_Rst_A</name>
            <Object>v3_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_Addr_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_EN_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_WEN_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_Din_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_Dout_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_Clk_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_2_Rst_A</name>
            <Object>v3_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_Addr_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_EN_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_WEN_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_Din_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_Dout_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_Clk_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_3_Rst_A</name>
            <Object>v3_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_Addr_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_EN_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_WEN_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_Din_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_Dout_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_Clk_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_4_Rst_A</name>
            <Object>v3_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_Addr_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_EN_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_WEN_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_Din_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_Dout_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_Clk_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_5_Rst_A</name>
            <Object>v3_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_Addr_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_EN_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_WEN_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_Din_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_Dout_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_Clk_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_6_Rst_A</name>
            <Object>v3_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_Addr_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_EN_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_WEN_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_Din_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_Dout_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_Clk_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_7_Rst_A</name>
            <Object>v3_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_Addr_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_EN_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_WEN_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_Din_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_Dout_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_Clk_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_8_Rst_A</name>
            <Object>v3_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_Addr_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_EN_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_WEN_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_Din_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_Dout_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_Clk_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_9_Rst_A</name>
            <Object>v3_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_Addr_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_EN_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_WEN_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_Din_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_Dout_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_Clk_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_0_Rst_A</name>
            <Object>v3_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_Addr_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_EN_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_WEN_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_Din_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_Dout_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_Clk_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_1_Rst_A</name>
            <Object>v3_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_Addr_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_EN_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_WEN_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_Din_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_Dout_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_Clk_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_2_Rst_A</name>
            <Object>v3_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_Addr_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_EN_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_WEN_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_Din_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_Dout_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_Clk_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_3_Rst_A</name>
            <Object>v3_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_Addr_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_EN_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_WEN_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_Din_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_Dout_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_Clk_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_4_Rst_A</name>
            <Object>v3_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_Addr_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_EN_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_WEN_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_Din_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_Dout_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_Clk_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_5_Rst_A</name>
            <Object>v3_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_Addr_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_EN_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_WEN_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_Din_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_Dout_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_Clk_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_6_Rst_A</name>
            <Object>v3_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_Addr_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_EN_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_WEN_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_Din_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_Dout_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_Clk_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_7_Rst_A</name>
            <Object>v3_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_Addr_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_EN_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_WEN_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_Din_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_Dout_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_Clk_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_8_Rst_A</name>
            <Object>v3_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_Addr_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_EN_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_WEN_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_Din_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_Dout_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_Clk_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_9_Rst_A</name>
            <Object>v3_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_Addr_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_EN_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_WEN_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_Din_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_Dout_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_Clk_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_0_Rst_A</name>
            <Object>v3_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_Addr_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_EN_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_WEN_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_Din_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_Dout_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_Clk_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_1_Rst_A</name>
            <Object>v3_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_Addr_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_EN_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_WEN_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_Din_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_Dout_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_Clk_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_2_Rst_A</name>
            <Object>v3_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_Addr_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_EN_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_WEN_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_Din_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_Dout_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_Clk_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_3_Rst_A</name>
            <Object>v3_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_Addr_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_EN_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_WEN_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_Din_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_Dout_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_Clk_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_4_Rst_A</name>
            <Object>v3_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_Addr_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_EN_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_WEN_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_Din_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_Dout_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_Clk_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_5_Rst_A</name>
            <Object>v3_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_Addr_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_EN_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_WEN_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_Din_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_Dout_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_Clk_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_6_Rst_A</name>
            <Object>v3_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_Addr_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_EN_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_WEN_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_Din_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_Dout_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_Clk_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_7_Rst_A</name>
            <Object>v3_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_Addr_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_EN_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_WEN_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_Din_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_Dout_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_Clk_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_8_Rst_A</name>
            <Object>v3_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_Addr_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_EN_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_WEN_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_Din_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_Dout_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_Clk_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_9_Rst_A</name>
            <Object>v3_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_Addr_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_EN_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_WEN_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_Din_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_Dout_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_Clk_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_0_Rst_A</name>
            <Object>v3_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_Addr_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_EN_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_WEN_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_Din_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_Dout_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_Clk_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_1_Rst_A</name>
            <Object>v3_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_Addr_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_EN_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_WEN_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_Din_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_Dout_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_Clk_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_2_Rst_A</name>
            <Object>v3_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_Addr_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_EN_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_WEN_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_Din_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_Dout_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_Clk_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_3_Rst_A</name>
            <Object>v3_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_Addr_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_EN_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_WEN_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_Din_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_Dout_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_Clk_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_4_Rst_A</name>
            <Object>v3_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_Addr_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_EN_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_WEN_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_Din_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_Dout_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_Clk_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_5_Rst_A</name>
            <Object>v3_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_Addr_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_EN_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_WEN_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_Din_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_Dout_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_Clk_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_6_Rst_A</name>
            <Object>v3_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_Addr_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_EN_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_WEN_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_Din_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_Dout_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_Clk_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_7_Rst_A</name>
            <Object>v3_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_Addr_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_EN_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_WEN_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_Din_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_Dout_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_Clk_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_8_Rst_A</name>
            <Object>v3_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_Addr_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_EN_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_WEN_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_Din_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_Dout_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_Clk_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_9_Rst_A</name>
            <Object>v3_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_Addr_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_EN_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_WEN_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_Din_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_Dout_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_Clk_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_0_Rst_A</name>
            <Object>v3_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_Addr_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_EN_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_WEN_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_Din_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_Dout_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_Clk_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_1_Rst_A</name>
            <Object>v3_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_Addr_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_EN_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_WEN_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_Din_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_Dout_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_Clk_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_2_Rst_A</name>
            <Object>v3_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_Addr_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_EN_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_WEN_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_Din_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_Dout_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_Clk_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_3_Rst_A</name>
            <Object>v3_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_Addr_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_EN_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_WEN_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_Din_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_Dout_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_Clk_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_4_Rst_A</name>
            <Object>v3_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_Addr_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_EN_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_WEN_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_Din_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_Dout_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_Clk_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_5_Rst_A</name>
            <Object>v3_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_Addr_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_EN_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_WEN_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_Din_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_Dout_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_Clk_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_6_Rst_A</name>
            <Object>v3_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_Addr_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_EN_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_WEN_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_Din_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_Dout_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_Clk_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_7_Rst_A</name>
            <Object>v3_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_Addr_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_EN_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_WEN_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_Din_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_Dout_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_Clk_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_8_Rst_A</name>
            <Object>v3_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_Addr_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_EN_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_WEN_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_Din_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_Dout_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_Clk_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_9_Rst_A</name>
            <Object>v3_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_Addr_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_EN_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_WEN_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_Din_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_Dout_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_Clk_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_0_Rst_A</name>
            <Object>v3_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_Addr_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_EN_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_WEN_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_Din_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_Dout_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_Clk_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_1_Rst_A</name>
            <Object>v3_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_Addr_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_EN_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_WEN_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_Din_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_Dout_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_Clk_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_2_Rst_A</name>
            <Object>v3_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_Addr_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_EN_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_WEN_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_Din_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_Dout_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_Clk_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_3_Rst_A</name>
            <Object>v3_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_Addr_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_EN_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_WEN_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_Din_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_Dout_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_Clk_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_4_Rst_A</name>
            <Object>v3_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_Addr_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_EN_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_WEN_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_Din_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_Dout_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_Clk_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_5_Rst_A</name>
            <Object>v3_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_Addr_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_EN_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_WEN_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_Din_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_Dout_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_Clk_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_6_Rst_A</name>
            <Object>v3_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_Addr_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_EN_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_WEN_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_Din_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_Dout_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_Clk_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_7_Rst_A</name>
            <Object>v3_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_Addr_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_EN_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_WEN_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_Din_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_Dout_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_Clk_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_8_Rst_A</name>
            <Object>v3_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_Addr_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_EN_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_WEN_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_Din_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_Dout_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_Clk_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_9_Rst_A</name>
            <Object>v3_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_Addr_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_EN_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_WEN_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_Din_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_Dout_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_Clk_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_0_Rst_A</name>
            <Object>v3_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_Addr_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_EN_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_WEN_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_Din_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_Dout_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_Clk_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_1_Rst_A</name>
            <Object>v3_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_Addr_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_EN_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_WEN_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_Din_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_Dout_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_Clk_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_2_Rst_A</name>
            <Object>v3_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_Addr_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_EN_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_WEN_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_Din_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_Dout_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_Clk_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_3_Rst_A</name>
            <Object>v3_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_Addr_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_EN_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_WEN_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_Din_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_Dout_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_Clk_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_4_Rst_A</name>
            <Object>v3_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_Addr_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_EN_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_WEN_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_Din_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_Dout_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_Clk_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_5_Rst_A</name>
            <Object>v3_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_Addr_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_EN_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_WEN_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_Din_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_Dout_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_Clk_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_6_Rst_A</name>
            <Object>v3_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_Addr_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_EN_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_WEN_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_Din_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_Dout_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_Clk_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_7_Rst_A</name>
            <Object>v3_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_Addr_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_EN_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_WEN_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_Din_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_Dout_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_Clk_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_8_Rst_A</name>
            <Object>v3_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_Addr_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_EN_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_WEN_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_Din_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_Dout_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_Clk_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_9_Rst_A</name>
            <Object>v3_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_Addr_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_EN_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_WEN_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_Din_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_Dout_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_Clk_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_0_Rst_A</name>
            <Object>v3_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_Addr_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_EN_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_WEN_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_Din_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_Dout_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_Clk_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_1_Rst_A</name>
            <Object>v3_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_Addr_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_EN_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_WEN_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_Din_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_Dout_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_Clk_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_2_Rst_A</name>
            <Object>v3_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_Addr_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_EN_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_WEN_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_Din_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_Dout_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_Clk_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_3_Rst_A</name>
            <Object>v3_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_Addr_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_EN_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_WEN_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_Din_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_Dout_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_Clk_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_4_Rst_A</name>
            <Object>v3_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_Addr_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_EN_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_WEN_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_Din_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_Dout_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_Clk_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_5_Rst_A</name>
            <Object>v3_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_Addr_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_EN_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_WEN_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_Din_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_Dout_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_Clk_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_6_Rst_A</name>
            <Object>v3_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_Addr_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_EN_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_WEN_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_Din_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_Dout_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_Clk_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_7_Rst_A</name>
            <Object>v3_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_Addr_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_EN_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_WEN_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_Din_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_Dout_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_Clk_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_8_Rst_A</name>
            <Object>v3_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_Addr_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_EN_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_WEN_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_Din_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_Dout_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_Clk_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_9_Rst_A</name>
            <Object>v3_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_Addr_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_EN_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_WEN_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_Din_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_Dout_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_Clk_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_0_Rst_A</name>
            <Object>v3_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_Addr_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_EN_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_WEN_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_Din_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_Dout_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_Clk_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_1_Rst_A</name>
            <Object>v3_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_Addr_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_EN_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_WEN_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_Din_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_Dout_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_Clk_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_2_Rst_A</name>
            <Object>v3_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_Addr_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_EN_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_WEN_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_Din_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_Dout_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_Clk_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_3_Rst_A</name>
            <Object>v3_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_Addr_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_EN_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_WEN_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_Din_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_Dout_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_Clk_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_4_Rst_A</name>
            <Object>v3_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_Addr_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_EN_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_WEN_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_Din_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_Dout_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_Clk_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_5_Rst_A</name>
            <Object>v3_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_Addr_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_EN_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_WEN_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_Din_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_Dout_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_Clk_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_6_Rst_A</name>
            <Object>v3_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_Addr_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_EN_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_WEN_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_Din_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_Dout_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_Clk_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_7_Rst_A</name>
            <Object>v3_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_Addr_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_EN_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_WEN_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_Din_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_Dout_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_Clk_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_8_Rst_A</name>
            <Object>v3_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_Addr_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_EN_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_WEN_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_Din_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_Dout_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_Clk_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_9_Rst_A</name>
            <Object>v3_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Addr_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_EN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_WEN_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Din_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Dout_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Clk_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_0_Rst_A</name>
            <Object>v4_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Addr_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_EN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_WEN_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Din_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Dout_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Clk_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_1_Rst_A</name>
            <Object>v4_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Addr_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_EN_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_WEN_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Din_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Dout_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Clk_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_2_Rst_A</name>
            <Object>v4_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Addr_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_EN_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_WEN_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Din_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Dout_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Clk_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_3_Rst_A</name>
            <Object>v4_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Addr_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_EN_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_WEN_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Din_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Dout_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Clk_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_4_Rst_A</name>
            <Object>v4_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Addr_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_EN_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_WEN_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Din_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Dout_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Clk_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_5_Rst_A</name>
            <Object>v4_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_Addr_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_EN_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_WEN_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_Din_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_Dout_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_Clk_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_6_Rst_A</name>
            <Object>v4_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_Addr_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_EN_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_WEN_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_Din_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_Dout_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_Clk_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_7_Rst_A</name>
            <Object>v4_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_Addr_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_EN_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_WEN_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_Din_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_Dout_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_Clk_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_8_Rst_A</name>
            <Object>v4_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_Addr_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_EN_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_WEN_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_Din_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_Dout_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_Clk_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_9_Rst_A</name>
            <Object>v4_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Addr_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_EN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_WEN_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Din_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Dout_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Clk_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_0_Rst_A</name>
            <Object>v4_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Addr_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_EN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_WEN_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Din_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Dout_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Clk_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_1_Rst_A</name>
            <Object>v4_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Addr_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_EN_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_WEN_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Din_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Dout_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Clk_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_2_Rst_A</name>
            <Object>v4_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Addr_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_EN_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_WEN_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Din_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Dout_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Clk_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_3_Rst_A</name>
            <Object>v4_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Addr_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_EN_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_WEN_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Din_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Dout_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Clk_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_4_Rst_A</name>
            <Object>v4_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Addr_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_EN_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_WEN_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Din_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Dout_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Clk_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_5_Rst_A</name>
            <Object>v4_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_Addr_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_EN_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_WEN_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_Din_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_Dout_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_Clk_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_6_Rst_A</name>
            <Object>v4_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_Addr_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_EN_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_WEN_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_Din_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_Dout_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_Clk_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_7_Rst_A</name>
            <Object>v4_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_Addr_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_EN_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_WEN_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_Din_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_Dout_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_Clk_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_8_Rst_A</name>
            <Object>v4_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_Addr_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_EN_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_WEN_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_Din_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_Dout_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_Clk_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_9_Rst_A</name>
            <Object>v4_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Addr_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_EN_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_WEN_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Din_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Dout_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Clk_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_0_Rst_A</name>
            <Object>v4_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Addr_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_EN_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_WEN_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Din_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Dout_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Clk_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_1_Rst_A</name>
            <Object>v4_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Addr_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_EN_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_WEN_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Din_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Dout_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Clk_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_2_Rst_A</name>
            <Object>v4_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Addr_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_EN_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_WEN_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Din_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Dout_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Clk_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_3_Rst_A</name>
            <Object>v4_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Addr_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_EN_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_WEN_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Din_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Dout_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Clk_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_4_Rst_A</name>
            <Object>v4_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Addr_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_EN_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_WEN_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Din_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Dout_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Clk_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_5_Rst_A</name>
            <Object>v4_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_Addr_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_EN_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_WEN_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_Din_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_Dout_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_Clk_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_6_Rst_A</name>
            <Object>v4_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_Addr_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_EN_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_WEN_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_Din_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_Dout_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_Clk_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_7_Rst_A</name>
            <Object>v4_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_Addr_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_EN_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_WEN_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_Din_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_Dout_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_Clk_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_8_Rst_A</name>
            <Object>v4_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_Addr_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_EN_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_WEN_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_Din_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_Dout_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_Clk_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_9_Rst_A</name>
            <Object>v4_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Addr_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_EN_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_WEN_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Din_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Dout_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Clk_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_0_Rst_A</name>
            <Object>v4_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Addr_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_EN_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_WEN_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Din_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Dout_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Clk_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_1_Rst_A</name>
            <Object>v4_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Addr_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_EN_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_WEN_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Din_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Dout_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Clk_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_2_Rst_A</name>
            <Object>v4_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Addr_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_EN_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_WEN_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Din_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Dout_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Clk_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_3_Rst_A</name>
            <Object>v4_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Addr_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_EN_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_WEN_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Din_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Dout_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Clk_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_4_Rst_A</name>
            <Object>v4_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Addr_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_EN_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_WEN_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Din_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Dout_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Clk_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_5_Rst_A</name>
            <Object>v4_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_Addr_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_EN_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_WEN_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_Din_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_Dout_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_Clk_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_6_Rst_A</name>
            <Object>v4_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_Addr_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_EN_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_WEN_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_Din_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_Dout_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_Clk_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_7_Rst_A</name>
            <Object>v4_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_Addr_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_EN_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_WEN_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_Din_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_Dout_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_Clk_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_8_Rst_A</name>
            <Object>v4_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_Addr_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_EN_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_WEN_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_Din_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_Dout_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_Clk_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_9_Rst_A</name>
            <Object>v4_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Addr_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_EN_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_WEN_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Din_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Dout_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Clk_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_0_Rst_A</name>
            <Object>v4_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Addr_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_EN_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_WEN_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Din_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Dout_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Clk_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_1_Rst_A</name>
            <Object>v4_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Addr_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_EN_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_WEN_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Din_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Dout_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Clk_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_2_Rst_A</name>
            <Object>v4_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Addr_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_EN_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_WEN_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Din_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Dout_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Clk_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_3_Rst_A</name>
            <Object>v4_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Addr_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_EN_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_WEN_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Din_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Dout_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Clk_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_4_Rst_A</name>
            <Object>v4_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Addr_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_EN_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_WEN_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Din_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Dout_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Clk_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_5_Rst_A</name>
            <Object>v4_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_Addr_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_EN_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_WEN_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_Din_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_Dout_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_Clk_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_6_Rst_A</name>
            <Object>v4_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_Addr_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_EN_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_WEN_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_Din_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_Dout_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_Clk_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_7_Rst_A</name>
            <Object>v4_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_Addr_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_EN_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_WEN_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_Din_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_Dout_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_Clk_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_8_Rst_A</name>
            <Object>v4_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_Addr_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_EN_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_WEN_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_Din_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_Dout_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_Clk_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_9_Rst_A</name>
            <Object>v4_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Addr_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_EN_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_WEN_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Din_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Dout_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Clk_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_0_Rst_A</name>
            <Object>v4_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Addr_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_EN_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_WEN_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Din_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Dout_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Clk_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_1_Rst_A</name>
            <Object>v4_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Addr_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_EN_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_WEN_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Din_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Dout_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Clk_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_2_Rst_A</name>
            <Object>v4_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Addr_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_EN_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_WEN_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Din_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Dout_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Clk_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_3_Rst_A</name>
            <Object>v4_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Addr_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_EN_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_WEN_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Din_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Dout_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Clk_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_4_Rst_A</name>
            <Object>v4_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Addr_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_EN_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_WEN_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Din_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Dout_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Clk_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_5_Rst_A</name>
            <Object>v4_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_Addr_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_EN_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_WEN_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_Din_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_Dout_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_Clk_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_6_Rst_A</name>
            <Object>v4_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_Addr_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_EN_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_WEN_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_Din_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_Dout_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_Clk_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_7_Rst_A</name>
            <Object>v4_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_Addr_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_EN_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_WEN_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_Din_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_Dout_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_Clk_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_8_Rst_A</name>
            <Object>v4_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_Addr_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_EN_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_WEN_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_Din_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_Dout_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_Clk_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_9_Rst_A</name>
            <Object>v4_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Addr_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_EN_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_WEN_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Din_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Dout_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Clk_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_0_Rst_A</name>
            <Object>v4_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Addr_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_EN_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_WEN_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Din_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Dout_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Clk_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_1_Rst_A</name>
            <Object>v4_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Addr_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_EN_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_WEN_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Din_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Dout_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Clk_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_2_Rst_A</name>
            <Object>v4_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Addr_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_EN_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_WEN_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Din_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Dout_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Clk_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_3_Rst_A</name>
            <Object>v4_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Addr_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_EN_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_WEN_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Din_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Dout_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Clk_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_4_Rst_A</name>
            <Object>v4_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Addr_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_EN_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_WEN_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Din_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Dout_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Clk_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_5_Rst_A</name>
            <Object>v4_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_Addr_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_EN_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_WEN_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_Din_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_Dout_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_Clk_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_6_Rst_A</name>
            <Object>v4_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_Addr_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_EN_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_WEN_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_Din_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_Dout_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_Clk_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_7_Rst_A</name>
            <Object>v4_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_Addr_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_EN_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_WEN_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_Din_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_Dout_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_Clk_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_8_Rst_A</name>
            <Object>v4_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_Addr_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_EN_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_WEN_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_Din_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_Dout_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_Clk_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_9_Rst_A</name>
            <Object>v4_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Addr_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_EN_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_WEN_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Din_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Dout_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Clk_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_0_Rst_A</name>
            <Object>v4_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Addr_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_EN_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_WEN_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Din_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Dout_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Clk_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_1_Rst_A</name>
            <Object>v4_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Addr_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_EN_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_WEN_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Din_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Dout_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Clk_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_2_Rst_A</name>
            <Object>v4_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Addr_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_EN_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_WEN_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Din_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Dout_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Clk_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_3_Rst_A</name>
            <Object>v4_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Addr_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_EN_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_WEN_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Din_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Dout_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Clk_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_4_Rst_A</name>
            <Object>v4_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Addr_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_EN_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_WEN_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Din_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Dout_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Clk_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_5_Rst_A</name>
            <Object>v4_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_Addr_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_EN_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_WEN_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_Din_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_Dout_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_Clk_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_6_Rst_A</name>
            <Object>v4_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_Addr_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_EN_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_WEN_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_Din_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_Dout_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_Clk_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_7_Rst_A</name>
            <Object>v4_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_Addr_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_EN_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_WEN_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_Din_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_Dout_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_Clk_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_8_Rst_A</name>
            <Object>v4_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_Addr_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_EN_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_WEN_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_Din_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_Dout_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_Clk_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_9_Rst_A</name>
            <Object>v4_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Addr_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_EN_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_WEN_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Din_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Dout_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Clk_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_0_Rst_A</name>
            <Object>v4_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Addr_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_EN_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_WEN_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Din_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Dout_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Clk_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_1_Rst_A</name>
            <Object>v4_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Addr_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_EN_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_WEN_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Din_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Dout_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Clk_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_2_Rst_A</name>
            <Object>v4_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Addr_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_EN_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_WEN_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Din_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Dout_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Clk_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_3_Rst_A</name>
            <Object>v4_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Addr_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_EN_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_WEN_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Din_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Dout_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Clk_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_4_Rst_A</name>
            <Object>v4_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Addr_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_EN_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_WEN_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Din_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Dout_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Clk_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_5_Rst_A</name>
            <Object>v4_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_Addr_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_EN_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_WEN_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_Din_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_Dout_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_Clk_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_6_Rst_A</name>
            <Object>v4_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_Addr_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_EN_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_WEN_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_Din_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_Dout_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_Clk_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_7_Rst_A</name>
            <Object>v4_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_Addr_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_EN_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_WEN_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_Din_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_Dout_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_Clk_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_8_Rst_A</name>
            <Object>v4_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_Addr_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_EN_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_WEN_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_Din_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_Dout_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_Clk_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_9_Rst_A</name>
            <Object>v4_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_Addr_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_EN_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_WEN_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_Din_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_Dout_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_Clk_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_0_Rst_A</name>
            <Object>v4_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_Addr_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_EN_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_WEN_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_Din_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_Dout_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_Clk_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_1_Rst_A</name>
            <Object>v4_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_Addr_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_EN_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_WEN_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_Din_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_Dout_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_Clk_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_2_Rst_A</name>
            <Object>v4_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_Addr_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_EN_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_WEN_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_Din_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_Dout_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_Clk_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_3_Rst_A</name>
            <Object>v4_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_Addr_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_EN_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_WEN_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_Din_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_Dout_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_Clk_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_4_Rst_A</name>
            <Object>v4_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_Addr_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_EN_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_WEN_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_Din_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_Dout_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_Clk_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_5_Rst_A</name>
            <Object>v4_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_Addr_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_EN_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_WEN_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_Din_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_Dout_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_Clk_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_6_Rst_A</name>
            <Object>v4_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_Addr_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_EN_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_WEN_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_Din_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_Dout_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_Clk_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_7_Rst_A</name>
            <Object>v4_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_Addr_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_EN_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_WEN_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_Din_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_Dout_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_Clk_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_8_Rst_A</name>
            <Object>v4_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_Addr_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_EN_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_WEN_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_Din_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_Dout_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_Clk_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_9_Rst_A</name>
            <Object>v4_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_Addr_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_EN_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_WEN_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_Din_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_Dout_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_Clk_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_0_Rst_A</name>
            <Object>v4_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_Addr_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_EN_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_WEN_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_Din_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_Dout_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_Clk_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_1_Rst_A</name>
            <Object>v4_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_Addr_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_EN_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_WEN_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_Din_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_Dout_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_Clk_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_2_Rst_A</name>
            <Object>v4_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_Addr_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_EN_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_WEN_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_Din_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_Dout_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_Clk_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_3_Rst_A</name>
            <Object>v4_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_Addr_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_EN_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_WEN_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_Din_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_Dout_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_Clk_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_4_Rst_A</name>
            <Object>v4_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_Addr_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_EN_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_WEN_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_Din_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_Dout_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_Clk_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_5_Rst_A</name>
            <Object>v4_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_Addr_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_EN_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_WEN_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_Din_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_Dout_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_Clk_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_6_Rst_A</name>
            <Object>v4_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_Addr_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_EN_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_WEN_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_Din_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_Dout_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_Clk_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_7_Rst_A</name>
            <Object>v4_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_Addr_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_EN_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_WEN_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_Din_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_Dout_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_Clk_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_8_Rst_A</name>
            <Object>v4_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_Addr_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_EN_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_WEN_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_Din_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_Dout_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_Clk_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_10_9_Rst_A</name>
            <Object>v4_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_Addr_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_EN_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_WEN_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_Din_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_Dout_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_Clk_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_0_Rst_A</name>
            <Object>v4_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_Addr_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_EN_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_WEN_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_Din_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_Dout_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_Clk_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_1_Rst_A</name>
            <Object>v4_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_Addr_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_EN_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_WEN_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_Din_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_Dout_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_Clk_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_2_Rst_A</name>
            <Object>v4_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_Addr_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_EN_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_WEN_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_Din_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_Dout_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_Clk_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_3_Rst_A</name>
            <Object>v4_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_Addr_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_EN_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_WEN_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_Din_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_Dout_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_Clk_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_4_Rst_A</name>
            <Object>v4_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_Addr_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_EN_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_WEN_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_Din_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_Dout_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_Clk_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_5_Rst_A</name>
            <Object>v4_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_Addr_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_EN_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_WEN_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_Din_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_Dout_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_Clk_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_6_Rst_A</name>
            <Object>v4_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_Addr_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_EN_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_WEN_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_Din_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_Dout_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_Clk_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_7_Rst_A</name>
            <Object>v4_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_Addr_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_EN_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_WEN_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_Din_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_Dout_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_Clk_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_8_Rst_A</name>
            <Object>v4_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_Addr_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_EN_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_WEN_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_Din_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_Dout_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_Clk_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_11_9_Rst_A</name>
            <Object>v4_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Addr_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_EN_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_WEN_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Din_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Dout_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Clk_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_0_Rst_A</name>
            <Object>v7_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Addr_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_EN_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_WEN_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Din_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Dout_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Clk_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_1_Rst_A</name>
            <Object>v7_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_Addr_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_EN_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_WEN_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_Din_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_Dout_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_Clk_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_2_Rst_A</name>
            <Object>v7_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_Addr_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_EN_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_WEN_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_Din_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_Dout_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_Clk_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_3_Rst_A</name>
            <Object>v7_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_Addr_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_EN_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_WEN_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_Din_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_Dout_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_Clk_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_4_Rst_A</name>
            <Object>v7_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_Addr_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_EN_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_WEN_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_Din_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_Dout_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_Clk_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_5_Rst_A</name>
            <Object>v7_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_Addr_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_EN_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_WEN_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_Din_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_Dout_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_Clk_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_6_Rst_A</name>
            <Object>v7_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_Addr_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_EN_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_WEN_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_Din_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_Dout_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_Clk_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_7_Rst_A</name>
            <Object>v7_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_Addr_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_EN_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_WEN_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_Din_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_Dout_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_Clk_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_8_Rst_A</name>
            <Object>v7_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_Addr_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_EN_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_WEN_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_Din_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_Dout_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_Clk_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_0_9_Rst_A</name>
            <Object>v7_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Addr_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_EN_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_WEN_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Din_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Dout_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Clk_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_0_Rst_A</name>
            <Object>v7_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Addr_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_EN_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_WEN_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Din_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Dout_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Clk_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_1_Rst_A</name>
            <Object>v7_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_Addr_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_EN_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_WEN_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_Din_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_Dout_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_Clk_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_2_Rst_A</name>
            <Object>v7_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_Addr_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_EN_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_WEN_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_Din_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_Dout_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_Clk_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_3_Rst_A</name>
            <Object>v7_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_Addr_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_EN_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_WEN_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_Din_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_Dout_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_Clk_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_4_Rst_A</name>
            <Object>v7_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_Addr_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_EN_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_WEN_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_Din_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_Dout_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_Clk_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_5_Rst_A</name>
            <Object>v7_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_Addr_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_EN_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_WEN_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_Din_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_Dout_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_Clk_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_6_Rst_A</name>
            <Object>v7_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_Addr_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_EN_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_WEN_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_Din_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_Dout_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_Clk_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_7_Rst_A</name>
            <Object>v7_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_Addr_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_EN_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_WEN_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_Din_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_Dout_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_Clk_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_8_Rst_A</name>
            <Object>v7_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_Addr_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_EN_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_WEN_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_Din_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_Dout_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_Clk_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_1_9_Rst_A</name>
            <Object>v7_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_Addr_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_EN_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_WEN_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_Din_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_Dout_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_Clk_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_0_Rst_A</name>
            <Object>v7_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_Addr_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_EN_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_WEN_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_Din_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_Dout_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_Clk_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_1_Rst_A</name>
            <Object>v7_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_Addr_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_EN_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_WEN_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_Din_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_Dout_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_Clk_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_2_Rst_A</name>
            <Object>v7_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_Addr_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_EN_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_WEN_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_Din_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_Dout_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_Clk_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_3_Rst_A</name>
            <Object>v7_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_Addr_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_EN_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_WEN_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_Din_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_Dout_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_Clk_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_4_Rst_A</name>
            <Object>v7_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_Addr_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_EN_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_WEN_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_Din_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_Dout_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_Clk_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_5_Rst_A</name>
            <Object>v7_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_Addr_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_EN_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_WEN_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_Din_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_Dout_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_Clk_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_6_Rst_A</name>
            <Object>v7_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_Addr_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_EN_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_WEN_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_Din_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_Dout_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_Clk_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_7_Rst_A</name>
            <Object>v7_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_Addr_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_EN_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_WEN_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_Din_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_Dout_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_Clk_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_8_Rst_A</name>
            <Object>v7_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_Addr_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_EN_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_WEN_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_Din_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_Dout_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_Clk_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_2_9_Rst_A</name>
            <Object>v7_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_Addr_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_EN_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_WEN_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_Din_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_Dout_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_Clk_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_0_Rst_A</name>
            <Object>v7_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_Addr_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_EN_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_WEN_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_Din_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_Dout_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_Clk_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_1_Rst_A</name>
            <Object>v7_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_Addr_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_EN_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_WEN_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_Din_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_Dout_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_Clk_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_2_Rst_A</name>
            <Object>v7_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_Addr_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_EN_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_WEN_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_Din_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_Dout_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_Clk_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_3_Rst_A</name>
            <Object>v7_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_Addr_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_EN_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_WEN_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_Din_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_Dout_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_Clk_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_4_Rst_A</name>
            <Object>v7_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_Addr_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_EN_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_WEN_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_Din_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_Dout_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_Clk_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_5_Rst_A</name>
            <Object>v7_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_Addr_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_EN_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_WEN_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_Din_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_Dout_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_Clk_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_6_Rst_A</name>
            <Object>v7_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_Addr_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_EN_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_WEN_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_Din_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_Dout_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_Clk_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_7_Rst_A</name>
            <Object>v7_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_Addr_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_EN_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_WEN_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_Din_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_Dout_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_Clk_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_8_Rst_A</name>
            <Object>v7_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_Addr_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_EN_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_WEN_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_Din_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_Dout_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_Clk_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_3_9_Rst_A</name>
            <Object>v7_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_Addr_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_EN_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_WEN_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_Din_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_Dout_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_Clk_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_0_Rst_A</name>
            <Object>v7_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_Addr_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_EN_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_WEN_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_Din_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_Dout_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_Clk_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_1_Rst_A</name>
            <Object>v7_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_Addr_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_EN_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_WEN_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_Din_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_Dout_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_Clk_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_2_Rst_A</name>
            <Object>v7_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_Addr_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_EN_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_WEN_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_Din_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_Dout_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_Clk_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_3_Rst_A</name>
            <Object>v7_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_Addr_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_EN_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_WEN_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_Din_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_Dout_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_Clk_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_4_Rst_A</name>
            <Object>v7_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_Addr_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_EN_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_WEN_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_Din_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_Dout_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_Clk_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_5_Rst_A</name>
            <Object>v7_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_Addr_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_EN_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_WEN_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_Din_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_Dout_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_Clk_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_6_Rst_A</name>
            <Object>v7_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_Addr_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_EN_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_WEN_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_Din_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_Dout_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_Clk_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_7_Rst_A</name>
            <Object>v7_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_Addr_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_EN_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_WEN_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_Din_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_Dout_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_Clk_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_8_Rst_A</name>
            <Object>v7_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_Addr_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_EN_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_WEN_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_Din_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_Dout_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_Clk_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_4_9_Rst_A</name>
            <Object>v7_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_Addr_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_EN_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_WEN_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_Din_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_Dout_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_Clk_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_0_Rst_A</name>
            <Object>v7_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_Addr_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_EN_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_WEN_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_Din_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_Dout_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_Clk_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_1_Rst_A</name>
            <Object>v7_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_Addr_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_EN_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_WEN_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_Din_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_Dout_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_Clk_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_2_Rst_A</name>
            <Object>v7_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_Addr_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_EN_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_WEN_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_Din_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_Dout_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_Clk_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_3_Rst_A</name>
            <Object>v7_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_Addr_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_EN_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_WEN_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_Din_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_Dout_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_Clk_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_4_Rst_A</name>
            <Object>v7_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_Addr_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_EN_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_WEN_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_Din_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_Dout_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_Clk_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_5_Rst_A</name>
            <Object>v7_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_Addr_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_EN_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_WEN_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_Din_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_Dout_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_Clk_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_6_Rst_A</name>
            <Object>v7_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_Addr_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_EN_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_WEN_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_Din_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_Dout_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_Clk_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_7_Rst_A</name>
            <Object>v7_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_Addr_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_EN_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_WEN_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_Din_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_Dout_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_Clk_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_8_Rst_A</name>
            <Object>v7_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_Addr_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_EN_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_WEN_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_Din_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_Dout_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_Clk_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_5_9_Rst_A</name>
            <Object>v7_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Addr_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_EN_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_WEN_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Din_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Dout_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Clk_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Rst_A</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Addr_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_EN_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_WEN_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Din_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Dout_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Clk_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_0_Rst_B</name>
            <Object>v7_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Addr_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_EN_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_WEN_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Din_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Dout_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Clk_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Rst_A</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Addr_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_EN_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_WEN_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Din_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Dout_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Clk_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_1_Rst_B</name>
            <Object>v7_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Addr_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_EN_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_WEN_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Din_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Dout_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Clk_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Rst_A</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Addr_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_EN_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_WEN_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Din_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Dout_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Clk_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_2_Rst_B</name>
            <Object>v7_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Addr_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_EN_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_WEN_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Din_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Dout_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Clk_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Rst_A</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Addr_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_EN_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_WEN_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Din_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Dout_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Clk_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_3_Rst_B</name>
            <Object>v7_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Addr_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_EN_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_WEN_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Din_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Dout_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Clk_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Rst_A</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Addr_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_EN_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_WEN_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Din_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Dout_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Clk_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_4_Rst_B</name>
            <Object>v7_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Addr_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_EN_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_WEN_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Din_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Dout_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Clk_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Rst_A</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Addr_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_EN_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_WEN_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Din_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Dout_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Clk_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_5_Rst_B</name>
            <Object>v7_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Addr_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_EN_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_WEN_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Din_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Dout_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Clk_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Rst_A</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Addr_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_EN_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_WEN_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Din_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Dout_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Clk_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_6_Rst_B</name>
            <Object>v7_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Addr_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_EN_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_WEN_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Din_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Dout_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Clk_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Rst_A</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Addr_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_EN_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_WEN_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Din_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Dout_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Clk_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_7_Rst_B</name>
            <Object>v7_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Addr_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_EN_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_WEN_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Din_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Dout_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Clk_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Rst_A</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Addr_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_EN_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_WEN_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Din_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Dout_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Clk_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_8_Rst_B</name>
            <Object>v7_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Addr_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_EN_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_WEN_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Din_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Dout_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Clk_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Rst_A</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Addr_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_EN_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_WEN_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Din_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Dout_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Clk_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_6_9_Rst_B</name>
            <Object>v7_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Addr_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_EN_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_WEN_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Din_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Dout_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Clk_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Rst_A</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Addr_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_EN_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_WEN_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Din_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Dout_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Clk_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_0_Rst_B</name>
            <Object>v7_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Addr_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_EN_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_WEN_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Din_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Dout_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Clk_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Rst_A</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Addr_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_EN_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_WEN_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Din_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Dout_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Clk_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_1_Rst_B</name>
            <Object>v7_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Addr_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_EN_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_WEN_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Din_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Dout_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Clk_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Rst_A</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Addr_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_EN_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_WEN_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Din_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Dout_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Clk_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_2_Rst_B</name>
            <Object>v7_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Addr_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_EN_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_WEN_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Din_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Dout_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Clk_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Rst_A</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Addr_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_EN_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_WEN_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Din_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Dout_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Clk_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_3_Rst_B</name>
            <Object>v7_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Addr_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_EN_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_WEN_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Din_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Dout_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Clk_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Rst_A</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Addr_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_EN_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_WEN_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Din_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Dout_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Clk_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_4_Rst_B</name>
            <Object>v7_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Addr_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_EN_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_WEN_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Din_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Dout_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Clk_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Rst_A</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Addr_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_EN_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_WEN_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Din_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Dout_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Clk_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_5_Rst_B</name>
            <Object>v7_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Addr_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_EN_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_WEN_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Din_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Dout_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Clk_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Rst_A</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Addr_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_EN_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_WEN_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Din_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Dout_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Clk_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_6_Rst_B</name>
            <Object>v7_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Addr_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_EN_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_WEN_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Din_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Dout_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Clk_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Rst_A</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Addr_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_EN_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_WEN_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Din_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Dout_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Clk_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_7_Rst_B</name>
            <Object>v7_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Addr_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_EN_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_WEN_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Din_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Dout_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Clk_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Rst_A</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Addr_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_EN_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_WEN_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Din_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Dout_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Clk_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_8_Rst_B</name>
            <Object>v7_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Addr_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_EN_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_WEN_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Din_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Dout_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Clk_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Rst_A</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Addr_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_EN_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_WEN_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Din_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Dout_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Clk_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_7_9_Rst_B</name>
            <Object>v7_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Addr_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_EN_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_WEN_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Din_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Dout_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Clk_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Rst_A</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Addr_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_EN_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_WEN_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Din_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Dout_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Clk_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_0_Rst_B</name>
            <Object>v7_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Addr_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_EN_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_WEN_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Din_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Dout_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Clk_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Rst_A</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Addr_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_EN_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_WEN_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Din_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Dout_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Clk_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_1_Rst_B</name>
            <Object>v7_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Addr_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_EN_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_WEN_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Din_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Dout_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Clk_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Rst_A</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Addr_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_EN_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_WEN_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Din_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Dout_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Clk_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_2_Rst_B</name>
            <Object>v7_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Addr_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_EN_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_WEN_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Din_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Dout_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Clk_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Rst_A</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Addr_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_EN_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_WEN_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Din_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Dout_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Clk_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_3_Rst_B</name>
            <Object>v7_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Addr_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_EN_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_WEN_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Din_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Dout_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Clk_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Rst_A</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Addr_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_EN_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_WEN_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Din_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Dout_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Clk_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_4_Rst_B</name>
            <Object>v7_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Addr_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_EN_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_WEN_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Din_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Dout_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Clk_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Rst_A</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Addr_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_EN_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_WEN_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Din_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Dout_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Clk_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_5_Rst_B</name>
            <Object>v7_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Addr_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_EN_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_WEN_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Din_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Dout_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Clk_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Rst_A</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Addr_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_EN_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_WEN_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Din_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Dout_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Clk_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_6_Rst_B</name>
            <Object>v7_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Addr_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_EN_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_WEN_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Din_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Dout_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Clk_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Rst_A</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Addr_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_EN_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_WEN_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Din_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Dout_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Clk_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_7_Rst_B</name>
            <Object>v7_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Addr_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_EN_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_WEN_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Din_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Dout_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Clk_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Rst_A</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Addr_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_EN_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_WEN_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Din_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Dout_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Clk_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_8_Rst_B</name>
            <Object>v7_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Addr_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_EN_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_WEN_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Din_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Dout_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Clk_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Rst_A</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Addr_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_EN_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_WEN_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Din_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Dout_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Clk_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_8_9_Rst_B</name>
            <Object>v7_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Addr_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_EN_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_WEN_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Din_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Dout_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Clk_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Rst_A</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Addr_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_EN_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_WEN_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Din_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Dout_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Clk_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_0_Rst_B</name>
            <Object>v7_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Addr_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_EN_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_WEN_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Din_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Dout_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Clk_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Rst_A</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Addr_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_EN_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_WEN_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Din_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Dout_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Clk_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_1_Rst_B</name>
            <Object>v7_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Addr_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_EN_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_WEN_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Din_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Dout_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Clk_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Rst_A</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Addr_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_EN_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_WEN_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Din_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Dout_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Clk_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_2_Rst_B</name>
            <Object>v7_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Addr_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_EN_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_WEN_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Din_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Dout_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Clk_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Rst_A</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Addr_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_EN_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_WEN_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Din_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Dout_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Clk_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_3_Rst_B</name>
            <Object>v7_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Addr_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_EN_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_WEN_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Din_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Dout_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Clk_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Rst_A</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Addr_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_EN_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_WEN_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Din_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Dout_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Clk_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_4_Rst_B</name>
            <Object>v7_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Addr_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_EN_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_WEN_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Din_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Dout_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Clk_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Rst_A</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Addr_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_EN_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_WEN_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Din_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Dout_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Clk_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_5_Rst_B</name>
            <Object>v7_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Addr_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_EN_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_WEN_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Din_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Dout_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Clk_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Rst_A</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Addr_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_EN_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_WEN_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Din_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Dout_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Clk_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_6_Rst_B</name>
            <Object>v7_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Addr_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_EN_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_WEN_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Din_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Dout_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Clk_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Rst_A</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Addr_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_EN_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_WEN_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Din_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Dout_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Clk_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_7_Rst_B</name>
            <Object>v7_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Addr_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_EN_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_WEN_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Din_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Dout_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Clk_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Rst_A</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Addr_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_EN_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_WEN_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Din_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Dout_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Clk_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_8_Rst_B</name>
            <Object>v7_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Addr_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_EN_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_WEN_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Din_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Dout_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Clk_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Rst_A</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Addr_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_EN_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_WEN_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Din_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Dout_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Clk_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_9_9_Rst_B</name>
            <Object>v7_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Addr_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_EN_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_WEN_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Din_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Dout_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Clk_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Rst_A</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Addr_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_EN_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_WEN_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Din_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Dout_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Clk_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_0_Rst_B</name>
            <Object>v7_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Addr_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_EN_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_WEN_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Din_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Dout_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Clk_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Rst_A</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Addr_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_EN_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_WEN_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Din_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Dout_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Clk_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_1_Rst_B</name>
            <Object>v7_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Addr_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_EN_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_WEN_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Din_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Dout_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Clk_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Rst_A</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Addr_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_EN_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_WEN_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Din_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Dout_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Clk_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_2_Rst_B</name>
            <Object>v7_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Addr_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_EN_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_WEN_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Din_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Dout_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Clk_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Rst_A</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Addr_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_EN_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_WEN_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Din_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Dout_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Clk_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_3_Rst_B</name>
            <Object>v7_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Addr_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_EN_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_WEN_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Din_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Dout_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Clk_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Rst_A</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Addr_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_EN_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_WEN_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Din_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Dout_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Clk_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_4_Rst_B</name>
            <Object>v7_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Addr_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_EN_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_WEN_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Din_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Dout_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Clk_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Rst_A</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Addr_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_EN_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_WEN_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Din_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Dout_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Clk_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_5_Rst_B</name>
            <Object>v7_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Addr_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_EN_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_WEN_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Din_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Dout_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Clk_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Rst_A</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Addr_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_EN_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_WEN_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Din_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Dout_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Clk_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_6_Rst_B</name>
            <Object>v7_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Addr_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_EN_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_WEN_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Din_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Dout_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Clk_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Rst_A</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Addr_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_EN_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_WEN_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Din_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Dout_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Clk_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_7_Rst_B</name>
            <Object>v7_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Addr_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_EN_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_WEN_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Din_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Dout_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Clk_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Rst_A</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Addr_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_EN_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_WEN_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Din_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Dout_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Clk_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_8_Rst_B</name>
            <Object>v7_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Addr_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_EN_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_WEN_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Din_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Dout_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Clk_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Rst_A</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Addr_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_EN_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_WEN_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Din_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Dout_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Clk_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_10_9_Rst_B</name>
            <Object>v7_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Addr_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_EN_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_WEN_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Din_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Dout_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Clk_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Rst_A</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Addr_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_EN_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_WEN_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Din_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Dout_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Clk_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_0_Rst_B</name>
            <Object>v7_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Addr_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_EN_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_WEN_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Din_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Dout_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Clk_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Rst_A</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Addr_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_EN_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_WEN_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Din_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Dout_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Clk_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_1_Rst_B</name>
            <Object>v7_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Addr_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_EN_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_WEN_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Din_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Dout_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Clk_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Rst_A</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Addr_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_EN_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_WEN_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Din_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Dout_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Clk_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_2_Rst_B</name>
            <Object>v7_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Addr_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_EN_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_WEN_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Din_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Dout_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Clk_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Rst_A</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Addr_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_EN_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_WEN_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Din_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Dout_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Clk_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_3_Rst_B</name>
            <Object>v7_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Addr_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_EN_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_WEN_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Din_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Dout_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Clk_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Rst_A</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Addr_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_EN_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_WEN_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Din_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Dout_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Clk_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_4_Rst_B</name>
            <Object>v7_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Addr_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_EN_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_WEN_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Din_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Dout_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Clk_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Rst_A</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Addr_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_EN_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_WEN_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Din_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Dout_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Clk_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_5_Rst_B</name>
            <Object>v7_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Addr_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_EN_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_WEN_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Din_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Dout_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Clk_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Rst_A</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Addr_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_EN_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_WEN_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Din_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Dout_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Clk_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_6_Rst_B</name>
            <Object>v7_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Addr_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_EN_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_WEN_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Din_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Dout_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Clk_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Rst_A</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Addr_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_EN_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_WEN_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Din_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Dout_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Clk_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_7_Rst_B</name>
            <Object>v7_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Addr_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_EN_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_WEN_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Din_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Dout_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Clk_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Rst_A</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Addr_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_EN_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_WEN_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Din_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Dout_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Clk_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_8_Rst_B</name>
            <Object>v7_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Addr_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_EN_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_WEN_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Din_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Dout_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Clk_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Rst_A</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Addr_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_EN_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_WEN_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Din_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Dout_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Clk_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v7_11_9_Rst_B</name>
            <Object>v7_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_Addr_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_EN_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_WEN_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_Din_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_Dout_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_Clk_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_0_Rst_A</name>
            <Object>v8_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_Addr_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_EN_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_WEN_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_Din_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_Dout_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_Clk_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_1_Rst_A</name>
            <Object>v8_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_Addr_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_EN_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_WEN_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_Din_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_Dout_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_Clk_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_2_Rst_A</name>
            <Object>v8_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_Addr_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_EN_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_WEN_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_Din_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_Dout_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_Clk_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_3_Rst_A</name>
            <Object>v8_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_Addr_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_EN_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_WEN_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_Din_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_Dout_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_Clk_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_4_Rst_A</name>
            <Object>v8_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_Addr_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_EN_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_WEN_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_Din_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_Dout_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_Clk_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_5_Rst_A</name>
            <Object>v8_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_Addr_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_EN_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_WEN_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_Din_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_Dout_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_Clk_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_6_Rst_A</name>
            <Object>v8_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_Addr_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_EN_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_WEN_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_Din_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_Dout_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_Clk_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_7_Rst_A</name>
            <Object>v8_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_Addr_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_EN_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_WEN_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_Din_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_Dout_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_Clk_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_8_Rst_A</name>
            <Object>v8_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_Addr_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_EN_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_WEN_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_Din_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_Dout_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_Clk_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_0_9_Rst_A</name>
            <Object>v8_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_Addr_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_EN_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_WEN_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_Din_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_Dout_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_Clk_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_0_Rst_A</name>
            <Object>v8_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_Addr_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_EN_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_WEN_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_Din_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_Dout_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_Clk_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_1_Rst_A</name>
            <Object>v8_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_Addr_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_EN_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_WEN_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_Din_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_Dout_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_Clk_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_2_Rst_A</name>
            <Object>v8_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_Addr_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_EN_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_WEN_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_Din_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_Dout_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_Clk_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_3_Rst_A</name>
            <Object>v8_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_Addr_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_EN_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_WEN_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_Din_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_Dout_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_Clk_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_4_Rst_A</name>
            <Object>v8_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_Addr_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_EN_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_WEN_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_Din_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_Dout_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_Clk_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_5_Rst_A</name>
            <Object>v8_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_Addr_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_EN_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_WEN_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_Din_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_Dout_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_Clk_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_6_Rst_A</name>
            <Object>v8_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_Addr_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_EN_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_WEN_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_Din_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_Dout_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_Clk_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_7_Rst_A</name>
            <Object>v8_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_Addr_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_EN_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_WEN_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_Din_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_Dout_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_Clk_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_8_Rst_A</name>
            <Object>v8_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_Addr_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_EN_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_WEN_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_Din_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_Dout_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_Clk_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_1_9_Rst_A</name>
            <Object>v8_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_Addr_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_EN_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_WEN_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_Din_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_Dout_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_Clk_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_0_Rst_A</name>
            <Object>v8_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_Addr_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_EN_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_WEN_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_Din_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_Dout_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_Clk_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_1_Rst_A</name>
            <Object>v8_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_Addr_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_EN_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_WEN_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_Din_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_Dout_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_Clk_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_2_Rst_A</name>
            <Object>v8_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_Addr_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_EN_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_WEN_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_Din_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_Dout_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_Clk_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_3_Rst_A</name>
            <Object>v8_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_Addr_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_EN_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_WEN_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_Din_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_Dout_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_Clk_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_4_Rst_A</name>
            <Object>v8_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_Addr_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_EN_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_WEN_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_Din_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_Dout_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_Clk_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_5_Rst_A</name>
            <Object>v8_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_Addr_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_EN_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_WEN_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_Din_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_Dout_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_Clk_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_6_Rst_A</name>
            <Object>v8_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_Addr_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_EN_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_WEN_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_Din_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_Dout_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_Clk_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_7_Rst_A</name>
            <Object>v8_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_Addr_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_EN_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_WEN_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_Din_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_Dout_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_Clk_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_8_Rst_A</name>
            <Object>v8_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_Addr_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_EN_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_WEN_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_Din_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_Dout_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_Clk_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_2_9_Rst_A</name>
            <Object>v8_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_Addr_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_EN_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_WEN_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_Din_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_Dout_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_Clk_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_0_Rst_A</name>
            <Object>v8_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_Addr_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_EN_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_WEN_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_Din_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_Dout_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_Clk_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_1_Rst_A</name>
            <Object>v8_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_Addr_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_EN_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_WEN_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_Din_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_Dout_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_Clk_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_2_Rst_A</name>
            <Object>v8_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_Addr_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_EN_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_WEN_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_Din_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_Dout_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_Clk_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_3_Rst_A</name>
            <Object>v8_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_Addr_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_EN_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_WEN_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_Din_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_Dout_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_Clk_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_4_Rst_A</name>
            <Object>v8_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_Addr_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_EN_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_WEN_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_Din_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_Dout_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_Clk_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_5_Rst_A</name>
            <Object>v8_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_Addr_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_EN_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_WEN_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_Din_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_Dout_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_Clk_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_6_Rst_A</name>
            <Object>v8_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_Addr_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_EN_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_WEN_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_Din_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_Dout_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_Clk_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_7_Rst_A</name>
            <Object>v8_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_Addr_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_EN_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_WEN_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_Din_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_Dout_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_Clk_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_8_Rst_A</name>
            <Object>v8_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_Addr_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_EN_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_WEN_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_Din_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_Dout_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_Clk_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_3_9_Rst_A</name>
            <Object>v8_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_Addr_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_EN_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_WEN_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_Din_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_Dout_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_Clk_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_0_Rst_A</name>
            <Object>v8_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_Addr_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_EN_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_WEN_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_Din_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_Dout_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_Clk_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_1_Rst_A</name>
            <Object>v8_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_Addr_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_EN_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_WEN_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_Din_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_Dout_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_Clk_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_2_Rst_A</name>
            <Object>v8_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_Addr_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_EN_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_WEN_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_Din_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_Dout_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_Clk_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_3_Rst_A</name>
            <Object>v8_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_Addr_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_EN_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_WEN_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_Din_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_Dout_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_Clk_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_4_Rst_A</name>
            <Object>v8_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_Addr_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_EN_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_WEN_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_Din_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_Dout_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_Clk_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_5_Rst_A</name>
            <Object>v8_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_Addr_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_EN_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_WEN_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_Din_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_Dout_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_Clk_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_6_Rst_A</name>
            <Object>v8_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_Addr_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_EN_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_WEN_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_Din_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_Dout_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_Clk_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_7_Rst_A</name>
            <Object>v8_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_Addr_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_EN_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_WEN_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_Din_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_Dout_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_Clk_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_8_Rst_A</name>
            <Object>v8_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_Addr_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_EN_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_WEN_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_Din_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_Dout_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_Clk_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_4_9_Rst_A</name>
            <Object>v8_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_Addr_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_EN_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_WEN_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_Din_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_Dout_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_Clk_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_0_Rst_A</name>
            <Object>v8_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_Addr_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_EN_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_WEN_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_Din_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_Dout_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_Clk_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_1_Rst_A</name>
            <Object>v8_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_Addr_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_EN_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_WEN_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_Din_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_Dout_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_Clk_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_2_Rst_A</name>
            <Object>v8_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_Addr_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_EN_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_WEN_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_Din_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_Dout_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_Clk_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_3_Rst_A</name>
            <Object>v8_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_Addr_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_EN_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_WEN_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_Din_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_Dout_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_Clk_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_4_Rst_A</name>
            <Object>v8_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_Addr_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_EN_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_WEN_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_Din_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_Dout_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_Clk_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_5_Rst_A</name>
            <Object>v8_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_Addr_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_EN_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_WEN_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_Din_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_Dout_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_Clk_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_6_Rst_A</name>
            <Object>v8_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_Addr_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_EN_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_WEN_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_Din_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_Dout_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_Clk_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_7_Rst_A</name>
            <Object>v8_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_Addr_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_EN_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_WEN_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_Din_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_Dout_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_Clk_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_8_Rst_A</name>
            <Object>v8_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_Addr_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_EN_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_WEN_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_Din_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_Dout_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_Clk_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_5_9_Rst_A</name>
            <Object>v8_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_Addr_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_EN_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_WEN_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_Din_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_Dout_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_Clk_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_0_Rst_A</name>
            <Object>v8_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_Addr_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_EN_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_WEN_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_Din_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_Dout_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_Clk_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_1_Rst_A</name>
            <Object>v8_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_Addr_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_EN_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_WEN_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_Din_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_Dout_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_Clk_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_2_Rst_A</name>
            <Object>v8_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_Addr_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_EN_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_WEN_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_Din_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_Dout_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_Clk_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_3_Rst_A</name>
            <Object>v8_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_Addr_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_EN_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_WEN_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_Din_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_Dout_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_Clk_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_4_Rst_A</name>
            <Object>v8_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_Addr_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_EN_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_WEN_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_Din_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_Dout_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_Clk_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_5_Rst_A</name>
            <Object>v8_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_Addr_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_EN_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_WEN_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_Din_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_Dout_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_Clk_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_6_Rst_A</name>
            <Object>v8_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_Addr_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_EN_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_WEN_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_Din_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_Dout_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_Clk_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_7_Rst_A</name>
            <Object>v8_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_Addr_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_EN_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_WEN_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_Din_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_Dout_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_Clk_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_8_Rst_A</name>
            <Object>v8_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_Addr_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_EN_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_WEN_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_Din_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_Dout_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_Clk_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_6_9_Rst_A</name>
            <Object>v8_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_Addr_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_EN_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_WEN_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_Din_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_Dout_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_Clk_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_0_Rst_A</name>
            <Object>v8_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_Addr_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_EN_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_WEN_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_Din_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_Dout_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_Clk_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_1_Rst_A</name>
            <Object>v8_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_Addr_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_EN_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_WEN_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_Din_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_Dout_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_Clk_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_2_Rst_A</name>
            <Object>v8_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_Addr_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_EN_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_WEN_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_Din_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_Dout_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_Clk_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_3_Rst_A</name>
            <Object>v8_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_Addr_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_EN_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_WEN_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_Din_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_Dout_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_Clk_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_4_Rst_A</name>
            <Object>v8_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_Addr_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_EN_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_WEN_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_Din_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_Dout_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_Clk_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_5_Rst_A</name>
            <Object>v8_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_Addr_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_EN_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_WEN_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_Din_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_Dout_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_Clk_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_6_Rst_A</name>
            <Object>v8_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_Addr_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_EN_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_WEN_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_Din_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_Dout_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_Clk_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_7_Rst_A</name>
            <Object>v8_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_Addr_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_EN_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_WEN_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_Din_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_Dout_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_Clk_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_8_Rst_A</name>
            <Object>v8_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_Addr_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_EN_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_WEN_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_Din_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_Dout_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_Clk_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_7_9_Rst_A</name>
            <Object>v8_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_Addr_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_EN_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_WEN_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_Din_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_Dout_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_Clk_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_0_Rst_A</name>
            <Object>v8_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_Addr_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_EN_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_WEN_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_Din_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_Dout_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_Clk_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_1_Rst_A</name>
            <Object>v8_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_Addr_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_EN_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_WEN_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_Din_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_Dout_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_Clk_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_2_Rst_A</name>
            <Object>v8_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_Addr_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_EN_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_WEN_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_Din_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_Dout_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_Clk_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_3_Rst_A</name>
            <Object>v8_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_Addr_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_EN_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_WEN_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_Din_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_Dout_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_Clk_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_4_Rst_A</name>
            <Object>v8_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_Addr_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_EN_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_WEN_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_Din_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_Dout_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_Clk_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_5_Rst_A</name>
            <Object>v8_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_Addr_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_EN_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_WEN_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_Din_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_Dout_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_Clk_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_6_Rst_A</name>
            <Object>v8_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_Addr_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_EN_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_WEN_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_Din_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_Dout_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_Clk_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_7_Rst_A</name>
            <Object>v8_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_Addr_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_EN_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_WEN_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_Din_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_Dout_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_Clk_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_8_Rst_A</name>
            <Object>v8_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_Addr_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_EN_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_WEN_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_Din_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_Dout_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_Clk_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_8_9_Rst_A</name>
            <Object>v8_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_Addr_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_EN_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_WEN_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_Din_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_Dout_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_Clk_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_0_Rst_A</name>
            <Object>v8_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_Addr_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_EN_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_WEN_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_Din_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_Dout_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_Clk_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_1_Rst_A</name>
            <Object>v8_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_Addr_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_EN_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_WEN_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_Din_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_Dout_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_Clk_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_2_Rst_A</name>
            <Object>v8_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_Addr_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_EN_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_WEN_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_Din_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_Dout_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_Clk_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_3_Rst_A</name>
            <Object>v8_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_Addr_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_EN_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_WEN_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_Din_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_Dout_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_Clk_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_4_Rst_A</name>
            <Object>v8_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_Addr_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_EN_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_WEN_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_Din_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_Dout_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_Clk_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_5_Rst_A</name>
            <Object>v8_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_Addr_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_EN_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_WEN_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_Din_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_Dout_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_Clk_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_6_Rst_A</name>
            <Object>v8_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_Addr_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_EN_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_WEN_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_Din_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_Dout_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_Clk_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_7_Rst_A</name>
            <Object>v8_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_Addr_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_EN_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_WEN_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_Din_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_Dout_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_Clk_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_8_Rst_A</name>
            <Object>v8_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_Addr_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_EN_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_WEN_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_Din_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_Dout_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_Clk_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_9_9_Rst_A</name>
            <Object>v8_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_Addr_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_EN_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_WEN_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_Din_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_Dout_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_Clk_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_0_Rst_A</name>
            <Object>v8_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_Addr_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_EN_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_WEN_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_Din_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_Dout_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_Clk_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_1_Rst_A</name>
            <Object>v8_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_Addr_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_EN_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_WEN_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_Din_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_Dout_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_Clk_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_2_Rst_A</name>
            <Object>v8_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_Addr_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_EN_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_WEN_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_Din_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_Dout_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_Clk_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_3_Rst_A</name>
            <Object>v8_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_Addr_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_EN_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_WEN_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_Din_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_Dout_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_Clk_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_4_Rst_A</name>
            <Object>v8_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_Addr_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_EN_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_WEN_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_Din_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_Dout_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_Clk_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_5_Rst_A</name>
            <Object>v8_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_Addr_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_EN_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_WEN_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_Din_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_Dout_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_Clk_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_6_Rst_A</name>
            <Object>v8_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_Addr_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_EN_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_WEN_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_Din_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_Dout_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_Clk_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_7_Rst_A</name>
            <Object>v8_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_Addr_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_EN_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_WEN_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_Din_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_Dout_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_Clk_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_8_Rst_A</name>
            <Object>v8_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_Addr_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_EN_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_WEN_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_Din_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_Dout_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_Clk_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_10_9_Rst_A</name>
            <Object>v8_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_Addr_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_EN_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_WEN_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_Din_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_Dout_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_Clk_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_0_Rst_A</name>
            <Object>v8_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_Addr_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_EN_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_WEN_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_Din_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_Dout_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_Clk_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_1_Rst_A</name>
            <Object>v8_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_Addr_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_EN_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_WEN_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_Din_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_Dout_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_Clk_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_2_Rst_A</name>
            <Object>v8_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_Addr_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_EN_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_WEN_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_Din_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_Dout_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_Clk_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_3_Rst_A</name>
            <Object>v8_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_Addr_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_EN_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_WEN_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_Din_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_Dout_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_Clk_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_4_Rst_A</name>
            <Object>v8_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_Addr_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_EN_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_WEN_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_Din_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_Dout_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_Clk_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_5_Rst_A</name>
            <Object>v8_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_Addr_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_EN_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_WEN_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_Din_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_Dout_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_Clk_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_6_Rst_A</name>
            <Object>v8_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_Addr_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_EN_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_WEN_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_Din_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_Dout_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_Clk_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_7_Rst_A</name>
            <Object>v8_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_Addr_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_EN_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_WEN_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_Din_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_Dout_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_Clk_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_8_Rst_A</name>
            <Object>v8_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_Addr_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_EN_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_WEN_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_Din_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_Dout_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_Clk_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v8_11_9_Rst_A</name>
            <Object>v8_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test_2mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_2mm_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3_fu_1094</InstName>
                    <ModuleName>test_2mm_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <BindInstances>add_ln64_1_fu_3204_p2 add_ln64_fu_3216_p2 add_ln65_fu_3299_p2 mac_muladd_8ns_5ns_5ns_12_4_1_U121 mac_muladd_4ns_8ns_8ns_12_4_1_U122 mac_muladd_4ns_8ns_8ns_12_4_1_U122 mac_muladd_4ns_5ns_5ns_9_4_1_U123 mac_muladd_8ns_5ns_5ns_12_4_1_U121 mac_muladd_4ns_5ns_5ns_9_4_1_U123 add_ln66_fu_3334_p2 add_ln65_1_fu_3240_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_2mm_Pipeline_VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6_fu_1382</InstName>
                    <ModuleName>test_2mm_Pipeline_VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1382</ID>
                    <BindInstances>add_ln573_1_fu_4521_p2 add_ln573_fu_4530_p2 add_ln574_fu_4619_p2 mac_muladd_7ns_5ns_5ns_12_4_1_U273 mul_7ns_9ns_15_1_1_U248 mac_muladd_4ns_5ns_5ns_9_4_1_U274 mac_muladd_4ns_5ns_5ns_9_4_1_U274 mac_muladd_4ns_5ns_5ns_9_4_1_U275 mac_muladd_7ns_5ns_5ns_12_4_1_U273 mac_muladd_4ns_5ns_5ns_9_4_1_U275 add_ln575_fu_4683_p2 add_ln574_1_fu_4560_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_2mm_Pipeline_VITIS_LOOP_972_7_VITIS_LOOP_973_8_fu_1906</InstName>
                    <ModuleName>test_2mm_Pipeline_VITIS_LOOP_972_7_VITIS_LOOP_973_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1906</ID>
                    <BindInstances>add_ln972_1_fu_6936_p2 add_ln972_fu_6948_p2 mac_muladd_4ns_5ns_5ns_9_4_1_U640 mac_muladd_4ns_5ns_5ns_9_4_1_U640 fmul_32ns_32ns_32_4_max_dsp_1_U460 fmul_32ns_32ns_32_4_max_dsp_1_U461 fmul_32ns_32ns_32_4_max_dsp_1_U462 fmul_32ns_32ns_32_4_max_dsp_1_U463 fmul_32ns_32ns_32_4_max_dsp_1_U464 fmul_32ns_32ns_32_4_max_dsp_1_U465 fmul_32ns_32ns_32_4_max_dsp_1_U466 fmul_32ns_32ns_32_4_max_dsp_1_U467 fmul_32ns_32ns_32_4_max_dsp_1_U468 fmul_32ns_32ns_32_4_max_dsp_1_U469 fmul_32ns_32ns_32_4_max_dsp_1_U470 fmul_32ns_32ns_32_4_max_dsp_1_U471 fmul_32ns_32ns_32_4_max_dsp_1_U472 fmul_32ns_32ns_32_4_max_dsp_1_U473 fmul_32ns_32ns_32_4_max_dsp_1_U474 fmul_32ns_32ns_32_4_max_dsp_1_U475 fmul_32ns_32ns_32_4_max_dsp_1_U476 fmul_32ns_32ns_32_4_max_dsp_1_U477 fmul_32ns_32ns_32_4_max_dsp_1_U478 fmul_32ns_32ns_32_4_max_dsp_1_U479 fmul_32ns_32ns_32_4_max_dsp_1_U480 fmul_32ns_32ns_32_4_max_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U486 fmul_32ns_32ns_32_4_max_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U340 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U341 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U342 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U343 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U530 fmul_32ns_32ns_32_4_max_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U345 fmul_32ns_32ns_32_4_max_dsp_1_U532 fmul_32ns_32ns_32_4_max_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U346 fmul_32ns_32ns_32_4_max_dsp_1_U534 fmul_32ns_32ns_32_4_max_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U347 fmul_32ns_32ns_32_4_max_dsp_1_U536 fmul_32ns_32ns_32_4_max_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U348 fmul_32ns_32ns_32_4_max_dsp_1_U538 fmul_32ns_32ns_32_4_max_dsp_1_U539 fadd_32ns_32ns_32_7_full_dsp_1_U349 fmul_32ns_32ns_32_4_max_dsp_1_U540 fmul_32ns_32ns_32_4_max_dsp_1_U541 fadd_32ns_32ns_32_7_full_dsp_1_U350 fmul_32ns_32ns_32_4_max_dsp_1_U542 fmul_32ns_32ns_32_4_max_dsp_1_U543 fadd_32ns_32ns_32_7_full_dsp_1_U351 fmul_32ns_32ns_32_4_max_dsp_1_U544 fmul_32ns_32ns_32_4_max_dsp_1_U545 fadd_32ns_32ns_32_7_full_dsp_1_U352 fmul_32ns_32ns_32_4_max_dsp_1_U546 fmul_32ns_32ns_32_4_max_dsp_1_U547 fadd_32ns_32ns_32_7_full_dsp_1_U353 fmul_32ns_32ns_32_4_max_dsp_1_U548 fmul_32ns_32ns_32_4_max_dsp_1_U549 fadd_32ns_32ns_32_7_full_dsp_1_U354 fmul_32ns_32ns_32_4_max_dsp_1_U550 fmul_32ns_32ns_32_4_max_dsp_1_U551 fadd_32ns_32ns_32_7_full_dsp_1_U355 fmul_32ns_32ns_32_4_max_dsp_1_U552 fmul_32ns_32ns_32_4_max_dsp_1_U553 fadd_32ns_32ns_32_7_full_dsp_1_U356 fmul_32ns_32ns_32_4_max_dsp_1_U554 fmul_32ns_32ns_32_4_max_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U357 fmul_32ns_32ns_32_4_max_dsp_1_U556 fmul_32ns_32ns_32_4_max_dsp_1_U557 fadd_32ns_32ns_32_7_full_dsp_1_U358 fmul_32ns_32ns_32_4_max_dsp_1_U558 fmul_32ns_32ns_32_4_max_dsp_1_U559 fadd_32ns_32ns_32_7_full_dsp_1_U359 fmul_32ns_32ns_32_4_max_dsp_1_U560 fmul_32ns_32ns_32_4_max_dsp_1_U561 fadd_32ns_32ns_32_7_full_dsp_1_U360 fmul_32ns_32ns_32_4_max_dsp_1_U562 fmul_32ns_32ns_32_4_max_dsp_1_U563 fadd_32ns_32ns_32_7_full_dsp_1_U361 fmul_32ns_32ns_32_4_max_dsp_1_U564 fmul_32ns_32ns_32_4_max_dsp_1_U565 fadd_32ns_32ns_32_7_full_dsp_1_U362 fmul_32ns_32ns_32_4_max_dsp_1_U566 fmul_32ns_32ns_32_4_max_dsp_1_U567 fadd_32ns_32ns_32_7_full_dsp_1_U363 fmul_32ns_32ns_32_4_max_dsp_1_U568 fmul_32ns_32ns_32_4_max_dsp_1_U569 fadd_32ns_32ns_32_7_full_dsp_1_U364 fmul_32ns_32ns_32_4_max_dsp_1_U570 fmul_32ns_32ns_32_4_max_dsp_1_U571 fadd_32ns_32ns_32_7_full_dsp_1_U365 fmul_32ns_32ns_32_4_max_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U573 fadd_32ns_32ns_32_7_full_dsp_1_U366 fmul_32ns_32ns_32_4_max_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U575 fadd_32ns_32ns_32_7_full_dsp_1_U367 fmul_32ns_32ns_32_4_max_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U368 fmul_32ns_32ns_32_4_max_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U579 fadd_32ns_32ns_32_7_full_dsp_1_U369 fmul_32ns_32ns_32_4_max_dsp_1_U580 fmul_32ns_32ns_32_4_max_dsp_1_U581 fadd_32ns_32ns_32_7_full_dsp_1_U370 fmul_32ns_32ns_32_4_max_dsp_1_U582 fmul_32ns_32ns_32_4_max_dsp_1_U583 fadd_32ns_32ns_32_7_full_dsp_1_U371 fmul_32ns_32ns_32_4_max_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U585 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U586 fmul_32ns_32ns_32_4_max_dsp_1_U587 fadd_32ns_32ns_32_7_full_dsp_1_U373 fmul_32ns_32ns_32_4_max_dsp_1_U588 fmul_32ns_32ns_32_4_max_dsp_1_U589 fadd_32ns_32ns_32_7_full_dsp_1_U374 fmul_32ns_32ns_32_4_max_dsp_1_U590 fmul_32ns_32ns_32_4_max_dsp_1_U591 fadd_32ns_32ns_32_7_full_dsp_1_U375 fmul_32ns_32ns_32_4_max_dsp_1_U592 fmul_32ns_32ns_32_4_max_dsp_1_U593 fadd_32ns_32ns_32_7_full_dsp_1_U376 fmul_32ns_32ns_32_4_max_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U595 fadd_32ns_32ns_32_7_full_dsp_1_U377 fmul_32ns_32ns_32_4_max_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U597 fadd_32ns_32ns_32_7_full_dsp_1_U378 fmul_32ns_32ns_32_4_max_dsp_1_U598 fmul_32ns_32ns_32_4_max_dsp_1_U599 fadd_32ns_32ns_32_7_full_dsp_1_U379 fmul_32ns_32ns_32_4_max_dsp_1_U600 fmul_32ns_32ns_32_4_max_dsp_1_U601 fadd_32ns_32ns_32_7_full_dsp_1_U380 fmul_32ns_32ns_32_4_max_dsp_1_U602 fmul_32ns_32ns_32_4_max_dsp_1_U603 fadd_32ns_32ns_32_7_full_dsp_1_U381 fmul_32ns_32ns_32_4_max_dsp_1_U604 fmul_32ns_32ns_32_4_max_dsp_1_U605 fadd_32ns_32ns_32_7_full_dsp_1_U382 fmul_32ns_32ns_32_4_max_dsp_1_U606 fmul_32ns_32ns_32_4_max_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U383 fmul_32ns_32ns_32_4_max_dsp_1_U608 fmul_32ns_32ns_32_4_max_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U384 fmul_32ns_32ns_32_4_max_dsp_1_U610 fmul_32ns_32ns_32_4_max_dsp_1_U611 fadd_32ns_32ns_32_7_full_dsp_1_U385 fmul_32ns_32ns_32_4_max_dsp_1_U612 fmul_32ns_32ns_32_4_max_dsp_1_U613 fadd_32ns_32ns_32_7_full_dsp_1_U386 fmul_32ns_32ns_32_4_max_dsp_1_U614 fmul_32ns_32ns_32_4_max_dsp_1_U615 fadd_32ns_32ns_32_7_full_dsp_1_U387 fmul_32ns_32ns_32_4_max_dsp_1_U616 fmul_32ns_32ns_32_4_max_dsp_1_U617 fadd_32ns_32ns_32_7_full_dsp_1_U388 fmul_32ns_32ns_32_4_max_dsp_1_U618 fmul_32ns_32ns_32_4_max_dsp_1_U619 fadd_32ns_32ns_32_7_full_dsp_1_U389 fmul_32ns_32ns_32_4_max_dsp_1_U620 fmul_32ns_32ns_32_4_max_dsp_1_U621 fadd_32ns_32ns_32_7_full_dsp_1_U390 fmul_32ns_32ns_32_4_max_dsp_1_U622 fmul_32ns_32ns_32_4_max_dsp_1_U623 fadd_32ns_32ns_32_7_full_dsp_1_U391 fmul_32ns_32ns_32_4_max_dsp_1_U624 fmul_32ns_32ns_32_4_max_dsp_1_U625 fadd_32ns_32ns_32_7_full_dsp_1_U392 fmul_32ns_32ns_32_4_max_dsp_1_U626 fmul_32ns_32ns_32_4_max_dsp_1_U627 fadd_32ns_32ns_32_7_full_dsp_1_U393 fmul_32ns_32ns_32_4_max_dsp_1_U628 fmul_32ns_32ns_32_4_max_dsp_1_U629 fadd_32ns_32ns_32_7_full_dsp_1_U394 fmul_32ns_32ns_32_4_max_dsp_1_U630 fmul_32ns_32ns_32_4_max_dsp_1_U631 fadd_32ns_32ns_32_7_full_dsp_1_U395 fmul_32ns_32ns_32_4_max_dsp_1_U632 fmul_32ns_32ns_32_4_max_dsp_1_U633 fadd_32ns_32ns_32_7_full_dsp_1_U396 fmul_32ns_32ns_32_4_max_dsp_1_U634 fmul_32ns_32ns_32_4_max_dsp_1_U635 fadd_32ns_32ns_32_7_full_dsp_1_U397 fmul_32ns_32ns_32_4_max_dsp_1_U636 fmul_32ns_32ns_32_4_max_dsp_1_U637 fadd_32ns_32ns_32_7_full_dsp_1_U398 fmul_32ns_32ns_32_4_max_dsp_1_U638 fmul_32ns_32ns_32_4_max_dsp_1_U639 fadd_32ns_32ns_32_7_full_dsp_1_U399 add_ln973_fu_6980_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_2mm_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3</Name>
            <Loops>
                <VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.406</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119718</Best-caseLatency>
                    <Average-caseLatency>119718</Average-caseLatency>
                    <Worst-caseLatency>119718</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.399 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.399 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.399 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119718</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3>
                        <Name>VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>59850</TripCount>
                        <Latency>119716</Latency>
                        <AbsoluteTimeLatency>0.399 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>2mm.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3>
                            <Name>VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>2mm.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>19808</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9693</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_3204_p2" SOURCE="2mm.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_3216_p2" SOURCE="2mm.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_3299_p2" SOURCE="2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U121" SOURCE="2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_12_4_1_U122" SOURCE="2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_12_4_1_U122" SOURCE="2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U123" SOURCE="2mm.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U121" SOURCE="2mm.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U123" SOURCE="2mm.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_3334_p2" SOURCE="2mm.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2_VITIS_LOOP_66_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_3240_p2" SOURCE="2mm.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_2mm_Pipeline_VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6</Name>
            <Loops>
                <VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125429</Best-caseLatency>
                    <Average-caseLatency>125429</Average-caseLatency>
                    <Worst-caseLatency>125429</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.418 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.418 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.418 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125429</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6>
                        <Name>VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>62700</TripCount>
                        <Latency>125427</Latency>
                        <AbsoluteTimeLatency>0.418 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>2mm.cpp:575</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6>
                            <Name>VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>2mm.cpp:574</SourceLocation>
                        </VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>25705</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>15463</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln573_1_fu_4521_p2" SOURCE="2mm.cpp:573" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln573_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln573_fu_4530_p2" SOURCE="2mm.cpp:573" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln574_fu_4619_p2" SOURCE="2mm.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_5ns_5ns_12_4_1_U273" SOURCE="2mm.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U248" SOURCE="2mm.cpp:573" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U274" SOURCE="2mm.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U274" SOURCE="2mm.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U275" SOURCE="2mm.cpp:657" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_5ns_5ns_12_4_1_U273" SOURCE="2mm.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U275" SOURCE="2mm.cpp:657" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_fu_4683_p2" SOURCE="2mm.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_573_4_VITIS_LOOP_574_5_VITIS_LOOP_575_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln574_1_fu_4560_p2" SOURCE="2mm.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln574_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_2mm_Pipeline_VITIS_LOOP_972_7_VITIS_LOOP_973_8</Name>
            <Loops>
                <VITIS_LOOP_972_7_VITIS_LOOP_973_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>347</Best-caseLatency>
                    <Average-caseLatency>347</Average-caseLatency>
                    <Worst-caseLatency>347</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.156 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.156 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.156 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>347</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_972_7_VITIS_LOOP_973_8>
                        <Name>VITIS_LOOP_972_7_VITIS_LOOP_973_8</Name>
                        <Slack>2.43</Slack>
                        <TripCount>330</TripCount>
                        <Latency>345</Latency>
                        <AbsoluteTimeLatency>1.149 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_972_7_VITIS_LOOP_973_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>2mm.cpp:973</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_972_7_VITIS_LOOP_973_8>
                            <Name>VITIS_LOOP_972_7_VITIS_LOOP_973_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>2mm.cpp:972</SourceLocation>
                        </VITIS_LOOP_972_7_VITIS_LOOP_973_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>661</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>64154</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>27183</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln972_1_fu_6936_p2" SOURCE="2mm.cpp:972" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln972_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln972_fu_6948_p2" SOURCE="2mm.cpp:972" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln972"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U640" SOURCE="2mm.cpp:977" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln977"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_5ns_5ns_9_4_1_U640" SOURCE="2mm.cpp:977" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln977"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U460" SOURCE="2mm.cpp:1156" STORAGESUBTYPE="" URAM="0" VARIABLE="v882"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U461" SOURCE="2mm.cpp:1158" STORAGESUBTYPE="" URAM="0" VARIABLE="v884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U462" SOURCE="2mm.cpp:1162" STORAGESUBTYPE="" URAM="0" VARIABLE="v887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U463" SOURCE="2mm.cpp:1164" STORAGESUBTYPE="" URAM="0" VARIABLE="v889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U464" SOURCE="2mm.cpp:1168" STORAGESUBTYPE="" URAM="0" VARIABLE="v892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U465" SOURCE="2mm.cpp:1170" STORAGESUBTYPE="" URAM="0" VARIABLE="v894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U466" SOURCE="2mm.cpp:1174" STORAGESUBTYPE="" URAM="0" VARIABLE="v897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U467" SOURCE="2mm.cpp:1176" STORAGESUBTYPE="" URAM="0" VARIABLE="v899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U468" SOURCE="2mm.cpp:1180" STORAGESUBTYPE="" URAM="0" VARIABLE="v902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U469" SOURCE="2mm.cpp:1182" STORAGESUBTYPE="" URAM="0" VARIABLE="v904"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U470" SOURCE="2mm.cpp:1186" STORAGESUBTYPE="" URAM="0" VARIABLE="v907"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U471" SOURCE="2mm.cpp:1188" STORAGESUBTYPE="" URAM="0" VARIABLE="v909"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U472" SOURCE="2mm.cpp:1192" STORAGESUBTYPE="" URAM="0" VARIABLE="v912"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U473" SOURCE="2mm.cpp:1194" STORAGESUBTYPE="" URAM="0" VARIABLE="v914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U474" SOURCE="2mm.cpp:1198" STORAGESUBTYPE="" URAM="0" VARIABLE="v917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U475" SOURCE="2mm.cpp:1200" STORAGESUBTYPE="" URAM="0" VARIABLE="v919"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U476" SOURCE="2mm.cpp:1204" STORAGESUBTYPE="" URAM="0" VARIABLE="v922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U477" SOURCE="2mm.cpp:1206" STORAGESUBTYPE="" URAM="0" VARIABLE="v924"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U478" SOURCE="2mm.cpp:1210" STORAGESUBTYPE="" URAM="0" VARIABLE="v927"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U479" SOURCE="2mm.cpp:1212" STORAGESUBTYPE="" URAM="0" VARIABLE="v929"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U480" SOURCE="2mm.cpp:1216" STORAGESUBTYPE="" URAM="0" VARIABLE="v932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U481" SOURCE="2mm.cpp:1218" STORAGESUBTYPE="" URAM="0" VARIABLE="v934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U482" SOURCE="2mm.cpp:1222" STORAGESUBTYPE="" URAM="0" VARIABLE="v937"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U483" SOURCE="2mm.cpp:1224" STORAGESUBTYPE="" URAM="0" VARIABLE="v939"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U484" SOURCE="2mm.cpp:1228" STORAGESUBTYPE="" URAM="0" VARIABLE="v942"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="2mm.cpp:1230" STORAGESUBTYPE="" URAM="0" VARIABLE="v944"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U486" SOURCE="2mm.cpp:1234" STORAGESUBTYPE="" URAM="0" VARIABLE="v947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U487" SOURCE="2mm.cpp:1236" STORAGESUBTYPE="" URAM="0" VARIABLE="v949"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U488" SOURCE="2mm.cpp:1240" STORAGESUBTYPE="" URAM="0" VARIABLE="v952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U489" SOURCE="2mm.cpp:1242" STORAGESUBTYPE="" URAM="0" VARIABLE="v954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U490" SOURCE="2mm.cpp:1246" STORAGESUBTYPE="" URAM="0" VARIABLE="v957"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U491" SOURCE="2mm.cpp:1248" STORAGESUBTYPE="" URAM="0" VARIABLE="v959"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U492" SOURCE="2mm.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="v962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="2mm.cpp:1254" STORAGESUBTYPE="" URAM="0" VARIABLE="v964"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="2mm.cpp:1258" STORAGESUBTYPE="" URAM="0" VARIABLE="v967"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="2mm.cpp:1260" STORAGESUBTYPE="" URAM="0" VARIABLE="v969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="2mm.cpp:1264" STORAGESUBTYPE="" URAM="0" VARIABLE="v972"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="2mm.cpp:1266" STORAGESUBTYPE="" URAM="0" VARIABLE="v974"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="2mm.cpp:1270" STORAGESUBTYPE="" URAM="0" VARIABLE="v977"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="2mm.cpp:1272" STORAGESUBTYPE="" URAM="0" VARIABLE="v979"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="2mm.cpp:1276" STORAGESUBTYPE="" URAM="0" VARIABLE="v982"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="2mm.cpp:1278" STORAGESUBTYPE="" URAM="0" VARIABLE="v984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="2mm.cpp:1282" STORAGESUBTYPE="" URAM="0" VARIABLE="v987"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="2mm.cpp:1284" STORAGESUBTYPE="" URAM="0" VARIABLE="v989"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="2mm.cpp:1288" STORAGESUBTYPE="" URAM="0" VARIABLE="v992"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="2mm.cpp:1290" STORAGESUBTYPE="" URAM="0" VARIABLE="v994"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="2mm.cpp:1294" STORAGESUBTYPE="" URAM="0" VARIABLE="v997"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="2mm.cpp:1296" STORAGESUBTYPE="" URAM="0" VARIABLE="v999"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="2mm.cpp:1300" STORAGESUBTYPE="" URAM="0" VARIABLE="v1002"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="2mm.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="v1004"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="2mm.cpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="v1007"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="2mm.cpp:1308" STORAGESUBTYPE="" URAM="0" VARIABLE="v1009"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="2mm.cpp:1312" STORAGESUBTYPE="" URAM="0" VARIABLE="v1012"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="2mm.cpp:1314" STORAGESUBTYPE="" URAM="0" VARIABLE="v1014"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="2mm.cpp:1318" STORAGESUBTYPE="" URAM="0" VARIABLE="v1017"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="2mm.cpp:1320" STORAGESUBTYPE="" URAM="0" VARIABLE="v1019"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="2mm.cpp:1324" STORAGESUBTYPE="" URAM="0" VARIABLE="v1022"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="2mm.cpp:1326" STORAGESUBTYPE="" URAM="0" VARIABLE="v1024"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="2mm.cpp:1330" STORAGESUBTYPE="" URAM="0" VARIABLE="v1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="2mm.cpp:1332" STORAGESUBTYPE="" URAM="0" VARIABLE="v1029"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="2mm.cpp:1336" STORAGESUBTYPE="" URAM="0" VARIABLE="v1032"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="2mm.cpp:1338" STORAGESUBTYPE="" URAM="0" VARIABLE="v1034"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U340" SOURCE="2mm.cpp:1339" STORAGESUBTYPE="" URAM="0" VARIABLE="v1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="2mm.cpp:1342" STORAGESUBTYPE="" URAM="0" VARIABLE="v1037"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="2mm.cpp:1344" STORAGESUBTYPE="" URAM="0" VARIABLE="v1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U341" SOURCE="2mm.cpp:1345" STORAGESUBTYPE="" URAM="0" VARIABLE="v1040"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="2mm.cpp:1348" STORAGESUBTYPE="" URAM="0" VARIABLE="v1042"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="2mm.cpp:1350" STORAGESUBTYPE="" URAM="0" VARIABLE="v1044"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U342" SOURCE="2mm.cpp:1351" STORAGESUBTYPE="" URAM="0" VARIABLE="v1045"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="2mm.cpp:1354" STORAGESUBTYPE="" URAM="0" VARIABLE="v1047"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="2mm.cpp:1356" STORAGESUBTYPE="" URAM="0" VARIABLE="v1049"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U343" SOURCE="2mm.cpp:1357" STORAGESUBTYPE="" URAM="0" VARIABLE="v1050"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="2mm.cpp:1360" STORAGESUBTYPE="" URAM="0" VARIABLE="v1052"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="2mm.cpp:1362" STORAGESUBTYPE="" URAM="0" VARIABLE="v1054"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="2mm.cpp:1363" STORAGESUBTYPE="" URAM="0" VARIABLE="v1055"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U530" SOURCE="2mm.cpp:1366" STORAGESUBTYPE="" URAM="0" VARIABLE="v1057"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U531" SOURCE="2mm.cpp:1368" STORAGESUBTYPE="" URAM="0" VARIABLE="v1059"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U345" SOURCE="2mm.cpp:1369" STORAGESUBTYPE="" URAM="0" VARIABLE="v1060"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U532" SOURCE="2mm.cpp:1372" STORAGESUBTYPE="" URAM="0" VARIABLE="v1062"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U533" SOURCE="2mm.cpp:1374" STORAGESUBTYPE="" URAM="0" VARIABLE="v1064"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U346" SOURCE="2mm.cpp:1375" STORAGESUBTYPE="" URAM="0" VARIABLE="v1065"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U534" SOURCE="2mm.cpp:1378" STORAGESUBTYPE="" URAM="0" VARIABLE="v1067"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U535" SOURCE="2mm.cpp:1380" STORAGESUBTYPE="" URAM="0" VARIABLE="v1069"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U347" SOURCE="2mm.cpp:1381" STORAGESUBTYPE="" URAM="0" VARIABLE="v1070"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U536" SOURCE="2mm.cpp:1384" STORAGESUBTYPE="" URAM="0" VARIABLE="v1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U537" SOURCE="2mm.cpp:1386" STORAGESUBTYPE="" URAM="0" VARIABLE="v1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U348" SOURCE="2mm.cpp:1387" STORAGESUBTYPE="" URAM="0" VARIABLE="v1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U538" SOURCE="2mm.cpp:1390" STORAGESUBTYPE="" URAM="0" VARIABLE="v1077"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U539" SOURCE="2mm.cpp:1392" STORAGESUBTYPE="" URAM="0" VARIABLE="v1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U349" SOURCE="2mm.cpp:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="v1080"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U540" SOURCE="2mm.cpp:1396" STORAGESUBTYPE="" URAM="0" VARIABLE="v1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="2mm.cpp:1398" STORAGESUBTYPE="" URAM="0" VARIABLE="v1084"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U350" SOURCE="2mm.cpp:1399" STORAGESUBTYPE="" URAM="0" VARIABLE="v1085"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="2mm.cpp:1402" STORAGESUBTYPE="" URAM="0" VARIABLE="v1087"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="2mm.cpp:1404" STORAGESUBTYPE="" URAM="0" VARIABLE="v1089"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U351" SOURCE="2mm.cpp:1405" STORAGESUBTYPE="" URAM="0" VARIABLE="v1090"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="2mm.cpp:1408" STORAGESUBTYPE="" URAM="0" VARIABLE="v1092"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="2mm.cpp:1410" STORAGESUBTYPE="" URAM="0" VARIABLE="v1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U352" SOURCE="2mm.cpp:1411" STORAGESUBTYPE="" URAM="0" VARIABLE="v1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="2mm.cpp:1414" STORAGESUBTYPE="" URAM="0" VARIABLE="v1097"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="2mm.cpp:1416" STORAGESUBTYPE="" URAM="0" VARIABLE="v1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U353" SOURCE="2mm.cpp:1417" STORAGESUBTYPE="" URAM="0" VARIABLE="v1100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="2mm.cpp:1420" STORAGESUBTYPE="" URAM="0" VARIABLE="v1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="2mm.cpp:1422" STORAGESUBTYPE="" URAM="0" VARIABLE="v1104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U354" SOURCE="2mm.cpp:1423" STORAGESUBTYPE="" URAM="0" VARIABLE="v1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="2mm.cpp:1426" STORAGESUBTYPE="" URAM="0" VARIABLE="v1107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="2mm.cpp:1428" STORAGESUBTYPE="" URAM="0" VARIABLE="v1109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U355" SOURCE="2mm.cpp:1429" STORAGESUBTYPE="" URAM="0" VARIABLE="v1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="2mm.cpp:1432" STORAGESUBTYPE="" URAM="0" VARIABLE="v1112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="2mm.cpp:1434" STORAGESUBTYPE="" URAM="0" VARIABLE="v1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U356" SOURCE="2mm.cpp:1435" STORAGESUBTYPE="" URAM="0" VARIABLE="v1115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="2mm.cpp:1438" STORAGESUBTYPE="" URAM="0" VARIABLE="v1117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="2mm.cpp:1440" STORAGESUBTYPE="" URAM="0" VARIABLE="v1119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U357" SOURCE="2mm.cpp:1441" STORAGESUBTYPE="" URAM="0" VARIABLE="v1120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="2mm.cpp:1444" STORAGESUBTYPE="" URAM="0" VARIABLE="v1122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="2mm.cpp:1446" STORAGESUBTYPE="" URAM="0" VARIABLE="v1124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U358" SOURCE="2mm.cpp:1447" STORAGESUBTYPE="" URAM="0" VARIABLE="v1125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="2mm.cpp:1450" STORAGESUBTYPE="" URAM="0" VARIABLE="v1127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="2mm.cpp:1452" STORAGESUBTYPE="" URAM="0" VARIABLE="v1129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U359" SOURCE="2mm.cpp:1453" STORAGESUBTYPE="" URAM="0" VARIABLE="v1130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="2mm.cpp:1456" STORAGESUBTYPE="" URAM="0" VARIABLE="v1132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="2mm.cpp:1458" STORAGESUBTYPE="" URAM="0" VARIABLE="v1134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U360" SOURCE="2mm.cpp:1459" STORAGESUBTYPE="" URAM="0" VARIABLE="v1135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="2mm.cpp:1462" STORAGESUBTYPE="" URAM="0" VARIABLE="v1137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="2mm.cpp:1464" STORAGESUBTYPE="" URAM="0" VARIABLE="v1139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U361" SOURCE="2mm.cpp:1465" STORAGESUBTYPE="" URAM="0" VARIABLE="v1140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="2mm.cpp:1468" STORAGESUBTYPE="" URAM="0" VARIABLE="v1142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="2mm.cpp:1470" STORAGESUBTYPE="" URAM="0" VARIABLE="v1144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U362" SOURCE="2mm.cpp:1471" STORAGESUBTYPE="" URAM="0" VARIABLE="v1145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="2mm.cpp:1474" STORAGESUBTYPE="" URAM="0" VARIABLE="v1147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="2mm.cpp:1476" STORAGESUBTYPE="" URAM="0" VARIABLE="v1149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U363" SOURCE="2mm.cpp:1477" STORAGESUBTYPE="" URAM="0" VARIABLE="v1150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U568" SOURCE="2mm.cpp:1480" STORAGESUBTYPE="" URAM="0" VARIABLE="v1152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U569" SOURCE="2mm.cpp:1482" STORAGESUBTYPE="" URAM="0" VARIABLE="v1154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U364" SOURCE="2mm.cpp:1483" STORAGESUBTYPE="" URAM="0" VARIABLE="v1155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U570" SOURCE="2mm.cpp:1486" STORAGESUBTYPE="" URAM="0" VARIABLE="v1157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U571" SOURCE="2mm.cpp:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="v1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U365" SOURCE="2mm.cpp:1489" STORAGESUBTYPE="" URAM="0" VARIABLE="v1160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U572" SOURCE="2mm.cpp:1492" STORAGESUBTYPE="" URAM="0" VARIABLE="v1162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U573" SOURCE="2mm.cpp:1494" STORAGESUBTYPE="" URAM="0" VARIABLE="v1164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U366" SOURCE="2mm.cpp:1495" STORAGESUBTYPE="" URAM="0" VARIABLE="v1165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U574" SOURCE="2mm.cpp:1498" STORAGESUBTYPE="" URAM="0" VARIABLE="v1167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U575" SOURCE="2mm.cpp:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="v1169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U367" SOURCE="2mm.cpp:1501" STORAGESUBTYPE="" URAM="0" VARIABLE="v1170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U576" SOURCE="2mm.cpp:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="v1172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="2mm.cpp:1506" STORAGESUBTYPE="" URAM="0" VARIABLE="v1174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U368" SOURCE="2mm.cpp:1507" STORAGESUBTYPE="" URAM="0" VARIABLE="v1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U578" SOURCE="2mm.cpp:1510" STORAGESUBTYPE="" URAM="0" VARIABLE="v1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U579" SOURCE="2mm.cpp:1512" STORAGESUBTYPE="" URAM="0" VARIABLE="v1179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U369" SOURCE="2mm.cpp:1513" STORAGESUBTYPE="" URAM="0" VARIABLE="v1180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U580" SOURCE="2mm.cpp:1516" STORAGESUBTYPE="" URAM="0" VARIABLE="v1182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U581" SOURCE="2mm.cpp:1518" STORAGESUBTYPE="" URAM="0" VARIABLE="v1184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U370" SOURCE="2mm.cpp:1519" STORAGESUBTYPE="" URAM="0" VARIABLE="v1185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U582" SOURCE="2mm.cpp:1522" STORAGESUBTYPE="" URAM="0" VARIABLE="v1187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U583" SOURCE="2mm.cpp:1524" STORAGESUBTYPE="" URAM="0" VARIABLE="v1189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U371" SOURCE="2mm.cpp:1525" STORAGESUBTYPE="" URAM="0" VARIABLE="v1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U584" SOURCE="2mm.cpp:1528" STORAGESUBTYPE="" URAM="0" VARIABLE="v1192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U585" SOURCE="2mm.cpp:1530" STORAGESUBTYPE="" URAM="0" VARIABLE="v1194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="2mm.cpp:1531" STORAGESUBTYPE="" URAM="0" VARIABLE="v1195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U586" SOURCE="2mm.cpp:1534" STORAGESUBTYPE="" URAM="0" VARIABLE="v1197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U587" SOURCE="2mm.cpp:1536" STORAGESUBTYPE="" URAM="0" VARIABLE="v1199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U373" SOURCE="2mm.cpp:1537" STORAGESUBTYPE="" URAM="0" VARIABLE="v1200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U588" SOURCE="2mm.cpp:1540" STORAGESUBTYPE="" URAM="0" VARIABLE="v1202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U589" SOURCE="2mm.cpp:1542" STORAGESUBTYPE="" URAM="0" VARIABLE="v1204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U374" SOURCE="2mm.cpp:1543" STORAGESUBTYPE="" URAM="0" VARIABLE="v1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U590" SOURCE="2mm.cpp:1546" STORAGESUBTYPE="" URAM="0" VARIABLE="v1207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U591" SOURCE="2mm.cpp:1548" STORAGESUBTYPE="" URAM="0" VARIABLE="v1209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U375" SOURCE="2mm.cpp:1549" STORAGESUBTYPE="" URAM="0" VARIABLE="v1210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U592" SOURCE="2mm.cpp:1552" STORAGESUBTYPE="" URAM="0" VARIABLE="v1212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="2mm.cpp:1554" STORAGESUBTYPE="" URAM="0" VARIABLE="v1214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U376" SOURCE="2mm.cpp:1555" STORAGESUBTYPE="" URAM="0" VARIABLE="v1215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="2mm.cpp:1558" STORAGESUBTYPE="" URAM="0" VARIABLE="v1217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="2mm.cpp:1560" STORAGESUBTYPE="" URAM="0" VARIABLE="v1219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U377" SOURCE="2mm.cpp:1561" STORAGESUBTYPE="" URAM="0" VARIABLE="v1220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="2mm.cpp:1564" STORAGESUBTYPE="" URAM="0" VARIABLE="v1222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U597" SOURCE="2mm.cpp:1566" STORAGESUBTYPE="" URAM="0" VARIABLE="v1224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U378" SOURCE="2mm.cpp:1567" STORAGESUBTYPE="" URAM="0" VARIABLE="v1225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U598" SOURCE="2mm.cpp:1570" STORAGESUBTYPE="" URAM="0" VARIABLE="v1227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U599" SOURCE="2mm.cpp:1572" STORAGESUBTYPE="" URAM="0" VARIABLE="v1229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U379" SOURCE="2mm.cpp:1573" STORAGESUBTYPE="" URAM="0" VARIABLE="v1230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U600" SOURCE="2mm.cpp:1576" STORAGESUBTYPE="" URAM="0" VARIABLE="v1232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U601" SOURCE="2mm.cpp:1578" STORAGESUBTYPE="" URAM="0" VARIABLE="v1234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U380" SOURCE="2mm.cpp:1579" STORAGESUBTYPE="" URAM="0" VARIABLE="v1235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U602" SOURCE="2mm.cpp:1582" STORAGESUBTYPE="" URAM="0" VARIABLE="v1237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U603" SOURCE="2mm.cpp:1584" STORAGESUBTYPE="" URAM="0" VARIABLE="v1239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U381" SOURCE="2mm.cpp:1585" STORAGESUBTYPE="" URAM="0" VARIABLE="v1240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U604" SOURCE="2mm.cpp:1588" STORAGESUBTYPE="" URAM="0" VARIABLE="v1242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U605" SOURCE="2mm.cpp:1590" STORAGESUBTYPE="" URAM="0" VARIABLE="v1244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U382" SOURCE="2mm.cpp:1591" STORAGESUBTYPE="" URAM="0" VARIABLE="v1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U606" SOURCE="2mm.cpp:1594" STORAGESUBTYPE="" URAM="0" VARIABLE="v1247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U607" SOURCE="2mm.cpp:1596" STORAGESUBTYPE="" URAM="0" VARIABLE="v1249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U383" SOURCE="2mm.cpp:1597" STORAGESUBTYPE="" URAM="0" VARIABLE="v1250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U608" SOURCE="2mm.cpp:1600" STORAGESUBTYPE="" URAM="0" VARIABLE="v1252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U609" SOURCE="2mm.cpp:1602" STORAGESUBTYPE="" URAM="0" VARIABLE="v1254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U384" SOURCE="2mm.cpp:1603" STORAGESUBTYPE="" URAM="0" VARIABLE="v1255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U610" SOURCE="2mm.cpp:1606" STORAGESUBTYPE="" URAM="0" VARIABLE="v1257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U611" SOURCE="2mm.cpp:1608" STORAGESUBTYPE="" URAM="0" VARIABLE="v1259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U385" SOURCE="2mm.cpp:1609" STORAGESUBTYPE="" URAM="0" VARIABLE="v1260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U612" SOURCE="2mm.cpp:1612" STORAGESUBTYPE="" URAM="0" VARIABLE="v1262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U613" SOURCE="2mm.cpp:1614" STORAGESUBTYPE="" URAM="0" VARIABLE="v1264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U386" SOURCE="2mm.cpp:1615" STORAGESUBTYPE="" URAM="0" VARIABLE="v1265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U614" SOURCE="2mm.cpp:1618" STORAGESUBTYPE="" URAM="0" VARIABLE="v1267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U615" SOURCE="2mm.cpp:1620" STORAGESUBTYPE="" URAM="0" VARIABLE="v1269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U387" SOURCE="2mm.cpp:1621" STORAGESUBTYPE="" URAM="0" VARIABLE="v1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U616" SOURCE="2mm.cpp:1624" STORAGESUBTYPE="" URAM="0" VARIABLE="v1272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U617" SOURCE="2mm.cpp:1626" STORAGESUBTYPE="" URAM="0" VARIABLE="v1274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U388" SOURCE="2mm.cpp:1627" STORAGESUBTYPE="" URAM="0" VARIABLE="v1275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U618" SOURCE="2mm.cpp:1630" STORAGESUBTYPE="" URAM="0" VARIABLE="v1277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U619" SOURCE="2mm.cpp:1632" STORAGESUBTYPE="" URAM="0" VARIABLE="v1279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U389" SOURCE="2mm.cpp:1633" STORAGESUBTYPE="" URAM="0" VARIABLE="v1280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U620" SOURCE="2mm.cpp:1636" STORAGESUBTYPE="" URAM="0" VARIABLE="v1282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U621" SOURCE="2mm.cpp:1638" STORAGESUBTYPE="" URAM="0" VARIABLE="v1284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U390" SOURCE="2mm.cpp:1639" STORAGESUBTYPE="" URAM="0" VARIABLE="v1285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U622" SOURCE="2mm.cpp:1642" STORAGESUBTYPE="" URAM="0" VARIABLE="v1287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U623" SOURCE="2mm.cpp:1644" STORAGESUBTYPE="" URAM="0" VARIABLE="v1289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U391" SOURCE="2mm.cpp:1645" STORAGESUBTYPE="" URAM="0" VARIABLE="v1290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U624" SOURCE="2mm.cpp:1648" STORAGESUBTYPE="" URAM="0" VARIABLE="v1292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U625" SOURCE="2mm.cpp:1650" STORAGESUBTYPE="" URAM="0" VARIABLE="v1294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U392" SOURCE="2mm.cpp:1651" STORAGESUBTYPE="" URAM="0" VARIABLE="v1295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U626" SOURCE="2mm.cpp:1654" STORAGESUBTYPE="" URAM="0" VARIABLE="v1297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U627" SOURCE="2mm.cpp:1656" STORAGESUBTYPE="" URAM="0" VARIABLE="v1299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U393" SOURCE="2mm.cpp:1657" STORAGESUBTYPE="" URAM="0" VARIABLE="v1300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U628" SOURCE="2mm.cpp:1660" STORAGESUBTYPE="" URAM="0" VARIABLE="v1302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U629" SOURCE="2mm.cpp:1662" STORAGESUBTYPE="" URAM="0" VARIABLE="v1304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U394" SOURCE="2mm.cpp:1663" STORAGESUBTYPE="" URAM="0" VARIABLE="v1305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U630" SOURCE="2mm.cpp:1666" STORAGESUBTYPE="" URAM="0" VARIABLE="v1307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U631" SOURCE="2mm.cpp:1668" STORAGESUBTYPE="" URAM="0" VARIABLE="v1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U395" SOURCE="2mm.cpp:1669" STORAGESUBTYPE="" URAM="0" VARIABLE="v1310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U632" SOURCE="2mm.cpp:1672" STORAGESUBTYPE="" URAM="0" VARIABLE="v1312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U633" SOURCE="2mm.cpp:1674" STORAGESUBTYPE="" URAM="0" VARIABLE="v1314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U396" SOURCE="2mm.cpp:1675" STORAGESUBTYPE="" URAM="0" VARIABLE="v1315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U634" SOURCE="2mm.cpp:1678" STORAGESUBTYPE="" URAM="0" VARIABLE="v1317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U635" SOURCE="2mm.cpp:1680" STORAGESUBTYPE="" URAM="0" VARIABLE="v1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U397" SOURCE="2mm.cpp:1681" STORAGESUBTYPE="" URAM="0" VARIABLE="v1320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U636" SOURCE="2mm.cpp:1684" STORAGESUBTYPE="" URAM="0" VARIABLE="v1322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U637" SOURCE="2mm.cpp:1686" STORAGESUBTYPE="" URAM="0" VARIABLE="v1324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U398" SOURCE="2mm.cpp:1687" STORAGESUBTYPE="" URAM="0" VARIABLE="v1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U638" SOURCE="2mm.cpp:1690" STORAGESUBTYPE="" URAM="0" VARIABLE="v1327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U639" SOURCE="2mm.cpp:1692" STORAGESUBTYPE="" URAM="0" VARIABLE="v1329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U399" SOURCE="2mm.cpp:1693" STORAGESUBTYPE="" URAM="0" VARIABLE="v1330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_972_7_VITIS_LOOP_973_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln973_fu_6980_p2" SOURCE="2mm.cpp:973" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln973"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_2mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>245499</Best-caseLatency>
                    <Average-caseLatency>245499</Average-caseLatency>
                    <Worst-caseLatency>245499</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.818 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.818 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.818 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>245500</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>2mm.cpp:972</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>967</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>137512</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>85724</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v2_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_0_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v3_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_0_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_10_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_11_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v4" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v4_0_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_0_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_1_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_2_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_3_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_4_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_5_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_6_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_7_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_8_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_9_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_10_9_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_0_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_1_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_2_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_3_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_4_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_5_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_6_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_7_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_8_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="v4_11_9_PORTA" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v5" index="5" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="v5" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v6" index="6" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="v6" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v7" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v7_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_0_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_1_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_2_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_3_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_4_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_5_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_6_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_7_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_8_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_9_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_10_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v7_11_9_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v8" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v8_0_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_0_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_1_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_2_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_3_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_4_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_5_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_6_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_7_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_8_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_9_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_10_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v8_11_9_PORTA" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v5" access="W" description="Data signal of v5" range="32">
                    <fields>
                        <field offset="0" width="32" name="v5" access="W" description="Bit 31 to 0 of v5"/>
                    </fields>
                </register>
                <register offset="0x18" name="v6" access="W" description="Data signal of v6" range="32">
                    <fields>
                        <field offset="0" width="32" name="v6" access="W" description="Bit 31 to 0 of v6"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v5"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_EN_A">EN</portMap>
                <portMap portMapName="v0_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_Addr_A</port>
                <port>v0_0_Clk_A</port>
                <port>v0_0_Din_A</port>
                <port>v0_0_Dout_A</port>
                <port>v0_0_EN_A</port>
                <port>v0_0_Rst_A</port>
                <port>v0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_EN_A">EN</portMap>
                <portMap portMapName="v0_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_Addr_A</port>
                <port>v0_1_Clk_A</port>
                <port>v0_1_Din_A</port>
                <port>v0_1_Dout_A</port>
                <port>v0_1_EN_A</port>
                <port>v0_1_Rst_A</port>
                <port>v0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_EN_A">EN</portMap>
                <portMap portMapName="v0_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_Addr_A</port>
                <port>v0_2_Clk_A</port>
                <port>v0_2_Din_A</port>
                <port>v0_2_Dout_A</port>
                <port>v0_2_EN_A</port>
                <port>v0_2_Rst_A</port>
                <port>v0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_EN_A">EN</portMap>
                <portMap portMapName="v0_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_Addr_A</port>
                <port>v0_3_Clk_A</port>
                <port>v0_3_Din_A</port>
                <port>v0_3_Dout_A</port>
                <port>v0_3_EN_A</port>
                <port>v0_3_Rst_A</port>
                <port>v0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_EN_A">EN</portMap>
                <portMap portMapName="v0_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_Addr_A</port>
                <port>v0_4_Clk_A</port>
                <port>v0_4_Din_A</port>
                <port>v0_4_Dout_A</port>
                <port>v0_4_EN_A</port>
                <port>v0_4_Rst_A</port>
                <port>v0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_EN_A">EN</portMap>
                <portMap portMapName="v0_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_Addr_A</port>
                <port>v0_5_Clk_A</port>
                <port>v0_5_Din_A</port>
                <port>v0_5_Dout_A</port>
                <port>v0_5_EN_A</port>
                <port>v0_5_Rst_A</port>
                <port>v0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_EN_A">EN</portMap>
                <portMap portMapName="v0_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_Addr_A</port>
                <port>v0_6_Clk_A</port>
                <port>v0_6_Din_A</port>
                <port>v0_6_Dout_A</port>
                <port>v0_6_EN_A</port>
                <port>v0_6_Rst_A</port>
                <port>v0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_EN_A">EN</portMap>
                <portMap portMapName="v0_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_Addr_A</port>
                <port>v0_7_Clk_A</port>
                <port>v0_7_Din_A</port>
                <port>v0_7_Dout_A</port>
                <port>v0_7_EN_A</port>
                <port>v0_7_Rst_A</port>
                <port>v0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_EN_A">EN</portMap>
                <portMap portMapName="v0_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_Addr_A</port>
                <port>v0_8_Clk_A</port>
                <port>v0_8_Din_A</port>
                <port>v0_8_Dout_A</port>
                <port>v0_8_EN_A</port>
                <port>v0_8_Rst_A</port>
                <port>v0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_EN_A">EN</portMap>
                <portMap portMapName="v0_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_Addr_A</port>
                <port>v0_9_Clk_A</port>
                <port>v0_9_Din_A</port>
                <port>v0_9_Dout_A</port>
                <port>v0_9_EN_A</port>
                <port>v0_9_Rst_A</port>
                <port>v0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_EN_A">EN</portMap>
                <portMap portMapName="v0_10_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_Addr_A</port>
                <port>v0_10_Clk_A</port>
                <port>v0_10_Din_A</port>
                <port>v0_10_Dout_A</port>
                <port>v0_10_EN_A</port>
                <port>v0_10_Rst_A</port>
                <port>v0_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_EN_A">EN</portMap>
                <portMap portMapName="v0_11_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_Addr_A</port>
                <port>v0_11_Clk_A</port>
                <port>v0_11_Din_A</port>
                <port>v0_11_Dout_A</port>
                <port>v0_11_EN_A</port>
                <port>v0_11_Rst_A</port>
                <port>v0_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_0_EN_A">EN</portMap>
                <portMap portMapName="v1_0_WEN_A">WE</portMap>
                <portMap portMapName="v1_0_Din_A">DIN</portMap>
                <portMap portMapName="v1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_0_Addr_A</port>
                <port>v1_0_Clk_A</port>
                <port>v1_0_Din_A</port>
                <port>v1_0_Dout_A</port>
                <port>v1_0_EN_A</port>
                <port>v1_0_Rst_A</port>
                <port>v1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_1_EN_A">EN</portMap>
                <portMap portMapName="v1_1_WEN_A">WE</portMap>
                <portMap portMapName="v1_1_Din_A">DIN</portMap>
                <portMap portMapName="v1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_1_Addr_A</port>
                <port>v1_1_Clk_A</port>
                <port>v1_1_Din_A</port>
                <port>v1_1_Dout_A</port>
                <port>v1_1_EN_A</port>
                <port>v1_1_Rst_A</port>
                <port>v1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_2_EN_A">EN</portMap>
                <portMap portMapName="v1_2_WEN_A">WE</portMap>
                <portMap portMapName="v1_2_Din_A">DIN</portMap>
                <portMap portMapName="v1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_2_Addr_A</port>
                <port>v1_2_Clk_A</port>
                <port>v1_2_Din_A</port>
                <port>v1_2_Dout_A</port>
                <port>v1_2_EN_A</port>
                <port>v1_2_Rst_A</port>
                <port>v1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_3_EN_A">EN</portMap>
                <portMap portMapName="v1_3_WEN_A">WE</portMap>
                <portMap portMapName="v1_3_Din_A">DIN</portMap>
                <portMap portMapName="v1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_3_Addr_A</port>
                <port>v1_3_Clk_A</port>
                <port>v1_3_Din_A</port>
                <port>v1_3_Dout_A</port>
                <port>v1_3_EN_A</port>
                <port>v1_3_Rst_A</port>
                <port>v1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_4_EN_A">EN</portMap>
                <portMap portMapName="v1_4_WEN_A">WE</portMap>
                <portMap portMapName="v1_4_Din_A">DIN</portMap>
                <portMap portMapName="v1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_4_Addr_A</port>
                <port>v1_4_Clk_A</port>
                <port>v1_4_Din_A</port>
                <port>v1_4_Dout_A</port>
                <port>v1_4_EN_A</port>
                <port>v1_4_Rst_A</port>
                <port>v1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_5_EN_A">EN</portMap>
                <portMap portMapName="v1_5_WEN_A">WE</portMap>
                <portMap portMapName="v1_5_Din_A">DIN</portMap>
                <portMap portMapName="v1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_5_Addr_A</port>
                <port>v1_5_Clk_A</port>
                <port>v1_5_Din_A</port>
                <port>v1_5_Dout_A</port>
                <port>v1_5_EN_A</port>
                <port>v1_5_Rst_A</port>
                <port>v1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_6_EN_A">EN</portMap>
                <portMap portMapName="v1_6_WEN_A">WE</portMap>
                <portMap portMapName="v1_6_Din_A">DIN</portMap>
                <portMap portMapName="v1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_6_Addr_A</port>
                <port>v1_6_Clk_A</port>
                <port>v1_6_Din_A</port>
                <port>v1_6_Dout_A</port>
                <port>v1_6_EN_A</port>
                <port>v1_6_Rst_A</port>
                <port>v1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_7_EN_A">EN</portMap>
                <portMap portMapName="v1_7_WEN_A">WE</portMap>
                <portMap portMapName="v1_7_Din_A">DIN</portMap>
                <portMap portMapName="v1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_7_Addr_A</port>
                <port>v1_7_Clk_A</port>
                <port>v1_7_Din_A</port>
                <port>v1_7_Dout_A</port>
                <port>v1_7_EN_A</port>
                <port>v1_7_Rst_A</port>
                <port>v1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_8_EN_A">EN</portMap>
                <portMap portMapName="v1_8_WEN_A">WE</portMap>
                <portMap portMapName="v1_8_Din_A">DIN</portMap>
                <portMap portMapName="v1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_8_Addr_A</port>
                <port>v1_8_Clk_A</port>
                <port>v1_8_Din_A</port>
                <port>v1_8_Dout_A</port>
                <port>v1_8_EN_A</port>
                <port>v1_8_Rst_A</port>
                <port>v1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_9_EN_A">EN</portMap>
                <portMap portMapName="v1_9_WEN_A">WE</portMap>
                <portMap portMapName="v1_9_Din_A">DIN</portMap>
                <portMap portMapName="v1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_9_Addr_A</port>
                <port>v1_9_Clk_A</port>
                <port>v1_9_Din_A</port>
                <port>v1_9_Dout_A</port>
                <port>v1_9_EN_A</port>
                <port>v1_9_Rst_A</port>
                <port>v1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_0_EN_A">EN</portMap>
                <portMap portMapName="v2_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_0_Addr_A</port>
                <port>v2_0_0_Clk_A</port>
                <port>v2_0_0_Din_A</port>
                <port>v2_0_0_Dout_A</port>
                <port>v2_0_0_EN_A</port>
                <port>v2_0_0_Rst_A</port>
                <port>v2_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_1_EN_A">EN</portMap>
                <portMap portMapName="v2_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_1_Addr_A</port>
                <port>v2_0_1_Clk_A</port>
                <port>v2_0_1_Din_A</port>
                <port>v2_0_1_Dout_A</port>
                <port>v2_0_1_EN_A</port>
                <port>v2_0_1_Rst_A</port>
                <port>v2_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_2_EN_A">EN</portMap>
                <portMap portMapName="v2_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_2_Addr_A</port>
                <port>v2_0_2_Clk_A</port>
                <port>v2_0_2_Din_A</port>
                <port>v2_0_2_Dout_A</port>
                <port>v2_0_2_EN_A</port>
                <port>v2_0_2_Rst_A</port>
                <port>v2_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_3_EN_A">EN</portMap>
                <portMap portMapName="v2_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_3_Addr_A</port>
                <port>v2_0_3_Clk_A</port>
                <port>v2_0_3_Din_A</port>
                <port>v2_0_3_Dout_A</port>
                <port>v2_0_3_EN_A</port>
                <port>v2_0_3_Rst_A</port>
                <port>v2_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_4_EN_A">EN</portMap>
                <portMap portMapName="v2_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_4_Addr_A</port>
                <port>v2_0_4_Clk_A</port>
                <port>v2_0_4_Din_A</port>
                <port>v2_0_4_Dout_A</port>
                <port>v2_0_4_EN_A</port>
                <port>v2_0_4_Rst_A</port>
                <port>v2_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_5_EN_A">EN</portMap>
                <portMap portMapName="v2_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_5_Addr_A</port>
                <port>v2_0_5_Clk_A</port>
                <port>v2_0_5_Din_A</port>
                <port>v2_0_5_Dout_A</port>
                <port>v2_0_5_EN_A</port>
                <port>v2_0_5_Rst_A</port>
                <port>v2_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_6_EN_A">EN</portMap>
                <portMap portMapName="v2_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_6_Addr_A</port>
                <port>v2_0_6_Clk_A</port>
                <port>v2_0_6_Din_A</port>
                <port>v2_0_6_Dout_A</port>
                <port>v2_0_6_EN_A</port>
                <port>v2_0_6_Rst_A</port>
                <port>v2_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_7_EN_A">EN</portMap>
                <portMap portMapName="v2_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_7_Addr_A</port>
                <port>v2_0_7_Clk_A</port>
                <port>v2_0_7_Din_A</port>
                <port>v2_0_7_Dout_A</port>
                <port>v2_0_7_EN_A</port>
                <port>v2_0_7_Rst_A</port>
                <port>v2_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_8_EN_A">EN</portMap>
                <portMap portMapName="v2_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_8_Addr_A</port>
                <port>v2_0_8_Clk_A</port>
                <port>v2_0_8_Din_A</port>
                <port>v2_0_8_Dout_A</port>
                <port>v2_0_8_EN_A</port>
                <port>v2_0_8_Rst_A</port>
                <port>v2_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_9_EN_A">EN</portMap>
                <portMap portMapName="v2_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_9_Addr_A</port>
                <port>v2_0_9_Clk_A</port>
                <port>v2_0_9_Din_A</port>
                <port>v2_0_9_Dout_A</port>
                <port>v2_0_9_EN_A</port>
                <port>v2_0_9_Rst_A</port>
                <port>v2_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_0_EN_A">EN</portMap>
                <portMap portMapName="v2_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_0_Addr_A</port>
                <port>v2_1_0_Clk_A</port>
                <port>v2_1_0_Din_A</port>
                <port>v2_1_0_Dout_A</port>
                <port>v2_1_0_EN_A</port>
                <port>v2_1_0_Rst_A</port>
                <port>v2_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_1_EN_A">EN</portMap>
                <portMap portMapName="v2_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_1_Addr_A</port>
                <port>v2_1_1_Clk_A</port>
                <port>v2_1_1_Din_A</port>
                <port>v2_1_1_Dout_A</port>
                <port>v2_1_1_EN_A</port>
                <port>v2_1_1_Rst_A</port>
                <port>v2_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_2_EN_A">EN</portMap>
                <portMap portMapName="v2_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_2_Addr_A</port>
                <port>v2_1_2_Clk_A</port>
                <port>v2_1_2_Din_A</port>
                <port>v2_1_2_Dout_A</port>
                <port>v2_1_2_EN_A</port>
                <port>v2_1_2_Rst_A</port>
                <port>v2_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_3_EN_A">EN</portMap>
                <portMap portMapName="v2_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_3_Addr_A</port>
                <port>v2_1_3_Clk_A</port>
                <port>v2_1_3_Din_A</port>
                <port>v2_1_3_Dout_A</port>
                <port>v2_1_3_EN_A</port>
                <port>v2_1_3_Rst_A</port>
                <port>v2_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_4_EN_A">EN</portMap>
                <portMap portMapName="v2_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_4_Addr_A</port>
                <port>v2_1_4_Clk_A</port>
                <port>v2_1_4_Din_A</port>
                <port>v2_1_4_Dout_A</port>
                <port>v2_1_4_EN_A</port>
                <port>v2_1_4_Rst_A</port>
                <port>v2_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_5_EN_A">EN</portMap>
                <portMap portMapName="v2_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_5_Addr_A</port>
                <port>v2_1_5_Clk_A</port>
                <port>v2_1_5_Din_A</port>
                <port>v2_1_5_Dout_A</port>
                <port>v2_1_5_EN_A</port>
                <port>v2_1_5_Rst_A</port>
                <port>v2_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_6_EN_A">EN</portMap>
                <portMap portMapName="v2_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_6_Addr_A</port>
                <port>v2_1_6_Clk_A</port>
                <port>v2_1_6_Din_A</port>
                <port>v2_1_6_Dout_A</port>
                <port>v2_1_6_EN_A</port>
                <port>v2_1_6_Rst_A</port>
                <port>v2_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_7_EN_A">EN</portMap>
                <portMap portMapName="v2_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_7_Addr_A</port>
                <port>v2_1_7_Clk_A</port>
                <port>v2_1_7_Din_A</port>
                <port>v2_1_7_Dout_A</port>
                <port>v2_1_7_EN_A</port>
                <port>v2_1_7_Rst_A</port>
                <port>v2_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_8_EN_A">EN</portMap>
                <portMap portMapName="v2_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_8_Addr_A</port>
                <port>v2_1_8_Clk_A</port>
                <port>v2_1_8_Din_A</port>
                <port>v2_1_8_Dout_A</port>
                <port>v2_1_8_EN_A</port>
                <port>v2_1_8_Rst_A</port>
                <port>v2_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_9_EN_A">EN</portMap>
                <portMap portMapName="v2_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_9_Addr_A</port>
                <port>v2_1_9_Clk_A</port>
                <port>v2_1_9_Din_A</port>
                <port>v2_1_9_Dout_A</port>
                <port>v2_1_9_EN_A</port>
                <port>v2_1_9_Rst_A</port>
                <port>v2_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_0_EN_A">EN</portMap>
                <portMap portMapName="v3_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_0_Addr_A</port>
                <port>v3_0_0_Clk_A</port>
                <port>v3_0_0_Din_A</port>
                <port>v3_0_0_Dout_A</port>
                <port>v3_0_0_EN_A</port>
                <port>v3_0_0_Rst_A</port>
                <port>v3_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_1_EN_A">EN</portMap>
                <portMap portMapName="v3_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_1_Addr_A</port>
                <port>v3_0_1_Clk_A</port>
                <port>v3_0_1_Din_A</port>
                <port>v3_0_1_Dout_A</port>
                <port>v3_0_1_EN_A</port>
                <port>v3_0_1_Rst_A</port>
                <port>v3_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_2_EN_A">EN</portMap>
                <portMap portMapName="v3_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_2_Addr_A</port>
                <port>v3_0_2_Clk_A</port>
                <port>v3_0_2_Din_A</port>
                <port>v3_0_2_Dout_A</port>
                <port>v3_0_2_EN_A</port>
                <port>v3_0_2_Rst_A</port>
                <port>v3_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_3_EN_A">EN</portMap>
                <portMap portMapName="v3_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_3_Addr_A</port>
                <port>v3_0_3_Clk_A</port>
                <port>v3_0_3_Din_A</port>
                <port>v3_0_3_Dout_A</port>
                <port>v3_0_3_EN_A</port>
                <port>v3_0_3_Rst_A</port>
                <port>v3_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_4_EN_A">EN</portMap>
                <portMap portMapName="v3_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_4_Addr_A</port>
                <port>v3_0_4_Clk_A</port>
                <port>v3_0_4_Din_A</port>
                <port>v3_0_4_Dout_A</port>
                <port>v3_0_4_EN_A</port>
                <port>v3_0_4_Rst_A</port>
                <port>v3_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_5_EN_A">EN</portMap>
                <portMap portMapName="v3_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_5_Addr_A</port>
                <port>v3_0_5_Clk_A</port>
                <port>v3_0_5_Din_A</port>
                <port>v3_0_5_Dout_A</port>
                <port>v3_0_5_EN_A</port>
                <port>v3_0_5_Rst_A</port>
                <port>v3_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_6_EN_A">EN</portMap>
                <portMap portMapName="v3_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_6_Addr_A</port>
                <port>v3_0_6_Clk_A</port>
                <port>v3_0_6_Din_A</port>
                <port>v3_0_6_Dout_A</port>
                <port>v3_0_6_EN_A</port>
                <port>v3_0_6_Rst_A</port>
                <port>v3_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_7_EN_A">EN</portMap>
                <portMap portMapName="v3_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_7_Addr_A</port>
                <port>v3_0_7_Clk_A</port>
                <port>v3_0_7_Din_A</port>
                <port>v3_0_7_Dout_A</port>
                <port>v3_0_7_EN_A</port>
                <port>v3_0_7_Rst_A</port>
                <port>v3_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_8_EN_A">EN</portMap>
                <portMap portMapName="v3_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_8_Addr_A</port>
                <port>v3_0_8_Clk_A</port>
                <port>v3_0_8_Din_A</port>
                <port>v3_0_8_Dout_A</port>
                <port>v3_0_8_EN_A</port>
                <port>v3_0_8_Rst_A</port>
                <port>v3_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_9_EN_A">EN</portMap>
                <portMap portMapName="v3_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_9_Addr_A</port>
                <port>v3_0_9_Clk_A</port>
                <port>v3_0_9_Din_A</port>
                <port>v3_0_9_Dout_A</port>
                <port>v3_0_9_EN_A</port>
                <port>v3_0_9_Rst_A</port>
                <port>v3_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_0_EN_A">EN</portMap>
                <portMap portMapName="v3_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_0_Addr_A</port>
                <port>v3_1_0_Clk_A</port>
                <port>v3_1_0_Din_A</port>
                <port>v3_1_0_Dout_A</port>
                <port>v3_1_0_EN_A</port>
                <port>v3_1_0_Rst_A</port>
                <port>v3_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_1_EN_A">EN</portMap>
                <portMap portMapName="v3_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_1_Addr_A</port>
                <port>v3_1_1_Clk_A</port>
                <port>v3_1_1_Din_A</port>
                <port>v3_1_1_Dout_A</port>
                <port>v3_1_1_EN_A</port>
                <port>v3_1_1_Rst_A</port>
                <port>v3_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_2_EN_A">EN</portMap>
                <portMap portMapName="v3_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_2_Addr_A</port>
                <port>v3_1_2_Clk_A</port>
                <port>v3_1_2_Din_A</port>
                <port>v3_1_2_Dout_A</port>
                <port>v3_1_2_EN_A</port>
                <port>v3_1_2_Rst_A</port>
                <port>v3_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_3_EN_A">EN</portMap>
                <portMap portMapName="v3_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_3_Addr_A</port>
                <port>v3_1_3_Clk_A</port>
                <port>v3_1_3_Din_A</port>
                <port>v3_1_3_Dout_A</port>
                <port>v3_1_3_EN_A</port>
                <port>v3_1_3_Rst_A</port>
                <port>v3_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_4_EN_A">EN</portMap>
                <portMap portMapName="v3_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_4_Addr_A</port>
                <port>v3_1_4_Clk_A</port>
                <port>v3_1_4_Din_A</port>
                <port>v3_1_4_Dout_A</port>
                <port>v3_1_4_EN_A</port>
                <port>v3_1_4_Rst_A</port>
                <port>v3_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_5_EN_A">EN</portMap>
                <portMap portMapName="v3_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_5_Addr_A</port>
                <port>v3_1_5_Clk_A</port>
                <port>v3_1_5_Din_A</port>
                <port>v3_1_5_Dout_A</port>
                <port>v3_1_5_EN_A</port>
                <port>v3_1_5_Rst_A</port>
                <port>v3_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_6_EN_A">EN</portMap>
                <portMap portMapName="v3_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_6_Addr_A</port>
                <port>v3_1_6_Clk_A</port>
                <port>v3_1_6_Din_A</port>
                <port>v3_1_6_Dout_A</port>
                <port>v3_1_6_EN_A</port>
                <port>v3_1_6_Rst_A</port>
                <port>v3_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_7_EN_A">EN</portMap>
                <portMap portMapName="v3_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_7_Addr_A</port>
                <port>v3_1_7_Clk_A</port>
                <port>v3_1_7_Din_A</port>
                <port>v3_1_7_Dout_A</port>
                <port>v3_1_7_EN_A</port>
                <port>v3_1_7_Rst_A</port>
                <port>v3_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_8_EN_A">EN</portMap>
                <portMap portMapName="v3_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_8_Addr_A</port>
                <port>v3_1_8_Clk_A</port>
                <port>v3_1_8_Din_A</port>
                <port>v3_1_8_Dout_A</port>
                <port>v3_1_8_EN_A</port>
                <port>v3_1_8_Rst_A</port>
                <port>v3_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_9_EN_A">EN</portMap>
                <portMap portMapName="v3_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_9_Addr_A</port>
                <port>v3_1_9_Clk_A</port>
                <port>v3_1_9_Din_A</port>
                <port>v3_1_9_Dout_A</port>
                <port>v3_1_9_EN_A</port>
                <port>v3_1_9_Rst_A</port>
                <port>v3_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_0_EN_A">EN</portMap>
                <portMap portMapName="v3_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_0_Addr_A</port>
                <port>v3_2_0_Clk_A</port>
                <port>v3_2_0_Din_A</port>
                <port>v3_2_0_Dout_A</port>
                <port>v3_2_0_EN_A</port>
                <port>v3_2_0_Rst_A</port>
                <port>v3_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_1_EN_A">EN</portMap>
                <portMap portMapName="v3_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_1_Addr_A</port>
                <port>v3_2_1_Clk_A</port>
                <port>v3_2_1_Din_A</port>
                <port>v3_2_1_Dout_A</port>
                <port>v3_2_1_EN_A</port>
                <port>v3_2_1_Rst_A</port>
                <port>v3_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_2_EN_A">EN</portMap>
                <portMap portMapName="v3_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_2_Addr_A</port>
                <port>v3_2_2_Clk_A</port>
                <port>v3_2_2_Din_A</port>
                <port>v3_2_2_Dout_A</port>
                <port>v3_2_2_EN_A</port>
                <port>v3_2_2_Rst_A</port>
                <port>v3_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_3_EN_A">EN</portMap>
                <portMap portMapName="v3_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_3_Addr_A</port>
                <port>v3_2_3_Clk_A</port>
                <port>v3_2_3_Din_A</port>
                <port>v3_2_3_Dout_A</port>
                <port>v3_2_3_EN_A</port>
                <port>v3_2_3_Rst_A</port>
                <port>v3_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_4_EN_A">EN</portMap>
                <portMap portMapName="v3_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_4_Addr_A</port>
                <port>v3_2_4_Clk_A</port>
                <port>v3_2_4_Din_A</port>
                <port>v3_2_4_Dout_A</port>
                <port>v3_2_4_EN_A</port>
                <port>v3_2_4_Rst_A</port>
                <port>v3_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_5_EN_A">EN</portMap>
                <portMap portMapName="v3_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_5_Addr_A</port>
                <port>v3_2_5_Clk_A</port>
                <port>v3_2_5_Din_A</port>
                <port>v3_2_5_Dout_A</port>
                <port>v3_2_5_EN_A</port>
                <port>v3_2_5_Rst_A</port>
                <port>v3_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_6_EN_A">EN</portMap>
                <portMap portMapName="v3_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_6_Addr_A</port>
                <port>v3_2_6_Clk_A</port>
                <port>v3_2_6_Din_A</port>
                <port>v3_2_6_Dout_A</port>
                <port>v3_2_6_EN_A</port>
                <port>v3_2_6_Rst_A</port>
                <port>v3_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_7_EN_A">EN</portMap>
                <portMap portMapName="v3_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_7_Addr_A</port>
                <port>v3_2_7_Clk_A</port>
                <port>v3_2_7_Din_A</port>
                <port>v3_2_7_Dout_A</port>
                <port>v3_2_7_EN_A</port>
                <port>v3_2_7_Rst_A</port>
                <port>v3_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_8_EN_A">EN</portMap>
                <portMap portMapName="v3_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_8_Addr_A</port>
                <port>v3_2_8_Clk_A</port>
                <port>v3_2_8_Din_A</port>
                <port>v3_2_8_Dout_A</port>
                <port>v3_2_8_EN_A</port>
                <port>v3_2_8_Rst_A</port>
                <port>v3_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_9_EN_A">EN</portMap>
                <portMap portMapName="v3_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_9_Addr_A</port>
                <port>v3_2_9_Clk_A</port>
                <port>v3_2_9_Din_A</port>
                <port>v3_2_9_Dout_A</port>
                <port>v3_2_9_EN_A</port>
                <port>v3_2_9_Rst_A</port>
                <port>v3_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_0_EN_A">EN</portMap>
                <portMap portMapName="v3_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_0_Addr_A</port>
                <port>v3_3_0_Clk_A</port>
                <port>v3_3_0_Din_A</port>
                <port>v3_3_0_Dout_A</port>
                <port>v3_3_0_EN_A</port>
                <port>v3_3_0_Rst_A</port>
                <port>v3_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_1_EN_A">EN</portMap>
                <portMap portMapName="v3_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_1_Addr_A</port>
                <port>v3_3_1_Clk_A</port>
                <port>v3_3_1_Din_A</port>
                <port>v3_3_1_Dout_A</port>
                <port>v3_3_1_EN_A</port>
                <port>v3_3_1_Rst_A</port>
                <port>v3_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_2_EN_A">EN</portMap>
                <portMap portMapName="v3_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_2_Addr_A</port>
                <port>v3_3_2_Clk_A</port>
                <port>v3_3_2_Din_A</port>
                <port>v3_3_2_Dout_A</port>
                <port>v3_3_2_EN_A</port>
                <port>v3_3_2_Rst_A</port>
                <port>v3_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_3_EN_A">EN</portMap>
                <portMap portMapName="v3_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_3_Addr_A</port>
                <port>v3_3_3_Clk_A</port>
                <port>v3_3_3_Din_A</port>
                <port>v3_3_3_Dout_A</port>
                <port>v3_3_3_EN_A</port>
                <port>v3_3_3_Rst_A</port>
                <port>v3_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_4_EN_A">EN</portMap>
                <portMap portMapName="v3_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_4_Addr_A</port>
                <port>v3_3_4_Clk_A</port>
                <port>v3_3_4_Din_A</port>
                <port>v3_3_4_Dout_A</port>
                <port>v3_3_4_EN_A</port>
                <port>v3_3_4_Rst_A</port>
                <port>v3_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_5_EN_A">EN</portMap>
                <portMap portMapName="v3_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_5_Addr_A</port>
                <port>v3_3_5_Clk_A</port>
                <port>v3_3_5_Din_A</port>
                <port>v3_3_5_Dout_A</port>
                <port>v3_3_5_EN_A</port>
                <port>v3_3_5_Rst_A</port>
                <port>v3_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_6_EN_A">EN</portMap>
                <portMap portMapName="v3_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_6_Addr_A</port>
                <port>v3_3_6_Clk_A</port>
                <port>v3_3_6_Din_A</port>
                <port>v3_3_6_Dout_A</port>
                <port>v3_3_6_EN_A</port>
                <port>v3_3_6_Rst_A</port>
                <port>v3_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_7_EN_A">EN</portMap>
                <portMap portMapName="v3_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_7_Addr_A</port>
                <port>v3_3_7_Clk_A</port>
                <port>v3_3_7_Din_A</port>
                <port>v3_3_7_Dout_A</port>
                <port>v3_3_7_EN_A</port>
                <port>v3_3_7_Rst_A</port>
                <port>v3_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_8_EN_A">EN</portMap>
                <portMap portMapName="v3_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_8_Addr_A</port>
                <port>v3_3_8_Clk_A</port>
                <port>v3_3_8_Din_A</port>
                <port>v3_3_8_Dout_A</port>
                <port>v3_3_8_EN_A</port>
                <port>v3_3_8_Rst_A</port>
                <port>v3_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_9_EN_A">EN</portMap>
                <portMap portMapName="v3_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_9_Addr_A</port>
                <port>v3_3_9_Clk_A</port>
                <port>v3_3_9_Din_A</port>
                <port>v3_3_9_Dout_A</port>
                <port>v3_3_9_EN_A</port>
                <port>v3_3_9_Rst_A</port>
                <port>v3_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_0_EN_A">EN</portMap>
                <portMap portMapName="v3_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_0_Addr_A</port>
                <port>v3_4_0_Clk_A</port>
                <port>v3_4_0_Din_A</port>
                <port>v3_4_0_Dout_A</port>
                <port>v3_4_0_EN_A</port>
                <port>v3_4_0_Rst_A</port>
                <port>v3_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_1_EN_A">EN</portMap>
                <portMap portMapName="v3_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_1_Addr_A</port>
                <port>v3_4_1_Clk_A</port>
                <port>v3_4_1_Din_A</port>
                <port>v3_4_1_Dout_A</port>
                <port>v3_4_1_EN_A</port>
                <port>v3_4_1_Rst_A</port>
                <port>v3_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_2_EN_A">EN</portMap>
                <portMap portMapName="v3_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_2_Addr_A</port>
                <port>v3_4_2_Clk_A</port>
                <port>v3_4_2_Din_A</port>
                <port>v3_4_2_Dout_A</port>
                <port>v3_4_2_EN_A</port>
                <port>v3_4_2_Rst_A</port>
                <port>v3_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_3_EN_A">EN</portMap>
                <portMap portMapName="v3_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_3_Addr_A</port>
                <port>v3_4_3_Clk_A</port>
                <port>v3_4_3_Din_A</port>
                <port>v3_4_3_Dout_A</port>
                <port>v3_4_3_EN_A</port>
                <port>v3_4_3_Rst_A</port>
                <port>v3_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_4_EN_A">EN</portMap>
                <portMap portMapName="v3_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_4_Addr_A</port>
                <port>v3_4_4_Clk_A</port>
                <port>v3_4_4_Din_A</port>
                <port>v3_4_4_Dout_A</port>
                <port>v3_4_4_EN_A</port>
                <port>v3_4_4_Rst_A</port>
                <port>v3_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_5_EN_A">EN</portMap>
                <portMap portMapName="v3_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_5_Addr_A</port>
                <port>v3_4_5_Clk_A</port>
                <port>v3_4_5_Din_A</port>
                <port>v3_4_5_Dout_A</port>
                <port>v3_4_5_EN_A</port>
                <port>v3_4_5_Rst_A</port>
                <port>v3_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_6_EN_A">EN</portMap>
                <portMap portMapName="v3_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_6_Addr_A</port>
                <port>v3_4_6_Clk_A</port>
                <port>v3_4_6_Din_A</port>
                <port>v3_4_6_Dout_A</port>
                <port>v3_4_6_EN_A</port>
                <port>v3_4_6_Rst_A</port>
                <port>v3_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_7_EN_A">EN</portMap>
                <portMap portMapName="v3_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_7_Addr_A</port>
                <port>v3_4_7_Clk_A</port>
                <port>v3_4_7_Din_A</port>
                <port>v3_4_7_Dout_A</port>
                <port>v3_4_7_EN_A</port>
                <port>v3_4_7_Rst_A</port>
                <port>v3_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_8_EN_A">EN</portMap>
                <portMap portMapName="v3_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_8_Addr_A</port>
                <port>v3_4_8_Clk_A</port>
                <port>v3_4_8_Din_A</port>
                <port>v3_4_8_Dout_A</port>
                <port>v3_4_8_EN_A</port>
                <port>v3_4_8_Rst_A</port>
                <port>v3_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_9_EN_A">EN</portMap>
                <portMap portMapName="v3_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_9_Addr_A</port>
                <port>v3_4_9_Clk_A</port>
                <port>v3_4_9_Din_A</port>
                <port>v3_4_9_Dout_A</port>
                <port>v3_4_9_EN_A</port>
                <port>v3_4_9_Rst_A</port>
                <port>v3_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_0_EN_A">EN</portMap>
                <portMap portMapName="v3_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_0_Addr_A</port>
                <port>v3_5_0_Clk_A</port>
                <port>v3_5_0_Din_A</port>
                <port>v3_5_0_Dout_A</port>
                <port>v3_5_0_EN_A</port>
                <port>v3_5_0_Rst_A</port>
                <port>v3_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_1_EN_A">EN</portMap>
                <portMap portMapName="v3_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_1_Addr_A</port>
                <port>v3_5_1_Clk_A</port>
                <port>v3_5_1_Din_A</port>
                <port>v3_5_1_Dout_A</port>
                <port>v3_5_1_EN_A</port>
                <port>v3_5_1_Rst_A</port>
                <port>v3_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_2_EN_A">EN</portMap>
                <portMap portMapName="v3_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_2_Addr_A</port>
                <port>v3_5_2_Clk_A</port>
                <port>v3_5_2_Din_A</port>
                <port>v3_5_2_Dout_A</port>
                <port>v3_5_2_EN_A</port>
                <port>v3_5_2_Rst_A</port>
                <port>v3_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_3_EN_A">EN</portMap>
                <portMap portMapName="v3_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_3_Addr_A</port>
                <port>v3_5_3_Clk_A</port>
                <port>v3_5_3_Din_A</port>
                <port>v3_5_3_Dout_A</port>
                <port>v3_5_3_EN_A</port>
                <port>v3_5_3_Rst_A</port>
                <port>v3_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_4_EN_A">EN</portMap>
                <portMap portMapName="v3_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_4_Addr_A</port>
                <port>v3_5_4_Clk_A</port>
                <port>v3_5_4_Din_A</port>
                <port>v3_5_4_Dout_A</port>
                <port>v3_5_4_EN_A</port>
                <port>v3_5_4_Rst_A</port>
                <port>v3_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_5_EN_A">EN</portMap>
                <portMap portMapName="v3_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_5_Addr_A</port>
                <port>v3_5_5_Clk_A</port>
                <port>v3_5_5_Din_A</port>
                <port>v3_5_5_Dout_A</port>
                <port>v3_5_5_EN_A</port>
                <port>v3_5_5_Rst_A</port>
                <port>v3_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_6_EN_A">EN</portMap>
                <portMap portMapName="v3_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_6_Addr_A</port>
                <port>v3_5_6_Clk_A</port>
                <port>v3_5_6_Din_A</port>
                <port>v3_5_6_Dout_A</port>
                <port>v3_5_6_EN_A</port>
                <port>v3_5_6_Rst_A</port>
                <port>v3_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_7_EN_A">EN</portMap>
                <portMap portMapName="v3_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_7_Addr_A</port>
                <port>v3_5_7_Clk_A</port>
                <port>v3_5_7_Din_A</port>
                <port>v3_5_7_Dout_A</port>
                <port>v3_5_7_EN_A</port>
                <port>v3_5_7_Rst_A</port>
                <port>v3_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_8_EN_A">EN</portMap>
                <portMap portMapName="v3_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_8_Addr_A</port>
                <port>v3_5_8_Clk_A</port>
                <port>v3_5_8_Din_A</port>
                <port>v3_5_8_Dout_A</port>
                <port>v3_5_8_EN_A</port>
                <port>v3_5_8_Rst_A</port>
                <port>v3_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_9_EN_A">EN</portMap>
                <portMap portMapName="v3_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_9_Addr_A</port>
                <port>v3_5_9_Clk_A</port>
                <port>v3_5_9_Din_A</port>
                <port>v3_5_9_Dout_A</port>
                <port>v3_5_9_EN_A</port>
                <port>v3_5_9_Rst_A</port>
                <port>v3_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_0_EN_A">EN</portMap>
                <portMap portMapName="v3_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_0_Addr_A</port>
                <port>v3_6_0_Clk_A</port>
                <port>v3_6_0_Din_A</port>
                <port>v3_6_0_Dout_A</port>
                <port>v3_6_0_EN_A</port>
                <port>v3_6_0_Rst_A</port>
                <port>v3_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_1_EN_A">EN</portMap>
                <portMap portMapName="v3_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_1_Addr_A</port>
                <port>v3_6_1_Clk_A</port>
                <port>v3_6_1_Din_A</port>
                <port>v3_6_1_Dout_A</port>
                <port>v3_6_1_EN_A</port>
                <port>v3_6_1_Rst_A</port>
                <port>v3_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_2_EN_A">EN</portMap>
                <portMap portMapName="v3_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_2_Addr_A</port>
                <port>v3_6_2_Clk_A</port>
                <port>v3_6_2_Din_A</port>
                <port>v3_6_2_Dout_A</port>
                <port>v3_6_2_EN_A</port>
                <port>v3_6_2_Rst_A</port>
                <port>v3_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_3_EN_A">EN</portMap>
                <portMap portMapName="v3_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_3_Addr_A</port>
                <port>v3_6_3_Clk_A</port>
                <port>v3_6_3_Din_A</port>
                <port>v3_6_3_Dout_A</port>
                <port>v3_6_3_EN_A</port>
                <port>v3_6_3_Rst_A</port>
                <port>v3_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_4_EN_A">EN</portMap>
                <portMap portMapName="v3_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_4_Addr_A</port>
                <port>v3_6_4_Clk_A</port>
                <port>v3_6_4_Din_A</port>
                <port>v3_6_4_Dout_A</port>
                <port>v3_6_4_EN_A</port>
                <port>v3_6_4_Rst_A</port>
                <port>v3_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_5_EN_A">EN</portMap>
                <portMap portMapName="v3_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_5_Addr_A</port>
                <port>v3_6_5_Clk_A</port>
                <port>v3_6_5_Din_A</port>
                <port>v3_6_5_Dout_A</port>
                <port>v3_6_5_EN_A</port>
                <port>v3_6_5_Rst_A</port>
                <port>v3_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_6_EN_A">EN</portMap>
                <portMap portMapName="v3_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_6_Addr_A</port>
                <port>v3_6_6_Clk_A</port>
                <port>v3_6_6_Din_A</port>
                <port>v3_6_6_Dout_A</port>
                <port>v3_6_6_EN_A</port>
                <port>v3_6_6_Rst_A</port>
                <port>v3_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_7_EN_A">EN</portMap>
                <portMap portMapName="v3_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_7_Addr_A</port>
                <port>v3_6_7_Clk_A</port>
                <port>v3_6_7_Din_A</port>
                <port>v3_6_7_Dout_A</port>
                <port>v3_6_7_EN_A</port>
                <port>v3_6_7_Rst_A</port>
                <port>v3_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_8_EN_A">EN</portMap>
                <portMap portMapName="v3_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_8_Addr_A</port>
                <port>v3_6_8_Clk_A</port>
                <port>v3_6_8_Din_A</port>
                <port>v3_6_8_Dout_A</port>
                <port>v3_6_8_EN_A</port>
                <port>v3_6_8_Rst_A</port>
                <port>v3_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_9_EN_A">EN</portMap>
                <portMap portMapName="v3_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_9_Addr_A</port>
                <port>v3_6_9_Clk_A</port>
                <port>v3_6_9_Din_A</port>
                <port>v3_6_9_Dout_A</port>
                <port>v3_6_9_EN_A</port>
                <port>v3_6_9_Rst_A</port>
                <port>v3_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_0_EN_A">EN</portMap>
                <portMap portMapName="v3_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_0_Addr_A</port>
                <port>v3_7_0_Clk_A</port>
                <port>v3_7_0_Din_A</port>
                <port>v3_7_0_Dout_A</port>
                <port>v3_7_0_EN_A</port>
                <port>v3_7_0_Rst_A</port>
                <port>v3_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_1_EN_A">EN</portMap>
                <portMap portMapName="v3_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_1_Addr_A</port>
                <port>v3_7_1_Clk_A</port>
                <port>v3_7_1_Din_A</port>
                <port>v3_7_1_Dout_A</port>
                <port>v3_7_1_EN_A</port>
                <port>v3_7_1_Rst_A</port>
                <port>v3_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_2_EN_A">EN</portMap>
                <portMap portMapName="v3_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_2_Addr_A</port>
                <port>v3_7_2_Clk_A</port>
                <port>v3_7_2_Din_A</port>
                <port>v3_7_2_Dout_A</port>
                <port>v3_7_2_EN_A</port>
                <port>v3_7_2_Rst_A</port>
                <port>v3_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_3_EN_A">EN</portMap>
                <portMap portMapName="v3_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_3_Addr_A</port>
                <port>v3_7_3_Clk_A</port>
                <port>v3_7_3_Din_A</port>
                <port>v3_7_3_Dout_A</port>
                <port>v3_7_3_EN_A</port>
                <port>v3_7_3_Rst_A</port>
                <port>v3_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_4_EN_A">EN</portMap>
                <portMap portMapName="v3_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_4_Addr_A</port>
                <port>v3_7_4_Clk_A</port>
                <port>v3_7_4_Din_A</port>
                <port>v3_7_4_Dout_A</port>
                <port>v3_7_4_EN_A</port>
                <port>v3_7_4_Rst_A</port>
                <port>v3_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_5_EN_A">EN</portMap>
                <portMap portMapName="v3_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_5_Addr_A</port>
                <port>v3_7_5_Clk_A</port>
                <port>v3_7_5_Din_A</port>
                <port>v3_7_5_Dout_A</port>
                <port>v3_7_5_EN_A</port>
                <port>v3_7_5_Rst_A</port>
                <port>v3_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_6_EN_A">EN</portMap>
                <portMap portMapName="v3_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_6_Addr_A</port>
                <port>v3_7_6_Clk_A</port>
                <port>v3_7_6_Din_A</port>
                <port>v3_7_6_Dout_A</port>
                <port>v3_7_6_EN_A</port>
                <port>v3_7_6_Rst_A</port>
                <port>v3_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_7_EN_A">EN</portMap>
                <portMap portMapName="v3_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_7_Addr_A</port>
                <port>v3_7_7_Clk_A</port>
                <port>v3_7_7_Din_A</port>
                <port>v3_7_7_Dout_A</port>
                <port>v3_7_7_EN_A</port>
                <port>v3_7_7_Rst_A</port>
                <port>v3_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_8_EN_A">EN</portMap>
                <portMap portMapName="v3_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_8_Addr_A</port>
                <port>v3_7_8_Clk_A</port>
                <port>v3_7_8_Din_A</port>
                <port>v3_7_8_Dout_A</port>
                <port>v3_7_8_EN_A</port>
                <port>v3_7_8_Rst_A</port>
                <port>v3_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_9_EN_A">EN</portMap>
                <portMap portMapName="v3_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_9_Addr_A</port>
                <port>v3_7_9_Clk_A</port>
                <port>v3_7_9_Din_A</port>
                <port>v3_7_9_Dout_A</port>
                <port>v3_7_9_EN_A</port>
                <port>v3_7_9_Rst_A</port>
                <port>v3_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_0_EN_A">EN</portMap>
                <portMap portMapName="v3_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_0_Addr_A</port>
                <port>v3_8_0_Clk_A</port>
                <port>v3_8_0_Din_A</port>
                <port>v3_8_0_Dout_A</port>
                <port>v3_8_0_EN_A</port>
                <port>v3_8_0_Rst_A</port>
                <port>v3_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_1_EN_A">EN</portMap>
                <portMap portMapName="v3_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_1_Addr_A</port>
                <port>v3_8_1_Clk_A</port>
                <port>v3_8_1_Din_A</port>
                <port>v3_8_1_Dout_A</port>
                <port>v3_8_1_EN_A</port>
                <port>v3_8_1_Rst_A</port>
                <port>v3_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_2_EN_A">EN</portMap>
                <portMap portMapName="v3_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_2_Addr_A</port>
                <port>v3_8_2_Clk_A</port>
                <port>v3_8_2_Din_A</port>
                <port>v3_8_2_Dout_A</port>
                <port>v3_8_2_EN_A</port>
                <port>v3_8_2_Rst_A</port>
                <port>v3_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_3_EN_A">EN</portMap>
                <portMap portMapName="v3_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_3_Addr_A</port>
                <port>v3_8_3_Clk_A</port>
                <port>v3_8_3_Din_A</port>
                <port>v3_8_3_Dout_A</port>
                <port>v3_8_3_EN_A</port>
                <port>v3_8_3_Rst_A</port>
                <port>v3_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_4_EN_A">EN</portMap>
                <portMap portMapName="v3_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_4_Addr_A</port>
                <port>v3_8_4_Clk_A</port>
                <port>v3_8_4_Din_A</port>
                <port>v3_8_4_Dout_A</port>
                <port>v3_8_4_EN_A</port>
                <port>v3_8_4_Rst_A</port>
                <port>v3_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_5_EN_A">EN</portMap>
                <portMap portMapName="v3_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_5_Addr_A</port>
                <port>v3_8_5_Clk_A</port>
                <port>v3_8_5_Din_A</port>
                <port>v3_8_5_Dout_A</port>
                <port>v3_8_5_EN_A</port>
                <port>v3_8_5_Rst_A</port>
                <port>v3_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_6_EN_A">EN</portMap>
                <portMap portMapName="v3_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_6_Addr_A</port>
                <port>v3_8_6_Clk_A</port>
                <port>v3_8_6_Din_A</port>
                <port>v3_8_6_Dout_A</port>
                <port>v3_8_6_EN_A</port>
                <port>v3_8_6_Rst_A</port>
                <port>v3_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_7_EN_A">EN</portMap>
                <portMap portMapName="v3_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_7_Addr_A</port>
                <port>v3_8_7_Clk_A</port>
                <port>v3_8_7_Din_A</port>
                <port>v3_8_7_Dout_A</port>
                <port>v3_8_7_EN_A</port>
                <port>v3_8_7_Rst_A</port>
                <port>v3_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_8_EN_A">EN</portMap>
                <portMap portMapName="v3_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_8_Addr_A</port>
                <port>v3_8_8_Clk_A</port>
                <port>v3_8_8_Din_A</port>
                <port>v3_8_8_Dout_A</port>
                <port>v3_8_8_EN_A</port>
                <port>v3_8_8_Rst_A</port>
                <port>v3_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_9_EN_A">EN</portMap>
                <portMap portMapName="v3_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_9_Addr_A</port>
                <port>v3_8_9_Clk_A</port>
                <port>v3_8_9_Din_A</port>
                <port>v3_8_9_Dout_A</port>
                <port>v3_8_9_EN_A</port>
                <port>v3_8_9_Rst_A</port>
                <port>v3_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_0_EN_A">EN</portMap>
                <portMap portMapName="v3_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_0_Addr_A</port>
                <port>v3_9_0_Clk_A</port>
                <port>v3_9_0_Din_A</port>
                <port>v3_9_0_Dout_A</port>
                <port>v3_9_0_EN_A</port>
                <port>v3_9_0_Rst_A</port>
                <port>v3_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_1_EN_A">EN</portMap>
                <portMap portMapName="v3_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_1_Addr_A</port>
                <port>v3_9_1_Clk_A</port>
                <port>v3_9_1_Din_A</port>
                <port>v3_9_1_Dout_A</port>
                <port>v3_9_1_EN_A</port>
                <port>v3_9_1_Rst_A</port>
                <port>v3_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_2_EN_A">EN</portMap>
                <portMap portMapName="v3_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_2_Addr_A</port>
                <port>v3_9_2_Clk_A</port>
                <port>v3_9_2_Din_A</port>
                <port>v3_9_2_Dout_A</port>
                <port>v3_9_2_EN_A</port>
                <port>v3_9_2_Rst_A</port>
                <port>v3_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_3_EN_A">EN</portMap>
                <portMap portMapName="v3_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_3_Addr_A</port>
                <port>v3_9_3_Clk_A</port>
                <port>v3_9_3_Din_A</port>
                <port>v3_9_3_Dout_A</port>
                <port>v3_9_3_EN_A</port>
                <port>v3_9_3_Rst_A</port>
                <port>v3_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_4_EN_A">EN</portMap>
                <portMap portMapName="v3_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_4_Addr_A</port>
                <port>v3_9_4_Clk_A</port>
                <port>v3_9_4_Din_A</port>
                <port>v3_9_4_Dout_A</port>
                <port>v3_9_4_EN_A</port>
                <port>v3_9_4_Rst_A</port>
                <port>v3_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_5_EN_A">EN</portMap>
                <portMap portMapName="v3_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_5_Addr_A</port>
                <port>v3_9_5_Clk_A</port>
                <port>v3_9_5_Din_A</port>
                <port>v3_9_5_Dout_A</port>
                <port>v3_9_5_EN_A</port>
                <port>v3_9_5_Rst_A</port>
                <port>v3_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_6_EN_A">EN</portMap>
                <portMap portMapName="v3_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_6_Addr_A</port>
                <port>v3_9_6_Clk_A</port>
                <port>v3_9_6_Din_A</port>
                <port>v3_9_6_Dout_A</port>
                <port>v3_9_6_EN_A</port>
                <port>v3_9_6_Rst_A</port>
                <port>v3_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_7_EN_A">EN</portMap>
                <portMap portMapName="v3_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_7_Addr_A</port>
                <port>v3_9_7_Clk_A</port>
                <port>v3_9_7_Din_A</port>
                <port>v3_9_7_Dout_A</port>
                <port>v3_9_7_EN_A</port>
                <port>v3_9_7_Rst_A</port>
                <port>v3_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_8_EN_A">EN</portMap>
                <portMap portMapName="v3_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_8_Addr_A</port>
                <port>v3_9_8_Clk_A</port>
                <port>v3_9_8_Din_A</port>
                <port>v3_9_8_Dout_A</port>
                <port>v3_9_8_EN_A</port>
                <port>v3_9_8_Rst_A</port>
                <port>v3_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_9_EN_A">EN</portMap>
                <portMap portMapName="v3_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_9_Addr_A</port>
                <port>v3_9_9_Clk_A</port>
                <port>v3_9_9_Din_A</port>
                <port>v3_9_9_Dout_A</port>
                <port>v3_9_9_EN_A</port>
                <port>v3_9_9_Rst_A</port>
                <port>v3_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_0_EN_A">EN</portMap>
                <portMap portMapName="v3_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_0_Addr_A</port>
                <port>v3_10_0_Clk_A</port>
                <port>v3_10_0_Din_A</port>
                <port>v3_10_0_Dout_A</port>
                <port>v3_10_0_EN_A</port>
                <port>v3_10_0_Rst_A</port>
                <port>v3_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_1_EN_A">EN</portMap>
                <portMap portMapName="v3_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_1_Addr_A</port>
                <port>v3_10_1_Clk_A</port>
                <port>v3_10_1_Din_A</port>
                <port>v3_10_1_Dout_A</port>
                <port>v3_10_1_EN_A</port>
                <port>v3_10_1_Rst_A</port>
                <port>v3_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_2_EN_A">EN</portMap>
                <portMap portMapName="v3_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_2_Addr_A</port>
                <port>v3_10_2_Clk_A</port>
                <port>v3_10_2_Din_A</port>
                <port>v3_10_2_Dout_A</port>
                <port>v3_10_2_EN_A</port>
                <port>v3_10_2_Rst_A</port>
                <port>v3_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_3_EN_A">EN</portMap>
                <portMap portMapName="v3_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_3_Addr_A</port>
                <port>v3_10_3_Clk_A</port>
                <port>v3_10_3_Din_A</port>
                <port>v3_10_3_Dout_A</port>
                <port>v3_10_3_EN_A</port>
                <port>v3_10_3_Rst_A</port>
                <port>v3_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_4_EN_A">EN</portMap>
                <portMap portMapName="v3_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_4_Addr_A</port>
                <port>v3_10_4_Clk_A</port>
                <port>v3_10_4_Din_A</port>
                <port>v3_10_4_Dout_A</port>
                <port>v3_10_4_EN_A</port>
                <port>v3_10_4_Rst_A</port>
                <port>v3_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_5_EN_A">EN</portMap>
                <portMap portMapName="v3_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_5_Addr_A</port>
                <port>v3_10_5_Clk_A</port>
                <port>v3_10_5_Din_A</port>
                <port>v3_10_5_Dout_A</port>
                <port>v3_10_5_EN_A</port>
                <port>v3_10_5_Rst_A</port>
                <port>v3_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_6_EN_A">EN</portMap>
                <portMap portMapName="v3_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_6_Addr_A</port>
                <port>v3_10_6_Clk_A</port>
                <port>v3_10_6_Din_A</port>
                <port>v3_10_6_Dout_A</port>
                <port>v3_10_6_EN_A</port>
                <port>v3_10_6_Rst_A</port>
                <port>v3_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_7_EN_A">EN</portMap>
                <portMap portMapName="v3_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_7_Addr_A</port>
                <port>v3_10_7_Clk_A</port>
                <port>v3_10_7_Din_A</port>
                <port>v3_10_7_Dout_A</port>
                <port>v3_10_7_EN_A</port>
                <port>v3_10_7_Rst_A</port>
                <port>v3_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_8_EN_A">EN</portMap>
                <portMap portMapName="v3_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_8_Addr_A</port>
                <port>v3_10_8_Clk_A</port>
                <port>v3_10_8_Din_A</port>
                <port>v3_10_8_Dout_A</port>
                <port>v3_10_8_EN_A</port>
                <port>v3_10_8_Rst_A</port>
                <port>v3_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_9_EN_A">EN</portMap>
                <portMap portMapName="v3_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_9_Addr_A</port>
                <port>v3_10_9_Clk_A</port>
                <port>v3_10_9_Din_A</port>
                <port>v3_10_9_Dout_A</port>
                <port>v3_10_9_EN_A</port>
                <port>v3_10_9_Rst_A</port>
                <port>v3_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_0_EN_A">EN</portMap>
                <portMap portMapName="v3_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_0_Addr_A</port>
                <port>v3_11_0_Clk_A</port>
                <port>v3_11_0_Din_A</port>
                <port>v3_11_0_Dout_A</port>
                <port>v3_11_0_EN_A</port>
                <port>v3_11_0_Rst_A</port>
                <port>v3_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_1_EN_A">EN</portMap>
                <portMap portMapName="v3_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_1_Addr_A</port>
                <port>v3_11_1_Clk_A</port>
                <port>v3_11_1_Din_A</port>
                <port>v3_11_1_Dout_A</port>
                <port>v3_11_1_EN_A</port>
                <port>v3_11_1_Rst_A</port>
                <port>v3_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_2_EN_A">EN</portMap>
                <portMap portMapName="v3_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_2_Addr_A</port>
                <port>v3_11_2_Clk_A</port>
                <port>v3_11_2_Din_A</port>
                <port>v3_11_2_Dout_A</port>
                <port>v3_11_2_EN_A</port>
                <port>v3_11_2_Rst_A</port>
                <port>v3_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_3_EN_A">EN</portMap>
                <portMap portMapName="v3_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_3_Addr_A</port>
                <port>v3_11_3_Clk_A</port>
                <port>v3_11_3_Din_A</port>
                <port>v3_11_3_Dout_A</port>
                <port>v3_11_3_EN_A</port>
                <port>v3_11_3_Rst_A</port>
                <port>v3_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_4_EN_A">EN</portMap>
                <portMap portMapName="v3_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_4_Addr_A</port>
                <port>v3_11_4_Clk_A</port>
                <port>v3_11_4_Din_A</port>
                <port>v3_11_4_Dout_A</port>
                <port>v3_11_4_EN_A</port>
                <port>v3_11_4_Rst_A</port>
                <port>v3_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_5_EN_A">EN</portMap>
                <portMap portMapName="v3_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_5_Addr_A</port>
                <port>v3_11_5_Clk_A</port>
                <port>v3_11_5_Din_A</port>
                <port>v3_11_5_Dout_A</port>
                <port>v3_11_5_EN_A</port>
                <port>v3_11_5_Rst_A</port>
                <port>v3_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_6_EN_A">EN</portMap>
                <portMap portMapName="v3_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_6_Addr_A</port>
                <port>v3_11_6_Clk_A</port>
                <port>v3_11_6_Din_A</port>
                <port>v3_11_6_Dout_A</port>
                <port>v3_11_6_EN_A</port>
                <port>v3_11_6_Rst_A</port>
                <port>v3_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_7_EN_A">EN</portMap>
                <portMap portMapName="v3_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_7_Addr_A</port>
                <port>v3_11_7_Clk_A</port>
                <port>v3_11_7_Din_A</port>
                <port>v3_11_7_Dout_A</port>
                <port>v3_11_7_EN_A</port>
                <port>v3_11_7_Rst_A</port>
                <port>v3_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_8_EN_A">EN</portMap>
                <portMap portMapName="v3_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_8_Addr_A</port>
                <port>v3_11_8_Clk_A</port>
                <port>v3_11_8_Din_A</port>
                <port>v3_11_8_Dout_A</port>
                <port>v3_11_8_EN_A</port>
                <port>v3_11_8_Rst_A</port>
                <port>v3_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_9_EN_A">EN</portMap>
                <portMap portMapName="v3_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_9_Addr_A</port>
                <port>v3_11_9_Clk_A</port>
                <port>v3_11_9_Din_A</port>
                <port>v3_11_9_Dout_A</port>
                <port>v3_11_9_EN_A</port>
                <port>v3_11_9_Rst_A</port>
                <port>v3_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_0_EN_A">EN</portMap>
                <portMap portMapName="v4_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_0_Addr_A</port>
                <port>v4_0_0_Clk_A</port>
                <port>v4_0_0_Din_A</port>
                <port>v4_0_0_Dout_A</port>
                <port>v4_0_0_EN_A</port>
                <port>v4_0_0_Rst_A</port>
                <port>v4_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_1_EN_A">EN</portMap>
                <portMap portMapName="v4_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_1_Addr_A</port>
                <port>v4_0_1_Clk_A</port>
                <port>v4_0_1_Din_A</port>
                <port>v4_0_1_Dout_A</port>
                <port>v4_0_1_EN_A</port>
                <port>v4_0_1_Rst_A</port>
                <port>v4_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_2_EN_A">EN</portMap>
                <portMap portMapName="v4_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_2_Addr_A</port>
                <port>v4_0_2_Clk_A</port>
                <port>v4_0_2_Din_A</port>
                <port>v4_0_2_Dout_A</port>
                <port>v4_0_2_EN_A</port>
                <port>v4_0_2_Rst_A</port>
                <port>v4_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_3_EN_A">EN</portMap>
                <portMap portMapName="v4_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_3_Addr_A</port>
                <port>v4_0_3_Clk_A</port>
                <port>v4_0_3_Din_A</port>
                <port>v4_0_3_Dout_A</port>
                <port>v4_0_3_EN_A</port>
                <port>v4_0_3_Rst_A</port>
                <port>v4_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_4_EN_A">EN</portMap>
                <portMap portMapName="v4_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_4_Addr_A</port>
                <port>v4_0_4_Clk_A</port>
                <port>v4_0_4_Din_A</port>
                <port>v4_0_4_Dout_A</port>
                <port>v4_0_4_EN_A</port>
                <port>v4_0_4_Rst_A</port>
                <port>v4_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_5_EN_A">EN</portMap>
                <portMap portMapName="v4_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_5_Addr_A</port>
                <port>v4_0_5_Clk_A</port>
                <port>v4_0_5_Din_A</port>
                <port>v4_0_5_Dout_A</port>
                <port>v4_0_5_EN_A</port>
                <port>v4_0_5_Rst_A</port>
                <port>v4_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_6_EN_A">EN</portMap>
                <portMap portMapName="v4_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_6_Addr_A</port>
                <port>v4_0_6_Clk_A</port>
                <port>v4_0_6_Din_A</port>
                <port>v4_0_6_Dout_A</port>
                <port>v4_0_6_EN_A</port>
                <port>v4_0_6_Rst_A</port>
                <port>v4_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_7_EN_A">EN</portMap>
                <portMap portMapName="v4_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_7_Addr_A</port>
                <port>v4_0_7_Clk_A</port>
                <port>v4_0_7_Din_A</port>
                <port>v4_0_7_Dout_A</port>
                <port>v4_0_7_EN_A</port>
                <port>v4_0_7_Rst_A</port>
                <port>v4_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_8_EN_A">EN</portMap>
                <portMap portMapName="v4_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_8_Addr_A</port>
                <port>v4_0_8_Clk_A</port>
                <port>v4_0_8_Din_A</port>
                <port>v4_0_8_Dout_A</port>
                <port>v4_0_8_EN_A</port>
                <port>v4_0_8_Rst_A</port>
                <port>v4_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_9_EN_A">EN</portMap>
                <portMap portMapName="v4_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_9_Addr_A</port>
                <port>v4_0_9_Clk_A</port>
                <port>v4_0_9_Din_A</port>
                <port>v4_0_9_Dout_A</port>
                <port>v4_0_9_EN_A</port>
                <port>v4_0_9_Rst_A</port>
                <port>v4_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_0_EN_A">EN</portMap>
                <portMap portMapName="v4_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_0_Addr_A</port>
                <port>v4_1_0_Clk_A</port>
                <port>v4_1_0_Din_A</port>
                <port>v4_1_0_Dout_A</port>
                <port>v4_1_0_EN_A</port>
                <port>v4_1_0_Rst_A</port>
                <port>v4_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_1_EN_A">EN</portMap>
                <portMap portMapName="v4_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_1_Addr_A</port>
                <port>v4_1_1_Clk_A</port>
                <port>v4_1_1_Din_A</port>
                <port>v4_1_1_Dout_A</port>
                <port>v4_1_1_EN_A</port>
                <port>v4_1_1_Rst_A</port>
                <port>v4_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_2_EN_A">EN</portMap>
                <portMap portMapName="v4_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_2_Addr_A</port>
                <port>v4_1_2_Clk_A</port>
                <port>v4_1_2_Din_A</port>
                <port>v4_1_2_Dout_A</port>
                <port>v4_1_2_EN_A</port>
                <port>v4_1_2_Rst_A</port>
                <port>v4_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_3_EN_A">EN</portMap>
                <portMap portMapName="v4_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_3_Addr_A</port>
                <port>v4_1_3_Clk_A</port>
                <port>v4_1_3_Din_A</port>
                <port>v4_1_3_Dout_A</port>
                <port>v4_1_3_EN_A</port>
                <port>v4_1_3_Rst_A</port>
                <port>v4_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_4_EN_A">EN</portMap>
                <portMap portMapName="v4_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_4_Addr_A</port>
                <port>v4_1_4_Clk_A</port>
                <port>v4_1_4_Din_A</port>
                <port>v4_1_4_Dout_A</port>
                <port>v4_1_4_EN_A</port>
                <port>v4_1_4_Rst_A</port>
                <port>v4_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_5_EN_A">EN</portMap>
                <portMap portMapName="v4_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_5_Addr_A</port>
                <port>v4_1_5_Clk_A</port>
                <port>v4_1_5_Din_A</port>
                <port>v4_1_5_Dout_A</port>
                <port>v4_1_5_EN_A</port>
                <port>v4_1_5_Rst_A</port>
                <port>v4_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_6_EN_A">EN</portMap>
                <portMap portMapName="v4_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_6_Addr_A</port>
                <port>v4_1_6_Clk_A</port>
                <port>v4_1_6_Din_A</port>
                <port>v4_1_6_Dout_A</port>
                <port>v4_1_6_EN_A</port>
                <port>v4_1_6_Rst_A</port>
                <port>v4_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_7_EN_A">EN</portMap>
                <portMap portMapName="v4_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_7_Addr_A</port>
                <port>v4_1_7_Clk_A</port>
                <port>v4_1_7_Din_A</port>
                <port>v4_1_7_Dout_A</port>
                <port>v4_1_7_EN_A</port>
                <port>v4_1_7_Rst_A</port>
                <port>v4_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_8_EN_A">EN</portMap>
                <portMap portMapName="v4_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_8_Addr_A</port>
                <port>v4_1_8_Clk_A</port>
                <port>v4_1_8_Din_A</port>
                <port>v4_1_8_Dout_A</port>
                <port>v4_1_8_EN_A</port>
                <port>v4_1_8_Rst_A</port>
                <port>v4_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_9_EN_A">EN</portMap>
                <portMap portMapName="v4_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_9_Addr_A</port>
                <port>v4_1_9_Clk_A</port>
                <port>v4_1_9_Din_A</port>
                <port>v4_1_9_Dout_A</port>
                <port>v4_1_9_EN_A</port>
                <port>v4_1_9_Rst_A</port>
                <port>v4_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_0_EN_A">EN</portMap>
                <portMap portMapName="v4_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_0_Addr_A</port>
                <port>v4_2_0_Clk_A</port>
                <port>v4_2_0_Din_A</port>
                <port>v4_2_0_Dout_A</port>
                <port>v4_2_0_EN_A</port>
                <port>v4_2_0_Rst_A</port>
                <port>v4_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_1_EN_A">EN</portMap>
                <portMap portMapName="v4_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_1_Addr_A</port>
                <port>v4_2_1_Clk_A</port>
                <port>v4_2_1_Din_A</port>
                <port>v4_2_1_Dout_A</port>
                <port>v4_2_1_EN_A</port>
                <port>v4_2_1_Rst_A</port>
                <port>v4_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_2_EN_A">EN</portMap>
                <portMap portMapName="v4_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_2_Addr_A</port>
                <port>v4_2_2_Clk_A</port>
                <port>v4_2_2_Din_A</port>
                <port>v4_2_2_Dout_A</port>
                <port>v4_2_2_EN_A</port>
                <port>v4_2_2_Rst_A</port>
                <port>v4_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_3_EN_A">EN</portMap>
                <portMap portMapName="v4_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_3_Addr_A</port>
                <port>v4_2_3_Clk_A</port>
                <port>v4_2_3_Din_A</port>
                <port>v4_2_3_Dout_A</port>
                <port>v4_2_3_EN_A</port>
                <port>v4_2_3_Rst_A</port>
                <port>v4_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_4_EN_A">EN</portMap>
                <portMap portMapName="v4_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_4_Addr_A</port>
                <port>v4_2_4_Clk_A</port>
                <port>v4_2_4_Din_A</port>
                <port>v4_2_4_Dout_A</port>
                <port>v4_2_4_EN_A</port>
                <port>v4_2_4_Rst_A</port>
                <port>v4_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_5_EN_A">EN</portMap>
                <portMap portMapName="v4_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_5_Addr_A</port>
                <port>v4_2_5_Clk_A</port>
                <port>v4_2_5_Din_A</port>
                <port>v4_2_5_Dout_A</port>
                <port>v4_2_5_EN_A</port>
                <port>v4_2_5_Rst_A</port>
                <port>v4_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_6_EN_A">EN</portMap>
                <portMap portMapName="v4_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_6_Addr_A</port>
                <port>v4_2_6_Clk_A</port>
                <port>v4_2_6_Din_A</port>
                <port>v4_2_6_Dout_A</port>
                <port>v4_2_6_EN_A</port>
                <port>v4_2_6_Rst_A</port>
                <port>v4_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_7_EN_A">EN</portMap>
                <portMap portMapName="v4_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_7_Addr_A</port>
                <port>v4_2_7_Clk_A</port>
                <port>v4_2_7_Din_A</port>
                <port>v4_2_7_Dout_A</port>
                <port>v4_2_7_EN_A</port>
                <port>v4_2_7_Rst_A</port>
                <port>v4_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_8_EN_A">EN</portMap>
                <portMap portMapName="v4_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_8_Addr_A</port>
                <port>v4_2_8_Clk_A</port>
                <port>v4_2_8_Din_A</port>
                <port>v4_2_8_Dout_A</port>
                <port>v4_2_8_EN_A</port>
                <port>v4_2_8_Rst_A</port>
                <port>v4_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_9_EN_A">EN</portMap>
                <portMap portMapName="v4_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_9_Addr_A</port>
                <port>v4_2_9_Clk_A</port>
                <port>v4_2_9_Din_A</port>
                <port>v4_2_9_Dout_A</port>
                <port>v4_2_9_EN_A</port>
                <port>v4_2_9_Rst_A</port>
                <port>v4_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_0_EN_A">EN</portMap>
                <portMap portMapName="v4_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_0_Addr_A</port>
                <port>v4_3_0_Clk_A</port>
                <port>v4_3_0_Din_A</port>
                <port>v4_3_0_Dout_A</port>
                <port>v4_3_0_EN_A</port>
                <port>v4_3_0_Rst_A</port>
                <port>v4_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_1_EN_A">EN</portMap>
                <portMap portMapName="v4_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_1_Addr_A</port>
                <port>v4_3_1_Clk_A</port>
                <port>v4_3_1_Din_A</port>
                <port>v4_3_1_Dout_A</port>
                <port>v4_3_1_EN_A</port>
                <port>v4_3_1_Rst_A</port>
                <port>v4_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_2_EN_A">EN</portMap>
                <portMap portMapName="v4_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_2_Addr_A</port>
                <port>v4_3_2_Clk_A</port>
                <port>v4_3_2_Din_A</port>
                <port>v4_3_2_Dout_A</port>
                <port>v4_3_2_EN_A</port>
                <port>v4_3_2_Rst_A</port>
                <port>v4_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_3_EN_A">EN</portMap>
                <portMap portMapName="v4_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_3_Addr_A</port>
                <port>v4_3_3_Clk_A</port>
                <port>v4_3_3_Din_A</port>
                <port>v4_3_3_Dout_A</port>
                <port>v4_3_3_EN_A</port>
                <port>v4_3_3_Rst_A</port>
                <port>v4_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_4_EN_A">EN</portMap>
                <portMap portMapName="v4_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_4_Addr_A</port>
                <port>v4_3_4_Clk_A</port>
                <port>v4_3_4_Din_A</port>
                <port>v4_3_4_Dout_A</port>
                <port>v4_3_4_EN_A</port>
                <port>v4_3_4_Rst_A</port>
                <port>v4_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_5_EN_A">EN</portMap>
                <portMap portMapName="v4_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_5_Addr_A</port>
                <port>v4_3_5_Clk_A</port>
                <port>v4_3_5_Din_A</port>
                <port>v4_3_5_Dout_A</port>
                <port>v4_3_5_EN_A</port>
                <port>v4_3_5_Rst_A</port>
                <port>v4_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_6_EN_A">EN</portMap>
                <portMap portMapName="v4_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_6_Addr_A</port>
                <port>v4_3_6_Clk_A</port>
                <port>v4_3_6_Din_A</port>
                <port>v4_3_6_Dout_A</port>
                <port>v4_3_6_EN_A</port>
                <port>v4_3_6_Rst_A</port>
                <port>v4_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_7_EN_A">EN</portMap>
                <portMap portMapName="v4_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_7_Addr_A</port>
                <port>v4_3_7_Clk_A</port>
                <port>v4_3_7_Din_A</port>
                <port>v4_3_7_Dout_A</port>
                <port>v4_3_7_EN_A</port>
                <port>v4_3_7_Rst_A</port>
                <port>v4_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_8_EN_A">EN</portMap>
                <portMap portMapName="v4_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_8_Addr_A</port>
                <port>v4_3_8_Clk_A</port>
                <port>v4_3_8_Din_A</port>
                <port>v4_3_8_Dout_A</port>
                <port>v4_3_8_EN_A</port>
                <port>v4_3_8_Rst_A</port>
                <port>v4_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_9_EN_A">EN</portMap>
                <portMap portMapName="v4_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_9_Addr_A</port>
                <port>v4_3_9_Clk_A</port>
                <port>v4_3_9_Din_A</port>
                <port>v4_3_9_Dout_A</port>
                <port>v4_3_9_EN_A</port>
                <port>v4_3_9_Rst_A</port>
                <port>v4_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_0_EN_A">EN</portMap>
                <portMap portMapName="v4_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_0_Addr_A</port>
                <port>v4_4_0_Clk_A</port>
                <port>v4_4_0_Din_A</port>
                <port>v4_4_0_Dout_A</port>
                <port>v4_4_0_EN_A</port>
                <port>v4_4_0_Rst_A</port>
                <port>v4_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_1_EN_A">EN</portMap>
                <portMap portMapName="v4_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_1_Addr_A</port>
                <port>v4_4_1_Clk_A</port>
                <port>v4_4_1_Din_A</port>
                <port>v4_4_1_Dout_A</port>
                <port>v4_4_1_EN_A</port>
                <port>v4_4_1_Rst_A</port>
                <port>v4_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_2_EN_A">EN</portMap>
                <portMap portMapName="v4_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_2_Addr_A</port>
                <port>v4_4_2_Clk_A</port>
                <port>v4_4_2_Din_A</port>
                <port>v4_4_2_Dout_A</port>
                <port>v4_4_2_EN_A</port>
                <port>v4_4_2_Rst_A</port>
                <port>v4_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_3_EN_A">EN</portMap>
                <portMap portMapName="v4_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_3_Addr_A</port>
                <port>v4_4_3_Clk_A</port>
                <port>v4_4_3_Din_A</port>
                <port>v4_4_3_Dout_A</port>
                <port>v4_4_3_EN_A</port>
                <port>v4_4_3_Rst_A</port>
                <port>v4_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_4_EN_A">EN</portMap>
                <portMap portMapName="v4_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_4_Addr_A</port>
                <port>v4_4_4_Clk_A</port>
                <port>v4_4_4_Din_A</port>
                <port>v4_4_4_Dout_A</port>
                <port>v4_4_4_EN_A</port>
                <port>v4_4_4_Rst_A</port>
                <port>v4_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_5_EN_A">EN</portMap>
                <portMap portMapName="v4_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_5_Addr_A</port>
                <port>v4_4_5_Clk_A</port>
                <port>v4_4_5_Din_A</port>
                <port>v4_4_5_Dout_A</port>
                <port>v4_4_5_EN_A</port>
                <port>v4_4_5_Rst_A</port>
                <port>v4_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_6_EN_A">EN</portMap>
                <portMap portMapName="v4_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_6_Addr_A</port>
                <port>v4_4_6_Clk_A</port>
                <port>v4_4_6_Din_A</port>
                <port>v4_4_6_Dout_A</port>
                <port>v4_4_6_EN_A</port>
                <port>v4_4_6_Rst_A</port>
                <port>v4_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_7_EN_A">EN</portMap>
                <portMap portMapName="v4_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_7_Addr_A</port>
                <port>v4_4_7_Clk_A</port>
                <port>v4_4_7_Din_A</port>
                <port>v4_4_7_Dout_A</port>
                <port>v4_4_7_EN_A</port>
                <port>v4_4_7_Rst_A</port>
                <port>v4_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_8_EN_A">EN</portMap>
                <portMap portMapName="v4_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_8_Addr_A</port>
                <port>v4_4_8_Clk_A</port>
                <port>v4_4_8_Din_A</port>
                <port>v4_4_8_Dout_A</port>
                <port>v4_4_8_EN_A</port>
                <port>v4_4_8_Rst_A</port>
                <port>v4_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_9_EN_A">EN</portMap>
                <portMap portMapName="v4_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_9_Addr_A</port>
                <port>v4_4_9_Clk_A</port>
                <port>v4_4_9_Din_A</port>
                <port>v4_4_9_Dout_A</port>
                <port>v4_4_9_EN_A</port>
                <port>v4_4_9_Rst_A</port>
                <port>v4_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_0_EN_A">EN</portMap>
                <portMap portMapName="v4_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_0_Addr_A</port>
                <port>v4_5_0_Clk_A</port>
                <port>v4_5_0_Din_A</port>
                <port>v4_5_0_Dout_A</port>
                <port>v4_5_0_EN_A</port>
                <port>v4_5_0_Rst_A</port>
                <port>v4_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_1_EN_A">EN</portMap>
                <portMap portMapName="v4_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_1_Addr_A</port>
                <port>v4_5_1_Clk_A</port>
                <port>v4_5_1_Din_A</port>
                <port>v4_5_1_Dout_A</port>
                <port>v4_5_1_EN_A</port>
                <port>v4_5_1_Rst_A</port>
                <port>v4_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_2_EN_A">EN</portMap>
                <portMap portMapName="v4_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_2_Addr_A</port>
                <port>v4_5_2_Clk_A</port>
                <port>v4_5_2_Din_A</port>
                <port>v4_5_2_Dout_A</port>
                <port>v4_5_2_EN_A</port>
                <port>v4_5_2_Rst_A</port>
                <port>v4_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_3_EN_A">EN</portMap>
                <portMap portMapName="v4_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_3_Addr_A</port>
                <port>v4_5_3_Clk_A</port>
                <port>v4_5_3_Din_A</port>
                <port>v4_5_3_Dout_A</port>
                <port>v4_5_3_EN_A</port>
                <port>v4_5_3_Rst_A</port>
                <port>v4_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_4_EN_A">EN</portMap>
                <portMap portMapName="v4_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_4_Addr_A</port>
                <port>v4_5_4_Clk_A</port>
                <port>v4_5_4_Din_A</port>
                <port>v4_5_4_Dout_A</port>
                <port>v4_5_4_EN_A</port>
                <port>v4_5_4_Rst_A</port>
                <port>v4_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_5_EN_A">EN</portMap>
                <portMap portMapName="v4_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_5_Addr_A</port>
                <port>v4_5_5_Clk_A</port>
                <port>v4_5_5_Din_A</port>
                <port>v4_5_5_Dout_A</port>
                <port>v4_5_5_EN_A</port>
                <port>v4_5_5_Rst_A</port>
                <port>v4_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_6_EN_A">EN</portMap>
                <portMap portMapName="v4_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_6_Addr_A</port>
                <port>v4_5_6_Clk_A</port>
                <port>v4_5_6_Din_A</port>
                <port>v4_5_6_Dout_A</port>
                <port>v4_5_6_EN_A</port>
                <port>v4_5_6_Rst_A</port>
                <port>v4_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_7_EN_A">EN</portMap>
                <portMap portMapName="v4_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_7_Addr_A</port>
                <port>v4_5_7_Clk_A</port>
                <port>v4_5_7_Din_A</port>
                <port>v4_5_7_Dout_A</port>
                <port>v4_5_7_EN_A</port>
                <port>v4_5_7_Rst_A</port>
                <port>v4_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_8_EN_A">EN</portMap>
                <portMap portMapName="v4_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_8_Addr_A</port>
                <port>v4_5_8_Clk_A</port>
                <port>v4_5_8_Din_A</port>
                <port>v4_5_8_Dout_A</port>
                <port>v4_5_8_EN_A</port>
                <port>v4_5_8_Rst_A</port>
                <port>v4_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_9_EN_A">EN</portMap>
                <portMap portMapName="v4_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_9_Addr_A</port>
                <port>v4_5_9_Clk_A</port>
                <port>v4_5_9_Din_A</port>
                <port>v4_5_9_Dout_A</port>
                <port>v4_5_9_EN_A</port>
                <port>v4_5_9_Rst_A</port>
                <port>v4_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_0_EN_A">EN</portMap>
                <portMap portMapName="v4_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_0_Addr_A</port>
                <port>v4_6_0_Clk_A</port>
                <port>v4_6_0_Din_A</port>
                <port>v4_6_0_Dout_A</port>
                <port>v4_6_0_EN_A</port>
                <port>v4_6_0_Rst_A</port>
                <port>v4_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_1_EN_A">EN</portMap>
                <portMap portMapName="v4_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_1_Addr_A</port>
                <port>v4_6_1_Clk_A</port>
                <port>v4_6_1_Din_A</port>
                <port>v4_6_1_Dout_A</port>
                <port>v4_6_1_EN_A</port>
                <port>v4_6_1_Rst_A</port>
                <port>v4_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_2_EN_A">EN</portMap>
                <portMap portMapName="v4_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_2_Addr_A</port>
                <port>v4_6_2_Clk_A</port>
                <port>v4_6_2_Din_A</port>
                <port>v4_6_2_Dout_A</port>
                <port>v4_6_2_EN_A</port>
                <port>v4_6_2_Rst_A</port>
                <port>v4_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_3_EN_A">EN</portMap>
                <portMap portMapName="v4_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_3_Addr_A</port>
                <port>v4_6_3_Clk_A</port>
                <port>v4_6_3_Din_A</port>
                <port>v4_6_3_Dout_A</port>
                <port>v4_6_3_EN_A</port>
                <port>v4_6_3_Rst_A</port>
                <port>v4_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_4_EN_A">EN</portMap>
                <portMap portMapName="v4_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_4_Addr_A</port>
                <port>v4_6_4_Clk_A</port>
                <port>v4_6_4_Din_A</port>
                <port>v4_6_4_Dout_A</port>
                <port>v4_6_4_EN_A</port>
                <port>v4_6_4_Rst_A</port>
                <port>v4_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_5_EN_A">EN</portMap>
                <portMap portMapName="v4_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_5_Addr_A</port>
                <port>v4_6_5_Clk_A</port>
                <port>v4_6_5_Din_A</port>
                <port>v4_6_5_Dout_A</port>
                <port>v4_6_5_EN_A</port>
                <port>v4_6_5_Rst_A</port>
                <port>v4_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_6_EN_A">EN</portMap>
                <portMap portMapName="v4_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_6_Addr_A</port>
                <port>v4_6_6_Clk_A</port>
                <port>v4_6_6_Din_A</port>
                <port>v4_6_6_Dout_A</port>
                <port>v4_6_6_EN_A</port>
                <port>v4_6_6_Rst_A</port>
                <port>v4_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_7_EN_A">EN</portMap>
                <portMap portMapName="v4_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_7_Addr_A</port>
                <port>v4_6_7_Clk_A</port>
                <port>v4_6_7_Din_A</port>
                <port>v4_6_7_Dout_A</port>
                <port>v4_6_7_EN_A</port>
                <port>v4_6_7_Rst_A</port>
                <port>v4_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_8_EN_A">EN</portMap>
                <portMap portMapName="v4_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_8_Addr_A</port>
                <port>v4_6_8_Clk_A</port>
                <port>v4_6_8_Din_A</port>
                <port>v4_6_8_Dout_A</port>
                <port>v4_6_8_EN_A</port>
                <port>v4_6_8_Rst_A</port>
                <port>v4_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_9_EN_A">EN</portMap>
                <portMap portMapName="v4_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_9_Addr_A</port>
                <port>v4_6_9_Clk_A</port>
                <port>v4_6_9_Din_A</port>
                <port>v4_6_9_Dout_A</port>
                <port>v4_6_9_EN_A</port>
                <port>v4_6_9_Rst_A</port>
                <port>v4_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_0_EN_A">EN</portMap>
                <portMap portMapName="v4_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_0_Addr_A</port>
                <port>v4_7_0_Clk_A</port>
                <port>v4_7_0_Din_A</port>
                <port>v4_7_0_Dout_A</port>
                <port>v4_7_0_EN_A</port>
                <port>v4_7_0_Rst_A</port>
                <port>v4_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_1_EN_A">EN</portMap>
                <portMap portMapName="v4_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_1_Addr_A</port>
                <port>v4_7_1_Clk_A</port>
                <port>v4_7_1_Din_A</port>
                <port>v4_7_1_Dout_A</port>
                <port>v4_7_1_EN_A</port>
                <port>v4_7_1_Rst_A</port>
                <port>v4_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_2_EN_A">EN</portMap>
                <portMap portMapName="v4_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_2_Addr_A</port>
                <port>v4_7_2_Clk_A</port>
                <port>v4_7_2_Din_A</port>
                <port>v4_7_2_Dout_A</port>
                <port>v4_7_2_EN_A</port>
                <port>v4_7_2_Rst_A</port>
                <port>v4_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_3_EN_A">EN</portMap>
                <portMap portMapName="v4_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_3_Addr_A</port>
                <port>v4_7_3_Clk_A</port>
                <port>v4_7_3_Din_A</port>
                <port>v4_7_3_Dout_A</port>
                <port>v4_7_3_EN_A</port>
                <port>v4_7_3_Rst_A</port>
                <port>v4_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_4_EN_A">EN</portMap>
                <portMap portMapName="v4_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_4_Addr_A</port>
                <port>v4_7_4_Clk_A</port>
                <port>v4_7_4_Din_A</port>
                <port>v4_7_4_Dout_A</port>
                <port>v4_7_4_EN_A</port>
                <port>v4_7_4_Rst_A</port>
                <port>v4_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_5_EN_A">EN</portMap>
                <portMap portMapName="v4_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_5_Addr_A</port>
                <port>v4_7_5_Clk_A</port>
                <port>v4_7_5_Din_A</port>
                <port>v4_7_5_Dout_A</port>
                <port>v4_7_5_EN_A</port>
                <port>v4_7_5_Rst_A</port>
                <port>v4_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_6_EN_A">EN</portMap>
                <portMap portMapName="v4_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_6_Addr_A</port>
                <port>v4_7_6_Clk_A</port>
                <port>v4_7_6_Din_A</port>
                <port>v4_7_6_Dout_A</port>
                <port>v4_7_6_EN_A</port>
                <port>v4_7_6_Rst_A</port>
                <port>v4_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_7_EN_A">EN</portMap>
                <portMap portMapName="v4_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_7_Addr_A</port>
                <port>v4_7_7_Clk_A</port>
                <port>v4_7_7_Din_A</port>
                <port>v4_7_7_Dout_A</port>
                <port>v4_7_7_EN_A</port>
                <port>v4_7_7_Rst_A</port>
                <port>v4_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_8_EN_A">EN</portMap>
                <portMap portMapName="v4_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_8_Addr_A</port>
                <port>v4_7_8_Clk_A</port>
                <port>v4_7_8_Din_A</port>
                <port>v4_7_8_Dout_A</port>
                <port>v4_7_8_EN_A</port>
                <port>v4_7_8_Rst_A</port>
                <port>v4_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_9_EN_A">EN</portMap>
                <portMap portMapName="v4_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_9_Addr_A</port>
                <port>v4_7_9_Clk_A</port>
                <port>v4_7_9_Din_A</port>
                <port>v4_7_9_Dout_A</port>
                <port>v4_7_9_EN_A</port>
                <port>v4_7_9_Rst_A</port>
                <port>v4_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_0_EN_A">EN</portMap>
                <portMap portMapName="v4_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_0_Addr_A</port>
                <port>v4_8_0_Clk_A</port>
                <port>v4_8_0_Din_A</port>
                <port>v4_8_0_Dout_A</port>
                <port>v4_8_0_EN_A</port>
                <port>v4_8_0_Rst_A</port>
                <port>v4_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_1_EN_A">EN</portMap>
                <portMap portMapName="v4_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_1_Addr_A</port>
                <port>v4_8_1_Clk_A</port>
                <port>v4_8_1_Din_A</port>
                <port>v4_8_1_Dout_A</port>
                <port>v4_8_1_EN_A</port>
                <port>v4_8_1_Rst_A</port>
                <port>v4_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_2_EN_A">EN</portMap>
                <portMap portMapName="v4_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_2_Addr_A</port>
                <port>v4_8_2_Clk_A</port>
                <port>v4_8_2_Din_A</port>
                <port>v4_8_2_Dout_A</port>
                <port>v4_8_2_EN_A</port>
                <port>v4_8_2_Rst_A</port>
                <port>v4_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_3_EN_A">EN</portMap>
                <portMap portMapName="v4_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_3_Addr_A</port>
                <port>v4_8_3_Clk_A</port>
                <port>v4_8_3_Din_A</port>
                <port>v4_8_3_Dout_A</port>
                <port>v4_8_3_EN_A</port>
                <port>v4_8_3_Rst_A</port>
                <port>v4_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_4_EN_A">EN</portMap>
                <portMap portMapName="v4_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_4_Addr_A</port>
                <port>v4_8_4_Clk_A</port>
                <port>v4_8_4_Din_A</port>
                <port>v4_8_4_Dout_A</port>
                <port>v4_8_4_EN_A</port>
                <port>v4_8_4_Rst_A</port>
                <port>v4_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_5_EN_A">EN</portMap>
                <portMap portMapName="v4_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_5_Addr_A</port>
                <port>v4_8_5_Clk_A</port>
                <port>v4_8_5_Din_A</port>
                <port>v4_8_5_Dout_A</port>
                <port>v4_8_5_EN_A</port>
                <port>v4_8_5_Rst_A</port>
                <port>v4_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_6_EN_A">EN</portMap>
                <portMap portMapName="v4_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_6_Addr_A</port>
                <port>v4_8_6_Clk_A</port>
                <port>v4_8_6_Din_A</port>
                <port>v4_8_6_Dout_A</port>
                <port>v4_8_6_EN_A</port>
                <port>v4_8_6_Rst_A</port>
                <port>v4_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_7_EN_A">EN</portMap>
                <portMap portMapName="v4_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_7_Addr_A</port>
                <port>v4_8_7_Clk_A</port>
                <port>v4_8_7_Din_A</port>
                <port>v4_8_7_Dout_A</port>
                <port>v4_8_7_EN_A</port>
                <port>v4_8_7_Rst_A</port>
                <port>v4_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_8_EN_A">EN</portMap>
                <portMap portMapName="v4_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_8_Addr_A</port>
                <port>v4_8_8_Clk_A</port>
                <port>v4_8_8_Din_A</port>
                <port>v4_8_8_Dout_A</port>
                <port>v4_8_8_EN_A</port>
                <port>v4_8_8_Rst_A</port>
                <port>v4_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_9_EN_A">EN</portMap>
                <portMap portMapName="v4_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_9_Addr_A</port>
                <port>v4_8_9_Clk_A</port>
                <port>v4_8_9_Din_A</port>
                <port>v4_8_9_Dout_A</port>
                <port>v4_8_9_EN_A</port>
                <port>v4_8_9_Rst_A</port>
                <port>v4_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_0_EN_A">EN</portMap>
                <portMap portMapName="v4_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_0_Addr_A</port>
                <port>v4_9_0_Clk_A</port>
                <port>v4_9_0_Din_A</port>
                <port>v4_9_0_Dout_A</port>
                <port>v4_9_0_EN_A</port>
                <port>v4_9_0_Rst_A</port>
                <port>v4_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_1_EN_A">EN</portMap>
                <portMap portMapName="v4_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_1_Addr_A</port>
                <port>v4_9_1_Clk_A</port>
                <port>v4_9_1_Din_A</port>
                <port>v4_9_1_Dout_A</port>
                <port>v4_9_1_EN_A</port>
                <port>v4_9_1_Rst_A</port>
                <port>v4_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_2_EN_A">EN</portMap>
                <portMap portMapName="v4_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_2_Addr_A</port>
                <port>v4_9_2_Clk_A</port>
                <port>v4_9_2_Din_A</port>
                <port>v4_9_2_Dout_A</port>
                <port>v4_9_2_EN_A</port>
                <port>v4_9_2_Rst_A</port>
                <port>v4_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_3_EN_A">EN</portMap>
                <portMap portMapName="v4_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_3_Addr_A</port>
                <port>v4_9_3_Clk_A</port>
                <port>v4_9_3_Din_A</port>
                <port>v4_9_3_Dout_A</port>
                <port>v4_9_3_EN_A</port>
                <port>v4_9_3_Rst_A</port>
                <port>v4_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_4_EN_A">EN</portMap>
                <portMap portMapName="v4_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_4_Addr_A</port>
                <port>v4_9_4_Clk_A</port>
                <port>v4_9_4_Din_A</port>
                <port>v4_9_4_Dout_A</port>
                <port>v4_9_4_EN_A</port>
                <port>v4_9_4_Rst_A</port>
                <port>v4_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_5_EN_A">EN</portMap>
                <portMap portMapName="v4_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_5_Addr_A</port>
                <port>v4_9_5_Clk_A</port>
                <port>v4_9_5_Din_A</port>
                <port>v4_9_5_Dout_A</port>
                <port>v4_9_5_EN_A</port>
                <port>v4_9_5_Rst_A</port>
                <port>v4_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_6_EN_A">EN</portMap>
                <portMap portMapName="v4_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_6_Addr_A</port>
                <port>v4_9_6_Clk_A</port>
                <port>v4_9_6_Din_A</port>
                <port>v4_9_6_Dout_A</port>
                <port>v4_9_6_EN_A</port>
                <port>v4_9_6_Rst_A</port>
                <port>v4_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_7_EN_A">EN</portMap>
                <portMap portMapName="v4_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_7_Addr_A</port>
                <port>v4_9_7_Clk_A</port>
                <port>v4_9_7_Din_A</port>
                <port>v4_9_7_Dout_A</port>
                <port>v4_9_7_EN_A</port>
                <port>v4_9_7_Rst_A</port>
                <port>v4_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_8_EN_A">EN</portMap>
                <portMap portMapName="v4_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_8_Addr_A</port>
                <port>v4_9_8_Clk_A</port>
                <port>v4_9_8_Din_A</port>
                <port>v4_9_8_Dout_A</port>
                <port>v4_9_8_EN_A</port>
                <port>v4_9_8_Rst_A</port>
                <port>v4_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_9_EN_A">EN</portMap>
                <portMap portMapName="v4_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_9_Addr_A</port>
                <port>v4_9_9_Clk_A</port>
                <port>v4_9_9_Din_A</port>
                <port>v4_9_9_Dout_A</port>
                <port>v4_9_9_EN_A</port>
                <port>v4_9_9_Rst_A</port>
                <port>v4_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_0_EN_A">EN</portMap>
                <portMap portMapName="v4_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_0_Addr_A</port>
                <port>v4_10_0_Clk_A</port>
                <port>v4_10_0_Din_A</port>
                <port>v4_10_0_Dout_A</port>
                <port>v4_10_0_EN_A</port>
                <port>v4_10_0_Rst_A</port>
                <port>v4_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_1_EN_A">EN</portMap>
                <portMap portMapName="v4_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_1_Addr_A</port>
                <port>v4_10_1_Clk_A</port>
                <port>v4_10_1_Din_A</port>
                <port>v4_10_1_Dout_A</port>
                <port>v4_10_1_EN_A</port>
                <port>v4_10_1_Rst_A</port>
                <port>v4_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_2_EN_A">EN</portMap>
                <portMap portMapName="v4_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_2_Addr_A</port>
                <port>v4_10_2_Clk_A</port>
                <port>v4_10_2_Din_A</port>
                <port>v4_10_2_Dout_A</port>
                <port>v4_10_2_EN_A</port>
                <port>v4_10_2_Rst_A</port>
                <port>v4_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_3_EN_A">EN</portMap>
                <portMap portMapName="v4_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_3_Addr_A</port>
                <port>v4_10_3_Clk_A</port>
                <port>v4_10_3_Din_A</port>
                <port>v4_10_3_Dout_A</port>
                <port>v4_10_3_EN_A</port>
                <port>v4_10_3_Rst_A</port>
                <port>v4_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_4_EN_A">EN</portMap>
                <portMap portMapName="v4_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_4_Addr_A</port>
                <port>v4_10_4_Clk_A</port>
                <port>v4_10_4_Din_A</port>
                <port>v4_10_4_Dout_A</port>
                <port>v4_10_4_EN_A</port>
                <port>v4_10_4_Rst_A</port>
                <port>v4_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_5_EN_A">EN</portMap>
                <portMap portMapName="v4_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_5_Addr_A</port>
                <port>v4_10_5_Clk_A</port>
                <port>v4_10_5_Din_A</port>
                <port>v4_10_5_Dout_A</port>
                <port>v4_10_5_EN_A</port>
                <port>v4_10_5_Rst_A</port>
                <port>v4_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_6_EN_A">EN</portMap>
                <portMap portMapName="v4_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_6_Addr_A</port>
                <port>v4_10_6_Clk_A</port>
                <port>v4_10_6_Din_A</port>
                <port>v4_10_6_Dout_A</port>
                <port>v4_10_6_EN_A</port>
                <port>v4_10_6_Rst_A</port>
                <port>v4_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_7_EN_A">EN</portMap>
                <portMap portMapName="v4_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_7_Addr_A</port>
                <port>v4_10_7_Clk_A</port>
                <port>v4_10_7_Din_A</port>
                <port>v4_10_7_Dout_A</port>
                <port>v4_10_7_EN_A</port>
                <port>v4_10_7_Rst_A</port>
                <port>v4_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_8_EN_A">EN</portMap>
                <portMap portMapName="v4_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_8_Addr_A</port>
                <port>v4_10_8_Clk_A</port>
                <port>v4_10_8_Din_A</port>
                <port>v4_10_8_Dout_A</port>
                <port>v4_10_8_EN_A</port>
                <port>v4_10_8_Rst_A</port>
                <port>v4_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_10_9_EN_A">EN</portMap>
                <portMap portMapName="v4_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_10_9_Addr_A</port>
                <port>v4_10_9_Clk_A</port>
                <port>v4_10_9_Din_A</port>
                <port>v4_10_9_Dout_A</port>
                <port>v4_10_9_EN_A</port>
                <port>v4_10_9_Rst_A</port>
                <port>v4_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_0_EN_A">EN</portMap>
                <portMap portMapName="v4_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_0_Addr_A</port>
                <port>v4_11_0_Clk_A</port>
                <port>v4_11_0_Din_A</port>
                <port>v4_11_0_Dout_A</port>
                <port>v4_11_0_EN_A</port>
                <port>v4_11_0_Rst_A</port>
                <port>v4_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_1_EN_A">EN</portMap>
                <portMap portMapName="v4_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_1_Addr_A</port>
                <port>v4_11_1_Clk_A</port>
                <port>v4_11_1_Din_A</port>
                <port>v4_11_1_Dout_A</port>
                <port>v4_11_1_EN_A</port>
                <port>v4_11_1_Rst_A</port>
                <port>v4_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_2_EN_A">EN</portMap>
                <portMap portMapName="v4_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_2_Addr_A</port>
                <port>v4_11_2_Clk_A</port>
                <port>v4_11_2_Din_A</port>
                <port>v4_11_2_Dout_A</port>
                <port>v4_11_2_EN_A</port>
                <port>v4_11_2_Rst_A</port>
                <port>v4_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_3_EN_A">EN</portMap>
                <portMap portMapName="v4_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_3_Addr_A</port>
                <port>v4_11_3_Clk_A</port>
                <port>v4_11_3_Din_A</port>
                <port>v4_11_3_Dout_A</port>
                <port>v4_11_3_EN_A</port>
                <port>v4_11_3_Rst_A</port>
                <port>v4_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_4_EN_A">EN</portMap>
                <portMap portMapName="v4_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_4_Addr_A</port>
                <port>v4_11_4_Clk_A</port>
                <port>v4_11_4_Din_A</port>
                <port>v4_11_4_Dout_A</port>
                <port>v4_11_4_EN_A</port>
                <port>v4_11_4_Rst_A</port>
                <port>v4_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_5_EN_A">EN</portMap>
                <portMap portMapName="v4_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_5_Addr_A</port>
                <port>v4_11_5_Clk_A</port>
                <port>v4_11_5_Din_A</port>
                <port>v4_11_5_Dout_A</port>
                <port>v4_11_5_EN_A</port>
                <port>v4_11_5_Rst_A</port>
                <port>v4_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_6_EN_A">EN</portMap>
                <portMap portMapName="v4_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_6_Addr_A</port>
                <port>v4_11_6_Clk_A</port>
                <port>v4_11_6_Din_A</port>
                <port>v4_11_6_Dout_A</port>
                <port>v4_11_6_EN_A</port>
                <port>v4_11_6_Rst_A</port>
                <port>v4_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_7_EN_A">EN</portMap>
                <portMap portMapName="v4_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_7_Addr_A</port>
                <port>v4_11_7_Clk_A</port>
                <port>v4_11_7_Din_A</port>
                <port>v4_11_7_Dout_A</port>
                <port>v4_11_7_EN_A</port>
                <port>v4_11_7_Rst_A</port>
                <port>v4_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_8_EN_A">EN</portMap>
                <portMap portMapName="v4_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_8_Addr_A</port>
                <port>v4_11_8_Clk_A</port>
                <port>v4_11_8_Din_A</port>
                <port>v4_11_8_Dout_A</port>
                <port>v4_11_8_EN_A</port>
                <port>v4_11_8_Rst_A</port>
                <port>v4_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_11_9_EN_A">EN</portMap>
                <portMap portMapName="v4_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_11_9_Addr_A</port>
                <port>v4_11_9_Clk_A</port>
                <port>v4_11_9_Din_A</port>
                <port>v4_11_9_Dout_A</port>
                <port>v4_11_9_EN_A</port>
                <port>v4_11_9_Rst_A</port>
                <port>v4_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_0_EN_A">EN</portMap>
                <portMap portMapName="v7_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_0_Addr_A</port>
                <port>v7_0_0_Clk_A</port>
                <port>v7_0_0_Din_A</port>
                <port>v7_0_0_Dout_A</port>
                <port>v7_0_0_EN_A</port>
                <port>v7_0_0_Rst_A</port>
                <port>v7_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_1_EN_A">EN</portMap>
                <portMap portMapName="v7_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_1_Addr_A</port>
                <port>v7_0_1_Clk_A</port>
                <port>v7_0_1_Din_A</port>
                <port>v7_0_1_Dout_A</port>
                <port>v7_0_1_EN_A</port>
                <port>v7_0_1_Rst_A</port>
                <port>v7_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_2_EN_A">EN</portMap>
                <portMap portMapName="v7_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_2_Addr_A</port>
                <port>v7_0_2_Clk_A</port>
                <port>v7_0_2_Din_A</port>
                <port>v7_0_2_Dout_A</port>
                <port>v7_0_2_EN_A</port>
                <port>v7_0_2_Rst_A</port>
                <port>v7_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_3_EN_A">EN</portMap>
                <portMap portMapName="v7_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_3_Addr_A</port>
                <port>v7_0_3_Clk_A</port>
                <port>v7_0_3_Din_A</port>
                <port>v7_0_3_Dout_A</port>
                <port>v7_0_3_EN_A</port>
                <port>v7_0_3_Rst_A</port>
                <port>v7_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_4_EN_A">EN</portMap>
                <portMap portMapName="v7_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_4_Addr_A</port>
                <port>v7_0_4_Clk_A</port>
                <port>v7_0_4_Din_A</port>
                <port>v7_0_4_Dout_A</port>
                <port>v7_0_4_EN_A</port>
                <port>v7_0_4_Rst_A</port>
                <port>v7_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_5_EN_A">EN</portMap>
                <portMap portMapName="v7_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_5_Addr_A</port>
                <port>v7_0_5_Clk_A</port>
                <port>v7_0_5_Din_A</port>
                <port>v7_0_5_Dout_A</port>
                <port>v7_0_5_EN_A</port>
                <port>v7_0_5_Rst_A</port>
                <port>v7_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_6_EN_A">EN</portMap>
                <portMap portMapName="v7_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_6_Addr_A</port>
                <port>v7_0_6_Clk_A</port>
                <port>v7_0_6_Din_A</port>
                <port>v7_0_6_Dout_A</port>
                <port>v7_0_6_EN_A</port>
                <port>v7_0_6_Rst_A</port>
                <port>v7_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_7_EN_A">EN</portMap>
                <portMap portMapName="v7_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_7_Addr_A</port>
                <port>v7_0_7_Clk_A</port>
                <port>v7_0_7_Din_A</port>
                <port>v7_0_7_Dout_A</port>
                <port>v7_0_7_EN_A</port>
                <port>v7_0_7_Rst_A</port>
                <port>v7_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_8_EN_A">EN</portMap>
                <portMap portMapName="v7_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_8_Addr_A</port>
                <port>v7_0_8_Clk_A</port>
                <port>v7_0_8_Din_A</port>
                <port>v7_0_8_Dout_A</port>
                <port>v7_0_8_EN_A</port>
                <port>v7_0_8_Rst_A</port>
                <port>v7_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_0_9_EN_A">EN</portMap>
                <portMap portMapName="v7_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_0_9_Addr_A</port>
                <port>v7_0_9_Clk_A</port>
                <port>v7_0_9_Din_A</port>
                <port>v7_0_9_Dout_A</port>
                <port>v7_0_9_EN_A</port>
                <port>v7_0_9_Rst_A</port>
                <port>v7_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_0_EN_A">EN</portMap>
                <portMap portMapName="v7_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_0_Addr_A</port>
                <port>v7_1_0_Clk_A</port>
                <port>v7_1_0_Din_A</port>
                <port>v7_1_0_Dout_A</port>
                <port>v7_1_0_EN_A</port>
                <port>v7_1_0_Rst_A</port>
                <port>v7_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_1_EN_A">EN</portMap>
                <portMap portMapName="v7_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_1_Addr_A</port>
                <port>v7_1_1_Clk_A</port>
                <port>v7_1_1_Din_A</port>
                <port>v7_1_1_Dout_A</port>
                <port>v7_1_1_EN_A</port>
                <port>v7_1_1_Rst_A</port>
                <port>v7_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_2_EN_A">EN</portMap>
                <portMap portMapName="v7_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_2_Addr_A</port>
                <port>v7_1_2_Clk_A</port>
                <port>v7_1_2_Din_A</port>
                <port>v7_1_2_Dout_A</port>
                <port>v7_1_2_EN_A</port>
                <port>v7_1_2_Rst_A</port>
                <port>v7_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_3_EN_A">EN</portMap>
                <portMap portMapName="v7_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_3_Addr_A</port>
                <port>v7_1_3_Clk_A</port>
                <port>v7_1_3_Din_A</port>
                <port>v7_1_3_Dout_A</port>
                <port>v7_1_3_EN_A</port>
                <port>v7_1_3_Rst_A</port>
                <port>v7_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_4_EN_A">EN</portMap>
                <portMap portMapName="v7_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_4_Addr_A</port>
                <port>v7_1_4_Clk_A</port>
                <port>v7_1_4_Din_A</port>
                <port>v7_1_4_Dout_A</port>
                <port>v7_1_4_EN_A</port>
                <port>v7_1_4_Rst_A</port>
                <port>v7_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_5_EN_A">EN</portMap>
                <portMap portMapName="v7_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_5_Addr_A</port>
                <port>v7_1_5_Clk_A</port>
                <port>v7_1_5_Din_A</port>
                <port>v7_1_5_Dout_A</port>
                <port>v7_1_5_EN_A</port>
                <port>v7_1_5_Rst_A</port>
                <port>v7_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_6_EN_A">EN</portMap>
                <portMap portMapName="v7_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_6_Addr_A</port>
                <port>v7_1_6_Clk_A</port>
                <port>v7_1_6_Din_A</port>
                <port>v7_1_6_Dout_A</port>
                <port>v7_1_6_EN_A</port>
                <port>v7_1_6_Rst_A</port>
                <port>v7_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_7_EN_A">EN</portMap>
                <portMap portMapName="v7_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_7_Addr_A</port>
                <port>v7_1_7_Clk_A</port>
                <port>v7_1_7_Din_A</port>
                <port>v7_1_7_Dout_A</port>
                <port>v7_1_7_EN_A</port>
                <port>v7_1_7_Rst_A</port>
                <port>v7_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_8_EN_A">EN</portMap>
                <portMap portMapName="v7_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_8_Addr_A</port>
                <port>v7_1_8_Clk_A</port>
                <port>v7_1_8_Din_A</port>
                <port>v7_1_8_Dout_A</port>
                <port>v7_1_8_EN_A</port>
                <port>v7_1_8_Rst_A</port>
                <port>v7_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_1_9_EN_A">EN</portMap>
                <portMap portMapName="v7_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_1_9_Addr_A</port>
                <port>v7_1_9_Clk_A</port>
                <port>v7_1_9_Din_A</port>
                <port>v7_1_9_Dout_A</port>
                <port>v7_1_9_EN_A</port>
                <port>v7_1_9_Rst_A</port>
                <port>v7_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_0_EN_A">EN</portMap>
                <portMap portMapName="v7_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_0_Addr_A</port>
                <port>v7_2_0_Clk_A</port>
                <port>v7_2_0_Din_A</port>
                <port>v7_2_0_Dout_A</port>
                <port>v7_2_0_EN_A</port>
                <port>v7_2_0_Rst_A</port>
                <port>v7_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_1_EN_A">EN</portMap>
                <portMap portMapName="v7_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_1_Addr_A</port>
                <port>v7_2_1_Clk_A</port>
                <port>v7_2_1_Din_A</port>
                <port>v7_2_1_Dout_A</port>
                <port>v7_2_1_EN_A</port>
                <port>v7_2_1_Rst_A</port>
                <port>v7_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_2_EN_A">EN</portMap>
                <portMap portMapName="v7_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_2_Addr_A</port>
                <port>v7_2_2_Clk_A</port>
                <port>v7_2_2_Din_A</port>
                <port>v7_2_2_Dout_A</port>
                <port>v7_2_2_EN_A</port>
                <port>v7_2_2_Rst_A</port>
                <port>v7_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_3_EN_A">EN</portMap>
                <portMap portMapName="v7_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_3_Addr_A</port>
                <port>v7_2_3_Clk_A</port>
                <port>v7_2_3_Din_A</port>
                <port>v7_2_3_Dout_A</port>
                <port>v7_2_3_EN_A</port>
                <port>v7_2_3_Rst_A</port>
                <port>v7_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_4_EN_A">EN</portMap>
                <portMap portMapName="v7_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_4_Addr_A</port>
                <port>v7_2_4_Clk_A</port>
                <port>v7_2_4_Din_A</port>
                <port>v7_2_4_Dout_A</port>
                <port>v7_2_4_EN_A</port>
                <port>v7_2_4_Rst_A</port>
                <port>v7_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_5_EN_A">EN</portMap>
                <portMap portMapName="v7_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_5_Addr_A</port>
                <port>v7_2_5_Clk_A</port>
                <port>v7_2_5_Din_A</port>
                <port>v7_2_5_Dout_A</port>
                <port>v7_2_5_EN_A</port>
                <port>v7_2_5_Rst_A</port>
                <port>v7_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_6_EN_A">EN</portMap>
                <portMap portMapName="v7_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_6_Addr_A</port>
                <port>v7_2_6_Clk_A</port>
                <port>v7_2_6_Din_A</port>
                <port>v7_2_6_Dout_A</port>
                <port>v7_2_6_EN_A</port>
                <port>v7_2_6_Rst_A</port>
                <port>v7_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_7_EN_A">EN</portMap>
                <portMap portMapName="v7_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_7_Addr_A</port>
                <port>v7_2_7_Clk_A</port>
                <port>v7_2_7_Din_A</port>
                <port>v7_2_7_Dout_A</port>
                <port>v7_2_7_EN_A</port>
                <port>v7_2_7_Rst_A</port>
                <port>v7_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_8_EN_A">EN</portMap>
                <portMap portMapName="v7_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_8_Addr_A</port>
                <port>v7_2_8_Clk_A</port>
                <port>v7_2_8_Din_A</port>
                <port>v7_2_8_Dout_A</port>
                <port>v7_2_8_EN_A</port>
                <port>v7_2_8_Rst_A</port>
                <port>v7_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_2_9_EN_A">EN</portMap>
                <portMap portMapName="v7_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_2_9_Addr_A</port>
                <port>v7_2_9_Clk_A</port>
                <port>v7_2_9_Din_A</port>
                <port>v7_2_9_Dout_A</port>
                <port>v7_2_9_EN_A</port>
                <port>v7_2_9_Rst_A</port>
                <port>v7_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_0_EN_A">EN</portMap>
                <portMap portMapName="v7_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_0_Addr_A</port>
                <port>v7_3_0_Clk_A</port>
                <port>v7_3_0_Din_A</port>
                <port>v7_3_0_Dout_A</port>
                <port>v7_3_0_EN_A</port>
                <port>v7_3_0_Rst_A</port>
                <port>v7_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_1_EN_A">EN</portMap>
                <portMap portMapName="v7_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_1_Addr_A</port>
                <port>v7_3_1_Clk_A</port>
                <port>v7_3_1_Din_A</port>
                <port>v7_3_1_Dout_A</port>
                <port>v7_3_1_EN_A</port>
                <port>v7_3_1_Rst_A</port>
                <port>v7_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_2_EN_A">EN</portMap>
                <portMap portMapName="v7_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_2_Addr_A</port>
                <port>v7_3_2_Clk_A</port>
                <port>v7_3_2_Din_A</port>
                <port>v7_3_2_Dout_A</port>
                <port>v7_3_2_EN_A</port>
                <port>v7_3_2_Rst_A</port>
                <port>v7_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_3_EN_A">EN</portMap>
                <portMap portMapName="v7_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_3_Addr_A</port>
                <port>v7_3_3_Clk_A</port>
                <port>v7_3_3_Din_A</port>
                <port>v7_3_3_Dout_A</port>
                <port>v7_3_3_EN_A</port>
                <port>v7_3_3_Rst_A</port>
                <port>v7_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_4_EN_A">EN</portMap>
                <portMap portMapName="v7_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_4_Addr_A</port>
                <port>v7_3_4_Clk_A</port>
                <port>v7_3_4_Din_A</port>
                <port>v7_3_4_Dout_A</port>
                <port>v7_3_4_EN_A</port>
                <port>v7_3_4_Rst_A</port>
                <port>v7_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_5_EN_A">EN</portMap>
                <portMap portMapName="v7_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_5_Addr_A</port>
                <port>v7_3_5_Clk_A</port>
                <port>v7_3_5_Din_A</port>
                <port>v7_3_5_Dout_A</port>
                <port>v7_3_5_EN_A</port>
                <port>v7_3_5_Rst_A</port>
                <port>v7_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_6_EN_A">EN</portMap>
                <portMap portMapName="v7_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_6_Addr_A</port>
                <port>v7_3_6_Clk_A</port>
                <port>v7_3_6_Din_A</port>
                <port>v7_3_6_Dout_A</port>
                <port>v7_3_6_EN_A</port>
                <port>v7_3_6_Rst_A</port>
                <port>v7_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_7_EN_A">EN</portMap>
                <portMap portMapName="v7_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_7_Addr_A</port>
                <port>v7_3_7_Clk_A</port>
                <port>v7_3_7_Din_A</port>
                <port>v7_3_7_Dout_A</port>
                <port>v7_3_7_EN_A</port>
                <port>v7_3_7_Rst_A</port>
                <port>v7_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_8_EN_A">EN</portMap>
                <portMap portMapName="v7_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_8_Addr_A</port>
                <port>v7_3_8_Clk_A</port>
                <port>v7_3_8_Din_A</port>
                <port>v7_3_8_Dout_A</port>
                <port>v7_3_8_EN_A</port>
                <port>v7_3_8_Rst_A</port>
                <port>v7_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_3_9_EN_A">EN</portMap>
                <portMap portMapName="v7_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_3_9_Addr_A</port>
                <port>v7_3_9_Clk_A</port>
                <port>v7_3_9_Din_A</port>
                <port>v7_3_9_Dout_A</port>
                <port>v7_3_9_EN_A</port>
                <port>v7_3_9_Rst_A</port>
                <port>v7_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_0_EN_A">EN</portMap>
                <portMap portMapName="v7_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_0_Addr_A</port>
                <port>v7_4_0_Clk_A</port>
                <port>v7_4_0_Din_A</port>
                <port>v7_4_0_Dout_A</port>
                <port>v7_4_0_EN_A</port>
                <port>v7_4_0_Rst_A</port>
                <port>v7_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_1_EN_A">EN</portMap>
                <portMap portMapName="v7_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_1_Addr_A</port>
                <port>v7_4_1_Clk_A</port>
                <port>v7_4_1_Din_A</port>
                <port>v7_4_1_Dout_A</port>
                <port>v7_4_1_EN_A</port>
                <port>v7_4_1_Rst_A</port>
                <port>v7_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_2_EN_A">EN</portMap>
                <portMap portMapName="v7_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_2_Addr_A</port>
                <port>v7_4_2_Clk_A</port>
                <port>v7_4_2_Din_A</port>
                <port>v7_4_2_Dout_A</port>
                <port>v7_4_2_EN_A</port>
                <port>v7_4_2_Rst_A</port>
                <port>v7_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_3_EN_A">EN</portMap>
                <portMap portMapName="v7_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_3_Addr_A</port>
                <port>v7_4_3_Clk_A</port>
                <port>v7_4_3_Din_A</port>
                <port>v7_4_3_Dout_A</port>
                <port>v7_4_3_EN_A</port>
                <port>v7_4_3_Rst_A</port>
                <port>v7_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_4_EN_A">EN</portMap>
                <portMap portMapName="v7_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_4_Addr_A</port>
                <port>v7_4_4_Clk_A</port>
                <port>v7_4_4_Din_A</port>
                <port>v7_4_4_Dout_A</port>
                <port>v7_4_4_EN_A</port>
                <port>v7_4_4_Rst_A</port>
                <port>v7_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_5_EN_A">EN</portMap>
                <portMap portMapName="v7_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_5_Addr_A</port>
                <port>v7_4_5_Clk_A</port>
                <port>v7_4_5_Din_A</port>
                <port>v7_4_5_Dout_A</port>
                <port>v7_4_5_EN_A</port>
                <port>v7_4_5_Rst_A</port>
                <port>v7_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_6_EN_A">EN</portMap>
                <portMap portMapName="v7_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_6_Addr_A</port>
                <port>v7_4_6_Clk_A</port>
                <port>v7_4_6_Din_A</port>
                <port>v7_4_6_Dout_A</port>
                <port>v7_4_6_EN_A</port>
                <port>v7_4_6_Rst_A</port>
                <port>v7_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_7_EN_A">EN</portMap>
                <portMap portMapName="v7_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_7_Addr_A</port>
                <port>v7_4_7_Clk_A</port>
                <port>v7_4_7_Din_A</port>
                <port>v7_4_7_Dout_A</port>
                <port>v7_4_7_EN_A</port>
                <port>v7_4_7_Rst_A</port>
                <port>v7_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_8_EN_A">EN</portMap>
                <portMap portMapName="v7_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_8_Addr_A</port>
                <port>v7_4_8_Clk_A</port>
                <port>v7_4_8_Din_A</port>
                <port>v7_4_8_Dout_A</port>
                <port>v7_4_8_EN_A</port>
                <port>v7_4_8_Rst_A</port>
                <port>v7_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_4_9_EN_A">EN</portMap>
                <portMap portMapName="v7_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_4_9_Addr_A</port>
                <port>v7_4_9_Clk_A</port>
                <port>v7_4_9_Din_A</port>
                <port>v7_4_9_Dout_A</port>
                <port>v7_4_9_EN_A</port>
                <port>v7_4_9_Rst_A</port>
                <port>v7_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_0_EN_A">EN</portMap>
                <portMap portMapName="v7_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_0_Addr_A</port>
                <port>v7_5_0_Clk_A</port>
                <port>v7_5_0_Din_A</port>
                <port>v7_5_0_Dout_A</port>
                <port>v7_5_0_EN_A</port>
                <port>v7_5_0_Rst_A</port>
                <port>v7_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_1_EN_A">EN</portMap>
                <portMap portMapName="v7_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_1_Addr_A</port>
                <port>v7_5_1_Clk_A</port>
                <port>v7_5_1_Din_A</port>
                <port>v7_5_1_Dout_A</port>
                <port>v7_5_1_EN_A</port>
                <port>v7_5_1_Rst_A</port>
                <port>v7_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_2_EN_A">EN</portMap>
                <portMap portMapName="v7_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_2_Addr_A</port>
                <port>v7_5_2_Clk_A</port>
                <port>v7_5_2_Din_A</port>
                <port>v7_5_2_Dout_A</port>
                <port>v7_5_2_EN_A</port>
                <port>v7_5_2_Rst_A</port>
                <port>v7_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_3_EN_A">EN</portMap>
                <portMap portMapName="v7_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_3_Addr_A</port>
                <port>v7_5_3_Clk_A</port>
                <port>v7_5_3_Din_A</port>
                <port>v7_5_3_Dout_A</port>
                <port>v7_5_3_EN_A</port>
                <port>v7_5_3_Rst_A</port>
                <port>v7_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_4_EN_A">EN</portMap>
                <portMap portMapName="v7_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_4_Addr_A</port>
                <port>v7_5_4_Clk_A</port>
                <port>v7_5_4_Din_A</port>
                <port>v7_5_4_Dout_A</port>
                <port>v7_5_4_EN_A</port>
                <port>v7_5_4_Rst_A</port>
                <port>v7_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_5_EN_A">EN</portMap>
                <portMap portMapName="v7_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_5_Addr_A</port>
                <port>v7_5_5_Clk_A</port>
                <port>v7_5_5_Din_A</port>
                <port>v7_5_5_Dout_A</port>
                <port>v7_5_5_EN_A</port>
                <port>v7_5_5_Rst_A</port>
                <port>v7_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_6_EN_A">EN</portMap>
                <portMap portMapName="v7_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_6_Addr_A</port>
                <port>v7_5_6_Clk_A</port>
                <port>v7_5_6_Din_A</port>
                <port>v7_5_6_Dout_A</port>
                <port>v7_5_6_EN_A</port>
                <port>v7_5_6_Rst_A</port>
                <port>v7_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_7_EN_A">EN</portMap>
                <portMap portMapName="v7_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_7_Addr_A</port>
                <port>v7_5_7_Clk_A</port>
                <port>v7_5_7_Din_A</port>
                <port>v7_5_7_Dout_A</port>
                <port>v7_5_7_EN_A</port>
                <port>v7_5_7_Rst_A</port>
                <port>v7_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_8_EN_A">EN</portMap>
                <portMap portMapName="v7_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_8_Addr_A</port>
                <port>v7_5_8_Clk_A</port>
                <port>v7_5_8_Din_A</port>
                <port>v7_5_8_Dout_A</port>
                <port>v7_5_8_EN_A</port>
                <port>v7_5_8_Rst_A</port>
                <port>v7_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_5_9_EN_A">EN</portMap>
                <portMap portMapName="v7_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_5_9_Addr_A</port>
                <port>v7_5_9_Clk_A</port>
                <port>v7_5_9_Din_A</port>
                <port>v7_5_9_Dout_A</port>
                <port>v7_5_9_EN_A</port>
                <port>v7_5_9_Rst_A</port>
                <port>v7_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_0_EN_A">EN</portMap>
                <portMap portMapName="v7_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_0_Addr_A</port>
                <port>v7_6_0_Clk_A</port>
                <port>v7_6_0_Din_A</port>
                <port>v7_6_0_Dout_A</port>
                <port>v7_6_0_EN_A</port>
                <port>v7_6_0_Rst_A</port>
                <port>v7_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_0_EN_B">EN</portMap>
                <portMap portMapName="v7_6_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_0_Addr_B</port>
                <port>v7_6_0_Clk_B</port>
                <port>v7_6_0_Din_B</port>
                <port>v7_6_0_Dout_B</port>
                <port>v7_6_0_EN_B</port>
                <port>v7_6_0_Rst_B</port>
                <port>v7_6_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_1_EN_A">EN</portMap>
                <portMap portMapName="v7_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_1_Addr_A</port>
                <port>v7_6_1_Clk_A</port>
                <port>v7_6_1_Din_A</port>
                <port>v7_6_1_Dout_A</port>
                <port>v7_6_1_EN_A</port>
                <port>v7_6_1_Rst_A</port>
                <port>v7_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_1_EN_B">EN</portMap>
                <portMap portMapName="v7_6_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_1_Addr_B</port>
                <port>v7_6_1_Clk_B</port>
                <port>v7_6_1_Din_B</port>
                <port>v7_6_1_Dout_B</port>
                <port>v7_6_1_EN_B</port>
                <port>v7_6_1_Rst_B</port>
                <port>v7_6_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_2_EN_A">EN</portMap>
                <portMap portMapName="v7_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_2_Addr_A</port>
                <port>v7_6_2_Clk_A</port>
                <port>v7_6_2_Din_A</port>
                <port>v7_6_2_Dout_A</port>
                <port>v7_6_2_EN_A</port>
                <port>v7_6_2_Rst_A</port>
                <port>v7_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_2_EN_B">EN</portMap>
                <portMap portMapName="v7_6_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_2_Addr_B</port>
                <port>v7_6_2_Clk_B</port>
                <port>v7_6_2_Din_B</port>
                <port>v7_6_2_Dout_B</port>
                <port>v7_6_2_EN_B</port>
                <port>v7_6_2_Rst_B</port>
                <port>v7_6_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_3_EN_A">EN</portMap>
                <portMap portMapName="v7_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_3_Addr_A</port>
                <port>v7_6_3_Clk_A</port>
                <port>v7_6_3_Din_A</port>
                <port>v7_6_3_Dout_A</port>
                <port>v7_6_3_EN_A</port>
                <port>v7_6_3_Rst_A</port>
                <port>v7_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_3_EN_B">EN</portMap>
                <portMap portMapName="v7_6_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_3_Addr_B</port>
                <port>v7_6_3_Clk_B</port>
                <port>v7_6_3_Din_B</port>
                <port>v7_6_3_Dout_B</port>
                <port>v7_6_3_EN_B</port>
                <port>v7_6_3_Rst_B</port>
                <port>v7_6_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_4_EN_A">EN</portMap>
                <portMap portMapName="v7_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_4_Addr_A</port>
                <port>v7_6_4_Clk_A</port>
                <port>v7_6_4_Din_A</port>
                <port>v7_6_4_Dout_A</port>
                <port>v7_6_4_EN_A</port>
                <port>v7_6_4_Rst_A</port>
                <port>v7_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_4_EN_B">EN</portMap>
                <portMap portMapName="v7_6_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_4_Addr_B</port>
                <port>v7_6_4_Clk_B</port>
                <port>v7_6_4_Din_B</port>
                <port>v7_6_4_Dout_B</port>
                <port>v7_6_4_EN_B</port>
                <port>v7_6_4_Rst_B</port>
                <port>v7_6_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_5_EN_A">EN</portMap>
                <portMap portMapName="v7_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_5_Addr_A</port>
                <port>v7_6_5_Clk_A</port>
                <port>v7_6_5_Din_A</port>
                <port>v7_6_5_Dout_A</port>
                <port>v7_6_5_EN_A</port>
                <port>v7_6_5_Rst_A</port>
                <port>v7_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_5_EN_B">EN</portMap>
                <portMap portMapName="v7_6_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_5_Addr_B</port>
                <port>v7_6_5_Clk_B</port>
                <port>v7_6_5_Din_B</port>
                <port>v7_6_5_Dout_B</port>
                <port>v7_6_5_EN_B</port>
                <port>v7_6_5_Rst_B</port>
                <port>v7_6_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_6_EN_A">EN</portMap>
                <portMap portMapName="v7_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_6_Addr_A</port>
                <port>v7_6_6_Clk_A</port>
                <port>v7_6_6_Din_A</port>
                <port>v7_6_6_Dout_A</port>
                <port>v7_6_6_EN_A</port>
                <port>v7_6_6_Rst_A</port>
                <port>v7_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_6_EN_B">EN</portMap>
                <portMap portMapName="v7_6_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_6_Addr_B</port>
                <port>v7_6_6_Clk_B</port>
                <port>v7_6_6_Din_B</port>
                <port>v7_6_6_Dout_B</port>
                <port>v7_6_6_EN_B</port>
                <port>v7_6_6_Rst_B</port>
                <port>v7_6_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_7_EN_A">EN</portMap>
                <portMap portMapName="v7_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_7_Addr_A</port>
                <port>v7_6_7_Clk_A</port>
                <port>v7_6_7_Din_A</port>
                <port>v7_6_7_Dout_A</port>
                <port>v7_6_7_EN_A</port>
                <port>v7_6_7_Rst_A</port>
                <port>v7_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_7_EN_B">EN</portMap>
                <portMap portMapName="v7_6_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_7_Addr_B</port>
                <port>v7_6_7_Clk_B</port>
                <port>v7_6_7_Din_B</port>
                <port>v7_6_7_Dout_B</port>
                <port>v7_6_7_EN_B</port>
                <port>v7_6_7_Rst_B</port>
                <port>v7_6_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_8_EN_A">EN</portMap>
                <portMap portMapName="v7_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_8_Addr_A</port>
                <port>v7_6_8_Clk_A</port>
                <port>v7_6_8_Din_A</port>
                <port>v7_6_8_Dout_A</port>
                <port>v7_6_8_EN_A</port>
                <port>v7_6_8_Rst_A</port>
                <port>v7_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_8_EN_B">EN</portMap>
                <portMap portMapName="v7_6_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_8_Addr_B</port>
                <port>v7_6_8_Clk_B</port>
                <port>v7_6_8_Din_B</port>
                <port>v7_6_8_Dout_B</port>
                <port>v7_6_8_EN_B</port>
                <port>v7_6_8_Rst_B</port>
                <port>v7_6_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_6_9_EN_A">EN</portMap>
                <portMap portMapName="v7_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_9_Addr_A</port>
                <port>v7_6_9_Clk_A</port>
                <port>v7_6_9_Din_A</port>
                <port>v7_6_9_Dout_A</port>
                <port>v7_6_9_EN_A</port>
                <port>v7_6_9_Rst_A</port>
                <port>v7_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_6_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_6_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_6_9_EN_B">EN</portMap>
                <portMap portMapName="v7_6_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_6_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_6_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_6_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_6_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_6_9_Addr_B</port>
                <port>v7_6_9_Clk_B</port>
                <port>v7_6_9_Din_B</port>
                <port>v7_6_9_Dout_B</port>
                <port>v7_6_9_EN_B</port>
                <port>v7_6_9_Rst_B</port>
                <port>v7_6_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_0_EN_A">EN</portMap>
                <portMap portMapName="v7_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_0_Addr_A</port>
                <port>v7_7_0_Clk_A</port>
                <port>v7_7_0_Din_A</port>
                <port>v7_7_0_Dout_A</port>
                <port>v7_7_0_EN_A</port>
                <port>v7_7_0_Rst_A</port>
                <port>v7_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_0_EN_B">EN</portMap>
                <portMap portMapName="v7_7_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_0_Addr_B</port>
                <port>v7_7_0_Clk_B</port>
                <port>v7_7_0_Din_B</port>
                <port>v7_7_0_Dout_B</port>
                <port>v7_7_0_EN_B</port>
                <port>v7_7_0_Rst_B</port>
                <port>v7_7_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_1_EN_A">EN</portMap>
                <portMap portMapName="v7_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_1_Addr_A</port>
                <port>v7_7_1_Clk_A</port>
                <port>v7_7_1_Din_A</port>
                <port>v7_7_1_Dout_A</port>
                <port>v7_7_1_EN_A</port>
                <port>v7_7_1_Rst_A</port>
                <port>v7_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_1_EN_B">EN</portMap>
                <portMap portMapName="v7_7_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_1_Addr_B</port>
                <port>v7_7_1_Clk_B</port>
                <port>v7_7_1_Din_B</port>
                <port>v7_7_1_Dout_B</port>
                <port>v7_7_1_EN_B</port>
                <port>v7_7_1_Rst_B</port>
                <port>v7_7_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_2_EN_A">EN</portMap>
                <portMap portMapName="v7_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_2_Addr_A</port>
                <port>v7_7_2_Clk_A</port>
                <port>v7_7_2_Din_A</port>
                <port>v7_7_2_Dout_A</port>
                <port>v7_7_2_EN_A</port>
                <port>v7_7_2_Rst_A</port>
                <port>v7_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_2_EN_B">EN</portMap>
                <portMap portMapName="v7_7_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_2_Addr_B</port>
                <port>v7_7_2_Clk_B</port>
                <port>v7_7_2_Din_B</port>
                <port>v7_7_2_Dout_B</port>
                <port>v7_7_2_EN_B</port>
                <port>v7_7_2_Rst_B</port>
                <port>v7_7_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_3_EN_A">EN</portMap>
                <portMap portMapName="v7_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_3_Addr_A</port>
                <port>v7_7_3_Clk_A</port>
                <port>v7_7_3_Din_A</port>
                <port>v7_7_3_Dout_A</port>
                <port>v7_7_3_EN_A</port>
                <port>v7_7_3_Rst_A</port>
                <port>v7_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_3_EN_B">EN</portMap>
                <portMap portMapName="v7_7_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_3_Addr_B</port>
                <port>v7_7_3_Clk_B</port>
                <port>v7_7_3_Din_B</port>
                <port>v7_7_3_Dout_B</port>
                <port>v7_7_3_EN_B</port>
                <port>v7_7_3_Rst_B</port>
                <port>v7_7_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_4_EN_A">EN</portMap>
                <portMap portMapName="v7_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_4_Addr_A</port>
                <port>v7_7_4_Clk_A</port>
                <port>v7_7_4_Din_A</port>
                <port>v7_7_4_Dout_A</port>
                <port>v7_7_4_EN_A</port>
                <port>v7_7_4_Rst_A</port>
                <port>v7_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_4_EN_B">EN</portMap>
                <portMap portMapName="v7_7_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_4_Addr_B</port>
                <port>v7_7_4_Clk_B</port>
                <port>v7_7_4_Din_B</port>
                <port>v7_7_4_Dout_B</port>
                <port>v7_7_4_EN_B</port>
                <port>v7_7_4_Rst_B</port>
                <port>v7_7_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_5_EN_A">EN</portMap>
                <portMap portMapName="v7_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_5_Addr_A</port>
                <port>v7_7_5_Clk_A</port>
                <port>v7_7_5_Din_A</port>
                <port>v7_7_5_Dout_A</port>
                <port>v7_7_5_EN_A</port>
                <port>v7_7_5_Rst_A</port>
                <port>v7_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_5_EN_B">EN</portMap>
                <portMap portMapName="v7_7_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_5_Addr_B</port>
                <port>v7_7_5_Clk_B</port>
                <port>v7_7_5_Din_B</port>
                <port>v7_7_5_Dout_B</port>
                <port>v7_7_5_EN_B</port>
                <port>v7_7_5_Rst_B</port>
                <port>v7_7_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_6_EN_A">EN</portMap>
                <portMap portMapName="v7_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_6_Addr_A</port>
                <port>v7_7_6_Clk_A</port>
                <port>v7_7_6_Din_A</port>
                <port>v7_7_6_Dout_A</port>
                <port>v7_7_6_EN_A</port>
                <port>v7_7_6_Rst_A</port>
                <port>v7_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_6_EN_B">EN</portMap>
                <portMap portMapName="v7_7_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_6_Addr_B</port>
                <port>v7_7_6_Clk_B</port>
                <port>v7_7_6_Din_B</port>
                <port>v7_7_6_Dout_B</port>
                <port>v7_7_6_EN_B</port>
                <port>v7_7_6_Rst_B</port>
                <port>v7_7_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_7_EN_A">EN</portMap>
                <portMap portMapName="v7_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_7_Addr_A</port>
                <port>v7_7_7_Clk_A</port>
                <port>v7_7_7_Din_A</port>
                <port>v7_7_7_Dout_A</port>
                <port>v7_7_7_EN_A</port>
                <port>v7_7_7_Rst_A</port>
                <port>v7_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_7_EN_B">EN</portMap>
                <portMap portMapName="v7_7_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_7_Addr_B</port>
                <port>v7_7_7_Clk_B</port>
                <port>v7_7_7_Din_B</port>
                <port>v7_7_7_Dout_B</port>
                <port>v7_7_7_EN_B</port>
                <port>v7_7_7_Rst_B</port>
                <port>v7_7_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_8_EN_A">EN</portMap>
                <portMap portMapName="v7_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_8_Addr_A</port>
                <port>v7_7_8_Clk_A</port>
                <port>v7_7_8_Din_A</port>
                <port>v7_7_8_Dout_A</port>
                <port>v7_7_8_EN_A</port>
                <port>v7_7_8_Rst_A</port>
                <port>v7_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_8_EN_B">EN</portMap>
                <portMap portMapName="v7_7_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_8_Addr_B</port>
                <port>v7_7_8_Clk_B</port>
                <port>v7_7_8_Din_B</port>
                <port>v7_7_8_Dout_B</port>
                <port>v7_7_8_EN_B</port>
                <port>v7_7_8_Rst_B</port>
                <port>v7_7_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_7_9_EN_A">EN</portMap>
                <portMap portMapName="v7_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_9_Addr_A</port>
                <port>v7_7_9_Clk_A</port>
                <port>v7_7_9_Din_A</port>
                <port>v7_7_9_Dout_A</port>
                <port>v7_7_9_EN_A</port>
                <port>v7_7_9_Rst_A</port>
                <port>v7_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_7_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_7_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_7_9_EN_B">EN</portMap>
                <portMap portMapName="v7_7_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_7_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_7_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_7_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_7_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_7_9_Addr_B</port>
                <port>v7_7_9_Clk_B</port>
                <port>v7_7_9_Din_B</port>
                <port>v7_7_9_Dout_B</port>
                <port>v7_7_9_EN_B</port>
                <port>v7_7_9_Rst_B</port>
                <port>v7_7_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_0_EN_A">EN</portMap>
                <portMap portMapName="v7_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_0_Addr_A</port>
                <port>v7_8_0_Clk_A</port>
                <port>v7_8_0_Din_A</port>
                <port>v7_8_0_Dout_A</port>
                <port>v7_8_0_EN_A</port>
                <port>v7_8_0_Rst_A</port>
                <port>v7_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_0_EN_B">EN</portMap>
                <portMap portMapName="v7_8_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_0_Addr_B</port>
                <port>v7_8_0_Clk_B</port>
                <port>v7_8_0_Din_B</port>
                <port>v7_8_0_Dout_B</port>
                <port>v7_8_0_EN_B</port>
                <port>v7_8_0_Rst_B</port>
                <port>v7_8_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_1_EN_A">EN</portMap>
                <portMap portMapName="v7_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_1_Addr_A</port>
                <port>v7_8_1_Clk_A</port>
                <port>v7_8_1_Din_A</port>
                <port>v7_8_1_Dout_A</port>
                <port>v7_8_1_EN_A</port>
                <port>v7_8_1_Rst_A</port>
                <port>v7_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_1_EN_B">EN</portMap>
                <portMap portMapName="v7_8_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_1_Addr_B</port>
                <port>v7_8_1_Clk_B</port>
                <port>v7_8_1_Din_B</port>
                <port>v7_8_1_Dout_B</port>
                <port>v7_8_1_EN_B</port>
                <port>v7_8_1_Rst_B</port>
                <port>v7_8_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_2_EN_A">EN</portMap>
                <portMap portMapName="v7_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_2_Addr_A</port>
                <port>v7_8_2_Clk_A</port>
                <port>v7_8_2_Din_A</port>
                <port>v7_8_2_Dout_A</port>
                <port>v7_8_2_EN_A</port>
                <port>v7_8_2_Rst_A</port>
                <port>v7_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_2_EN_B">EN</portMap>
                <portMap portMapName="v7_8_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_2_Addr_B</port>
                <port>v7_8_2_Clk_B</port>
                <port>v7_8_2_Din_B</port>
                <port>v7_8_2_Dout_B</port>
                <port>v7_8_2_EN_B</port>
                <port>v7_8_2_Rst_B</port>
                <port>v7_8_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_3_EN_A">EN</portMap>
                <portMap portMapName="v7_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_3_Addr_A</port>
                <port>v7_8_3_Clk_A</port>
                <port>v7_8_3_Din_A</port>
                <port>v7_8_3_Dout_A</port>
                <port>v7_8_3_EN_A</port>
                <port>v7_8_3_Rst_A</port>
                <port>v7_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_3_EN_B">EN</portMap>
                <portMap portMapName="v7_8_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_3_Addr_B</port>
                <port>v7_8_3_Clk_B</port>
                <port>v7_8_3_Din_B</port>
                <port>v7_8_3_Dout_B</port>
                <port>v7_8_3_EN_B</port>
                <port>v7_8_3_Rst_B</port>
                <port>v7_8_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_4_EN_A">EN</portMap>
                <portMap portMapName="v7_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_4_Addr_A</port>
                <port>v7_8_4_Clk_A</port>
                <port>v7_8_4_Din_A</port>
                <port>v7_8_4_Dout_A</port>
                <port>v7_8_4_EN_A</port>
                <port>v7_8_4_Rst_A</port>
                <port>v7_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_4_EN_B">EN</portMap>
                <portMap portMapName="v7_8_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_4_Addr_B</port>
                <port>v7_8_4_Clk_B</port>
                <port>v7_8_4_Din_B</port>
                <port>v7_8_4_Dout_B</port>
                <port>v7_8_4_EN_B</port>
                <port>v7_8_4_Rst_B</port>
                <port>v7_8_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_5_EN_A">EN</portMap>
                <portMap portMapName="v7_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_5_Addr_A</port>
                <port>v7_8_5_Clk_A</port>
                <port>v7_8_5_Din_A</port>
                <port>v7_8_5_Dout_A</port>
                <port>v7_8_5_EN_A</port>
                <port>v7_8_5_Rst_A</port>
                <port>v7_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_5_EN_B">EN</portMap>
                <portMap portMapName="v7_8_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_5_Addr_B</port>
                <port>v7_8_5_Clk_B</port>
                <port>v7_8_5_Din_B</port>
                <port>v7_8_5_Dout_B</port>
                <port>v7_8_5_EN_B</port>
                <port>v7_8_5_Rst_B</port>
                <port>v7_8_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_6_EN_A">EN</portMap>
                <portMap portMapName="v7_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_6_Addr_A</port>
                <port>v7_8_6_Clk_A</port>
                <port>v7_8_6_Din_A</port>
                <port>v7_8_6_Dout_A</port>
                <port>v7_8_6_EN_A</port>
                <port>v7_8_6_Rst_A</port>
                <port>v7_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_6_EN_B">EN</portMap>
                <portMap portMapName="v7_8_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_6_Addr_B</port>
                <port>v7_8_6_Clk_B</port>
                <port>v7_8_6_Din_B</port>
                <port>v7_8_6_Dout_B</port>
                <port>v7_8_6_EN_B</port>
                <port>v7_8_6_Rst_B</port>
                <port>v7_8_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_7_EN_A">EN</portMap>
                <portMap portMapName="v7_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_7_Addr_A</port>
                <port>v7_8_7_Clk_A</port>
                <port>v7_8_7_Din_A</port>
                <port>v7_8_7_Dout_A</port>
                <port>v7_8_7_EN_A</port>
                <port>v7_8_7_Rst_A</port>
                <port>v7_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_7_EN_B">EN</portMap>
                <portMap portMapName="v7_8_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_7_Addr_B</port>
                <port>v7_8_7_Clk_B</port>
                <port>v7_8_7_Din_B</port>
                <port>v7_8_7_Dout_B</port>
                <port>v7_8_7_EN_B</port>
                <port>v7_8_7_Rst_B</port>
                <port>v7_8_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_8_EN_A">EN</portMap>
                <portMap portMapName="v7_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_8_Addr_A</port>
                <port>v7_8_8_Clk_A</port>
                <port>v7_8_8_Din_A</port>
                <port>v7_8_8_Dout_A</port>
                <port>v7_8_8_EN_A</port>
                <port>v7_8_8_Rst_A</port>
                <port>v7_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_8_EN_B">EN</portMap>
                <portMap portMapName="v7_8_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_8_Addr_B</port>
                <port>v7_8_8_Clk_B</port>
                <port>v7_8_8_Din_B</port>
                <port>v7_8_8_Dout_B</port>
                <port>v7_8_8_EN_B</port>
                <port>v7_8_8_Rst_B</port>
                <port>v7_8_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_8_9_EN_A">EN</portMap>
                <portMap portMapName="v7_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_9_Addr_A</port>
                <port>v7_8_9_Clk_A</port>
                <port>v7_8_9_Din_A</port>
                <port>v7_8_9_Dout_A</port>
                <port>v7_8_9_EN_A</port>
                <port>v7_8_9_Rst_A</port>
                <port>v7_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_8_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_8_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_8_9_EN_B">EN</portMap>
                <portMap portMapName="v7_8_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_8_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_8_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_8_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_8_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_8_9_Addr_B</port>
                <port>v7_8_9_Clk_B</port>
                <port>v7_8_9_Din_B</port>
                <port>v7_8_9_Dout_B</port>
                <port>v7_8_9_EN_B</port>
                <port>v7_8_9_Rst_B</port>
                <port>v7_8_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_0_EN_A">EN</portMap>
                <portMap portMapName="v7_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_0_Addr_A</port>
                <port>v7_9_0_Clk_A</port>
                <port>v7_9_0_Din_A</port>
                <port>v7_9_0_Dout_A</port>
                <port>v7_9_0_EN_A</port>
                <port>v7_9_0_Rst_A</port>
                <port>v7_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_0_EN_B">EN</portMap>
                <portMap portMapName="v7_9_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_0_Addr_B</port>
                <port>v7_9_0_Clk_B</port>
                <port>v7_9_0_Din_B</port>
                <port>v7_9_0_Dout_B</port>
                <port>v7_9_0_EN_B</port>
                <port>v7_9_0_Rst_B</port>
                <port>v7_9_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_1_EN_A">EN</portMap>
                <portMap portMapName="v7_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_1_Addr_A</port>
                <port>v7_9_1_Clk_A</port>
                <port>v7_9_1_Din_A</port>
                <port>v7_9_1_Dout_A</port>
                <port>v7_9_1_EN_A</port>
                <port>v7_9_1_Rst_A</port>
                <port>v7_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_1_EN_B">EN</portMap>
                <portMap portMapName="v7_9_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_1_Addr_B</port>
                <port>v7_9_1_Clk_B</port>
                <port>v7_9_1_Din_B</port>
                <port>v7_9_1_Dout_B</port>
                <port>v7_9_1_EN_B</port>
                <port>v7_9_1_Rst_B</port>
                <port>v7_9_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_2_EN_A">EN</portMap>
                <portMap portMapName="v7_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_2_Addr_A</port>
                <port>v7_9_2_Clk_A</port>
                <port>v7_9_2_Din_A</port>
                <port>v7_9_2_Dout_A</port>
                <port>v7_9_2_EN_A</port>
                <port>v7_9_2_Rst_A</port>
                <port>v7_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_2_EN_B">EN</portMap>
                <portMap portMapName="v7_9_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_2_Addr_B</port>
                <port>v7_9_2_Clk_B</port>
                <port>v7_9_2_Din_B</port>
                <port>v7_9_2_Dout_B</port>
                <port>v7_9_2_EN_B</port>
                <port>v7_9_2_Rst_B</port>
                <port>v7_9_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_3_EN_A">EN</portMap>
                <portMap portMapName="v7_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_3_Addr_A</port>
                <port>v7_9_3_Clk_A</port>
                <port>v7_9_3_Din_A</port>
                <port>v7_9_3_Dout_A</port>
                <port>v7_9_3_EN_A</port>
                <port>v7_9_3_Rst_A</port>
                <port>v7_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_3_EN_B">EN</portMap>
                <portMap portMapName="v7_9_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_3_Addr_B</port>
                <port>v7_9_3_Clk_B</port>
                <port>v7_9_3_Din_B</port>
                <port>v7_9_3_Dout_B</port>
                <port>v7_9_3_EN_B</port>
                <port>v7_9_3_Rst_B</port>
                <port>v7_9_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_4_EN_A">EN</portMap>
                <portMap portMapName="v7_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_4_Addr_A</port>
                <port>v7_9_4_Clk_A</port>
                <port>v7_9_4_Din_A</port>
                <port>v7_9_4_Dout_A</port>
                <port>v7_9_4_EN_A</port>
                <port>v7_9_4_Rst_A</port>
                <port>v7_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_4_EN_B">EN</portMap>
                <portMap portMapName="v7_9_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_4_Addr_B</port>
                <port>v7_9_4_Clk_B</port>
                <port>v7_9_4_Din_B</port>
                <port>v7_9_4_Dout_B</port>
                <port>v7_9_4_EN_B</port>
                <port>v7_9_4_Rst_B</port>
                <port>v7_9_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_5_EN_A">EN</portMap>
                <portMap portMapName="v7_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_5_Addr_A</port>
                <port>v7_9_5_Clk_A</port>
                <port>v7_9_5_Din_A</port>
                <port>v7_9_5_Dout_A</port>
                <port>v7_9_5_EN_A</port>
                <port>v7_9_5_Rst_A</port>
                <port>v7_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_5_EN_B">EN</portMap>
                <portMap portMapName="v7_9_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_5_Addr_B</port>
                <port>v7_9_5_Clk_B</port>
                <port>v7_9_5_Din_B</port>
                <port>v7_9_5_Dout_B</port>
                <port>v7_9_5_EN_B</port>
                <port>v7_9_5_Rst_B</port>
                <port>v7_9_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_6_EN_A">EN</portMap>
                <portMap portMapName="v7_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_6_Addr_A</port>
                <port>v7_9_6_Clk_A</port>
                <port>v7_9_6_Din_A</port>
                <port>v7_9_6_Dout_A</port>
                <port>v7_9_6_EN_A</port>
                <port>v7_9_6_Rst_A</port>
                <port>v7_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_6_EN_B">EN</portMap>
                <portMap portMapName="v7_9_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_6_Addr_B</port>
                <port>v7_9_6_Clk_B</port>
                <port>v7_9_6_Din_B</port>
                <port>v7_9_6_Dout_B</port>
                <port>v7_9_6_EN_B</port>
                <port>v7_9_6_Rst_B</port>
                <port>v7_9_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_7_EN_A">EN</portMap>
                <portMap portMapName="v7_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_7_Addr_A</port>
                <port>v7_9_7_Clk_A</port>
                <port>v7_9_7_Din_A</port>
                <port>v7_9_7_Dout_A</port>
                <port>v7_9_7_EN_A</port>
                <port>v7_9_7_Rst_A</port>
                <port>v7_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_7_EN_B">EN</portMap>
                <portMap portMapName="v7_9_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_7_Addr_B</port>
                <port>v7_9_7_Clk_B</port>
                <port>v7_9_7_Din_B</port>
                <port>v7_9_7_Dout_B</port>
                <port>v7_9_7_EN_B</port>
                <port>v7_9_7_Rst_B</port>
                <port>v7_9_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_8_EN_A">EN</portMap>
                <portMap portMapName="v7_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_8_Addr_A</port>
                <port>v7_9_8_Clk_A</port>
                <port>v7_9_8_Din_A</port>
                <port>v7_9_8_Dout_A</port>
                <port>v7_9_8_EN_A</port>
                <port>v7_9_8_Rst_A</port>
                <port>v7_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_8_EN_B">EN</portMap>
                <portMap portMapName="v7_9_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_8_Addr_B</port>
                <port>v7_9_8_Clk_B</port>
                <port>v7_9_8_Din_B</port>
                <port>v7_9_8_Dout_B</port>
                <port>v7_9_8_EN_B</port>
                <port>v7_9_8_Rst_B</port>
                <port>v7_9_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_9_9_EN_A">EN</portMap>
                <portMap portMapName="v7_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_9_Addr_A</port>
                <port>v7_9_9_Clk_A</port>
                <port>v7_9_9_Din_A</port>
                <port>v7_9_9_Dout_A</port>
                <port>v7_9_9_EN_A</port>
                <port>v7_9_9_Rst_A</port>
                <port>v7_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_9_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_9_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_9_9_EN_B">EN</portMap>
                <portMap portMapName="v7_9_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_9_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_9_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_9_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_9_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_9_9_Addr_B</port>
                <port>v7_9_9_Clk_B</port>
                <port>v7_9_9_Din_B</port>
                <port>v7_9_9_Dout_B</port>
                <port>v7_9_9_EN_B</port>
                <port>v7_9_9_Rst_B</port>
                <port>v7_9_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_0_EN_A">EN</portMap>
                <portMap portMapName="v7_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_0_Addr_A</port>
                <port>v7_10_0_Clk_A</port>
                <port>v7_10_0_Din_A</port>
                <port>v7_10_0_Dout_A</port>
                <port>v7_10_0_EN_A</port>
                <port>v7_10_0_Rst_A</port>
                <port>v7_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_0_EN_B">EN</portMap>
                <portMap portMapName="v7_10_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_0_Addr_B</port>
                <port>v7_10_0_Clk_B</port>
                <port>v7_10_0_Din_B</port>
                <port>v7_10_0_Dout_B</port>
                <port>v7_10_0_EN_B</port>
                <port>v7_10_0_Rst_B</port>
                <port>v7_10_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_1_EN_A">EN</portMap>
                <portMap portMapName="v7_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_1_Addr_A</port>
                <port>v7_10_1_Clk_A</port>
                <port>v7_10_1_Din_A</port>
                <port>v7_10_1_Dout_A</port>
                <port>v7_10_1_EN_A</port>
                <port>v7_10_1_Rst_A</port>
                <port>v7_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_1_EN_B">EN</portMap>
                <portMap portMapName="v7_10_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_1_Addr_B</port>
                <port>v7_10_1_Clk_B</port>
                <port>v7_10_1_Din_B</port>
                <port>v7_10_1_Dout_B</port>
                <port>v7_10_1_EN_B</port>
                <port>v7_10_1_Rst_B</port>
                <port>v7_10_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_2_EN_A">EN</portMap>
                <portMap portMapName="v7_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_2_Addr_A</port>
                <port>v7_10_2_Clk_A</port>
                <port>v7_10_2_Din_A</port>
                <port>v7_10_2_Dout_A</port>
                <port>v7_10_2_EN_A</port>
                <port>v7_10_2_Rst_A</port>
                <port>v7_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_2_EN_B">EN</portMap>
                <portMap portMapName="v7_10_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_2_Addr_B</port>
                <port>v7_10_2_Clk_B</port>
                <port>v7_10_2_Din_B</port>
                <port>v7_10_2_Dout_B</port>
                <port>v7_10_2_EN_B</port>
                <port>v7_10_2_Rst_B</port>
                <port>v7_10_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_3_EN_A">EN</portMap>
                <portMap portMapName="v7_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_3_Addr_A</port>
                <port>v7_10_3_Clk_A</port>
                <port>v7_10_3_Din_A</port>
                <port>v7_10_3_Dout_A</port>
                <port>v7_10_3_EN_A</port>
                <port>v7_10_3_Rst_A</port>
                <port>v7_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_3_EN_B">EN</portMap>
                <portMap portMapName="v7_10_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_3_Addr_B</port>
                <port>v7_10_3_Clk_B</port>
                <port>v7_10_3_Din_B</port>
                <port>v7_10_3_Dout_B</port>
                <port>v7_10_3_EN_B</port>
                <port>v7_10_3_Rst_B</port>
                <port>v7_10_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_4_EN_A">EN</portMap>
                <portMap portMapName="v7_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_4_Addr_A</port>
                <port>v7_10_4_Clk_A</port>
                <port>v7_10_4_Din_A</port>
                <port>v7_10_4_Dout_A</port>
                <port>v7_10_4_EN_A</port>
                <port>v7_10_4_Rst_A</port>
                <port>v7_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_4_EN_B">EN</portMap>
                <portMap portMapName="v7_10_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_4_Addr_B</port>
                <port>v7_10_4_Clk_B</port>
                <port>v7_10_4_Din_B</port>
                <port>v7_10_4_Dout_B</port>
                <port>v7_10_4_EN_B</port>
                <port>v7_10_4_Rst_B</port>
                <port>v7_10_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_5_EN_A">EN</portMap>
                <portMap portMapName="v7_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_5_Addr_A</port>
                <port>v7_10_5_Clk_A</port>
                <port>v7_10_5_Din_A</port>
                <port>v7_10_5_Dout_A</port>
                <port>v7_10_5_EN_A</port>
                <port>v7_10_5_Rst_A</port>
                <port>v7_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_5_EN_B">EN</portMap>
                <portMap portMapName="v7_10_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_5_Addr_B</port>
                <port>v7_10_5_Clk_B</port>
                <port>v7_10_5_Din_B</port>
                <port>v7_10_5_Dout_B</port>
                <port>v7_10_5_EN_B</port>
                <port>v7_10_5_Rst_B</port>
                <port>v7_10_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_6_EN_A">EN</portMap>
                <portMap portMapName="v7_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_6_Addr_A</port>
                <port>v7_10_6_Clk_A</port>
                <port>v7_10_6_Din_A</port>
                <port>v7_10_6_Dout_A</port>
                <port>v7_10_6_EN_A</port>
                <port>v7_10_6_Rst_A</port>
                <port>v7_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_6_EN_B">EN</portMap>
                <portMap portMapName="v7_10_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_6_Addr_B</port>
                <port>v7_10_6_Clk_B</port>
                <port>v7_10_6_Din_B</port>
                <port>v7_10_6_Dout_B</port>
                <port>v7_10_6_EN_B</port>
                <port>v7_10_6_Rst_B</port>
                <port>v7_10_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_7_EN_A">EN</portMap>
                <portMap portMapName="v7_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_7_Addr_A</port>
                <port>v7_10_7_Clk_A</port>
                <port>v7_10_7_Din_A</port>
                <port>v7_10_7_Dout_A</port>
                <port>v7_10_7_EN_A</port>
                <port>v7_10_7_Rst_A</port>
                <port>v7_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_7_EN_B">EN</portMap>
                <portMap portMapName="v7_10_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_7_Addr_B</port>
                <port>v7_10_7_Clk_B</port>
                <port>v7_10_7_Din_B</port>
                <port>v7_10_7_Dout_B</port>
                <port>v7_10_7_EN_B</port>
                <port>v7_10_7_Rst_B</port>
                <port>v7_10_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_8_EN_A">EN</portMap>
                <portMap portMapName="v7_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_8_Addr_A</port>
                <port>v7_10_8_Clk_A</port>
                <port>v7_10_8_Din_A</port>
                <port>v7_10_8_Dout_A</port>
                <port>v7_10_8_EN_A</port>
                <port>v7_10_8_Rst_A</port>
                <port>v7_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_8_EN_B">EN</portMap>
                <portMap portMapName="v7_10_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_8_Addr_B</port>
                <port>v7_10_8_Clk_B</port>
                <port>v7_10_8_Din_B</port>
                <port>v7_10_8_Dout_B</port>
                <port>v7_10_8_EN_B</port>
                <port>v7_10_8_Rst_B</port>
                <port>v7_10_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_10_9_EN_A">EN</portMap>
                <portMap portMapName="v7_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_9_Addr_A</port>
                <port>v7_10_9_Clk_A</port>
                <port>v7_10_9_Din_A</port>
                <port>v7_10_9_Dout_A</port>
                <port>v7_10_9_EN_A</port>
                <port>v7_10_9_Rst_A</port>
                <port>v7_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_10_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_10_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_10_9_EN_B">EN</portMap>
                <portMap portMapName="v7_10_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_10_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_10_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_10_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_10_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_10_9_Addr_B</port>
                <port>v7_10_9_Clk_B</port>
                <port>v7_10_9_Din_B</port>
                <port>v7_10_9_Dout_B</port>
                <port>v7_10_9_EN_B</port>
                <port>v7_10_9_Rst_B</port>
                <port>v7_10_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_0_EN_A">EN</portMap>
                <portMap portMapName="v7_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_0_Addr_A</port>
                <port>v7_11_0_Clk_A</port>
                <port>v7_11_0_Din_A</port>
                <port>v7_11_0_Dout_A</port>
                <port>v7_11_0_EN_A</port>
                <port>v7_11_0_Rst_A</port>
                <port>v7_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_0_EN_B">EN</portMap>
                <portMap portMapName="v7_11_0_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_0_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_0_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_0_Addr_B</port>
                <port>v7_11_0_Clk_B</port>
                <port>v7_11_0_Din_B</port>
                <port>v7_11_0_Dout_B</port>
                <port>v7_11_0_EN_B</port>
                <port>v7_11_0_Rst_B</port>
                <port>v7_11_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_1_EN_A">EN</portMap>
                <portMap portMapName="v7_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_1_Addr_A</port>
                <port>v7_11_1_Clk_A</port>
                <port>v7_11_1_Din_A</port>
                <port>v7_11_1_Dout_A</port>
                <port>v7_11_1_EN_A</port>
                <port>v7_11_1_Rst_A</port>
                <port>v7_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_1_EN_B">EN</portMap>
                <portMap portMapName="v7_11_1_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_1_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_1_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_1_Addr_B</port>
                <port>v7_11_1_Clk_B</port>
                <port>v7_11_1_Din_B</port>
                <port>v7_11_1_Dout_B</port>
                <port>v7_11_1_EN_B</port>
                <port>v7_11_1_Rst_B</port>
                <port>v7_11_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_2_EN_A">EN</portMap>
                <portMap portMapName="v7_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_2_Addr_A</port>
                <port>v7_11_2_Clk_A</port>
                <port>v7_11_2_Din_A</port>
                <port>v7_11_2_Dout_A</port>
                <port>v7_11_2_EN_A</port>
                <port>v7_11_2_Rst_A</port>
                <port>v7_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_2_EN_B">EN</portMap>
                <portMap portMapName="v7_11_2_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_2_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_2_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_2_Addr_B</port>
                <port>v7_11_2_Clk_B</port>
                <port>v7_11_2_Din_B</port>
                <port>v7_11_2_Dout_B</port>
                <port>v7_11_2_EN_B</port>
                <port>v7_11_2_Rst_B</port>
                <port>v7_11_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_3_EN_A">EN</portMap>
                <portMap portMapName="v7_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_3_Addr_A</port>
                <port>v7_11_3_Clk_A</port>
                <port>v7_11_3_Din_A</port>
                <port>v7_11_3_Dout_A</port>
                <port>v7_11_3_EN_A</port>
                <port>v7_11_3_Rst_A</port>
                <port>v7_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_3_EN_B">EN</portMap>
                <portMap portMapName="v7_11_3_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_3_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_3_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_3_Addr_B</port>
                <port>v7_11_3_Clk_B</port>
                <port>v7_11_3_Din_B</port>
                <port>v7_11_3_Dout_B</port>
                <port>v7_11_3_EN_B</port>
                <port>v7_11_3_Rst_B</port>
                <port>v7_11_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_4_EN_A">EN</portMap>
                <portMap portMapName="v7_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_4_Addr_A</port>
                <port>v7_11_4_Clk_A</port>
                <port>v7_11_4_Din_A</port>
                <port>v7_11_4_Dout_A</port>
                <port>v7_11_4_EN_A</port>
                <port>v7_11_4_Rst_A</port>
                <port>v7_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_4_EN_B">EN</portMap>
                <portMap portMapName="v7_11_4_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_4_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_4_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_4_Addr_B</port>
                <port>v7_11_4_Clk_B</port>
                <port>v7_11_4_Din_B</port>
                <port>v7_11_4_Dout_B</port>
                <port>v7_11_4_EN_B</port>
                <port>v7_11_4_Rst_B</port>
                <port>v7_11_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_5_EN_A">EN</portMap>
                <portMap portMapName="v7_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_5_Addr_A</port>
                <port>v7_11_5_Clk_A</port>
                <port>v7_11_5_Din_A</port>
                <port>v7_11_5_Dout_A</port>
                <port>v7_11_5_EN_A</port>
                <port>v7_11_5_Rst_A</port>
                <port>v7_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_5_EN_B">EN</portMap>
                <portMap portMapName="v7_11_5_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_5_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_5_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_5_Addr_B</port>
                <port>v7_11_5_Clk_B</port>
                <port>v7_11_5_Din_B</port>
                <port>v7_11_5_Dout_B</port>
                <port>v7_11_5_EN_B</port>
                <port>v7_11_5_Rst_B</port>
                <port>v7_11_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_6_EN_A">EN</portMap>
                <portMap portMapName="v7_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_6_Addr_A</port>
                <port>v7_11_6_Clk_A</port>
                <port>v7_11_6_Din_A</port>
                <port>v7_11_6_Dout_A</port>
                <port>v7_11_6_EN_A</port>
                <port>v7_11_6_Rst_A</port>
                <port>v7_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_6_EN_B">EN</portMap>
                <portMap portMapName="v7_11_6_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_6_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_6_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_6_Addr_B</port>
                <port>v7_11_6_Clk_B</port>
                <port>v7_11_6_Din_B</port>
                <port>v7_11_6_Dout_B</port>
                <port>v7_11_6_EN_B</port>
                <port>v7_11_6_Rst_B</port>
                <port>v7_11_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_7_EN_A">EN</portMap>
                <portMap portMapName="v7_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_7_Addr_A</port>
                <port>v7_11_7_Clk_A</port>
                <port>v7_11_7_Din_A</port>
                <port>v7_11_7_Dout_A</port>
                <port>v7_11_7_EN_A</port>
                <port>v7_11_7_Rst_A</port>
                <port>v7_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_7_EN_B">EN</portMap>
                <portMap portMapName="v7_11_7_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_7_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_7_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_7_Addr_B</port>
                <port>v7_11_7_Clk_B</port>
                <port>v7_11_7_Din_B</port>
                <port>v7_11_7_Dout_B</port>
                <port>v7_11_7_EN_B</port>
                <port>v7_11_7_Rst_B</port>
                <port>v7_11_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_8_EN_A">EN</portMap>
                <portMap portMapName="v7_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_8_Addr_A</port>
                <port>v7_11_8_Clk_A</port>
                <port>v7_11_8_Din_A</port>
                <port>v7_11_8_Dout_A</port>
                <port>v7_11_8_EN_A</port>
                <port>v7_11_8_Rst_A</port>
                <port>v7_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_8_EN_B">EN</portMap>
                <portMap portMapName="v7_11_8_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_8_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_8_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_8_Addr_B</port>
                <port>v7_11_8_Clk_B</port>
                <port>v7_11_8_Din_B</port>
                <port>v7_11_8_Dout_B</port>
                <port>v7_11_8_EN_B</port>
                <port>v7_11_8_Rst_B</port>
                <port>v7_11_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v7_11_9_EN_A">EN</portMap>
                <portMap portMapName="v7_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v7_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v7_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v7_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v7_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_9_Addr_A</port>
                <port>v7_11_9_Clk_A</port>
                <port>v7_11_9_Din_A</port>
                <port>v7_11_9_Dout_A</port>
                <port>v7_11_9_EN_A</port>
                <port>v7_11_9_Rst_A</port>
                <port>v7_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v7_11_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v7_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v7_11_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v7_11_9_EN_B">EN</portMap>
                <portMap portMapName="v7_11_9_WEN_B">WE</portMap>
                <portMap portMapName="v7_11_9_Din_B">DIN</portMap>
                <portMap portMapName="v7_11_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v7_11_9_Clk_B">CLK</portMap>
                <portMap portMapName="v7_11_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v7_11_9_Addr_B</port>
                <port>v7_11_9_Clk_B</port>
                <port>v7_11_9_Din_B</port>
                <port>v7_11_9_Dout_B</port>
                <port>v7_11_9_EN_B</port>
                <port>v7_11_9_Rst_B</port>
                <port>v7_11_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_0_EN_A">EN</portMap>
                <portMap portMapName="v8_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_0_Addr_A</port>
                <port>v8_0_0_Clk_A</port>
                <port>v8_0_0_Din_A</port>
                <port>v8_0_0_Dout_A</port>
                <port>v8_0_0_EN_A</port>
                <port>v8_0_0_Rst_A</port>
                <port>v8_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_1_EN_A">EN</portMap>
                <portMap portMapName="v8_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_1_Addr_A</port>
                <port>v8_0_1_Clk_A</port>
                <port>v8_0_1_Din_A</port>
                <port>v8_0_1_Dout_A</port>
                <port>v8_0_1_EN_A</port>
                <port>v8_0_1_Rst_A</port>
                <port>v8_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_2_EN_A">EN</portMap>
                <portMap portMapName="v8_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_2_Addr_A</port>
                <port>v8_0_2_Clk_A</port>
                <port>v8_0_2_Din_A</port>
                <port>v8_0_2_Dout_A</port>
                <port>v8_0_2_EN_A</port>
                <port>v8_0_2_Rst_A</port>
                <port>v8_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_3_EN_A">EN</portMap>
                <portMap portMapName="v8_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_3_Addr_A</port>
                <port>v8_0_3_Clk_A</port>
                <port>v8_0_3_Din_A</port>
                <port>v8_0_3_Dout_A</port>
                <port>v8_0_3_EN_A</port>
                <port>v8_0_3_Rst_A</port>
                <port>v8_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_4_EN_A">EN</portMap>
                <portMap portMapName="v8_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_4_Addr_A</port>
                <port>v8_0_4_Clk_A</port>
                <port>v8_0_4_Din_A</port>
                <port>v8_0_4_Dout_A</port>
                <port>v8_0_4_EN_A</port>
                <port>v8_0_4_Rst_A</port>
                <port>v8_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_5_EN_A">EN</portMap>
                <portMap portMapName="v8_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_5_Addr_A</port>
                <port>v8_0_5_Clk_A</port>
                <port>v8_0_5_Din_A</port>
                <port>v8_0_5_Dout_A</port>
                <port>v8_0_5_EN_A</port>
                <port>v8_0_5_Rst_A</port>
                <port>v8_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_6_EN_A">EN</portMap>
                <portMap portMapName="v8_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_6_Addr_A</port>
                <port>v8_0_6_Clk_A</port>
                <port>v8_0_6_Din_A</port>
                <port>v8_0_6_Dout_A</port>
                <port>v8_0_6_EN_A</port>
                <port>v8_0_6_Rst_A</port>
                <port>v8_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_7_EN_A">EN</portMap>
                <portMap portMapName="v8_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_7_Addr_A</port>
                <port>v8_0_7_Clk_A</port>
                <port>v8_0_7_Din_A</port>
                <port>v8_0_7_Dout_A</port>
                <port>v8_0_7_EN_A</port>
                <port>v8_0_7_Rst_A</port>
                <port>v8_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_8_EN_A">EN</portMap>
                <portMap portMapName="v8_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_8_Addr_A</port>
                <port>v8_0_8_Clk_A</port>
                <port>v8_0_8_Din_A</port>
                <port>v8_0_8_Dout_A</port>
                <port>v8_0_8_EN_A</port>
                <port>v8_0_8_Rst_A</port>
                <port>v8_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_0_9_EN_A">EN</portMap>
                <portMap portMapName="v8_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_0_9_Addr_A</port>
                <port>v8_0_9_Clk_A</port>
                <port>v8_0_9_Din_A</port>
                <port>v8_0_9_Dout_A</port>
                <port>v8_0_9_EN_A</port>
                <port>v8_0_9_Rst_A</port>
                <port>v8_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_0_EN_A">EN</portMap>
                <portMap portMapName="v8_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_0_Addr_A</port>
                <port>v8_1_0_Clk_A</port>
                <port>v8_1_0_Din_A</port>
                <port>v8_1_0_Dout_A</port>
                <port>v8_1_0_EN_A</port>
                <port>v8_1_0_Rst_A</port>
                <port>v8_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_1_EN_A">EN</portMap>
                <portMap portMapName="v8_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_1_Addr_A</port>
                <port>v8_1_1_Clk_A</port>
                <port>v8_1_1_Din_A</port>
                <port>v8_1_1_Dout_A</port>
                <port>v8_1_1_EN_A</port>
                <port>v8_1_1_Rst_A</port>
                <port>v8_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_2_EN_A">EN</portMap>
                <portMap portMapName="v8_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_2_Addr_A</port>
                <port>v8_1_2_Clk_A</port>
                <port>v8_1_2_Din_A</port>
                <port>v8_1_2_Dout_A</port>
                <port>v8_1_2_EN_A</port>
                <port>v8_1_2_Rst_A</port>
                <port>v8_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_3_EN_A">EN</portMap>
                <portMap portMapName="v8_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_3_Addr_A</port>
                <port>v8_1_3_Clk_A</port>
                <port>v8_1_3_Din_A</port>
                <port>v8_1_3_Dout_A</port>
                <port>v8_1_3_EN_A</port>
                <port>v8_1_3_Rst_A</port>
                <port>v8_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_4_EN_A">EN</portMap>
                <portMap portMapName="v8_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_4_Addr_A</port>
                <port>v8_1_4_Clk_A</port>
                <port>v8_1_4_Din_A</port>
                <port>v8_1_4_Dout_A</port>
                <port>v8_1_4_EN_A</port>
                <port>v8_1_4_Rst_A</port>
                <port>v8_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_5_EN_A">EN</portMap>
                <portMap portMapName="v8_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_5_Addr_A</port>
                <port>v8_1_5_Clk_A</port>
                <port>v8_1_5_Din_A</port>
                <port>v8_1_5_Dout_A</port>
                <port>v8_1_5_EN_A</port>
                <port>v8_1_5_Rst_A</port>
                <port>v8_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_6_EN_A">EN</portMap>
                <portMap portMapName="v8_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_6_Addr_A</port>
                <port>v8_1_6_Clk_A</port>
                <port>v8_1_6_Din_A</port>
                <port>v8_1_6_Dout_A</port>
                <port>v8_1_6_EN_A</port>
                <port>v8_1_6_Rst_A</port>
                <port>v8_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_7_EN_A">EN</portMap>
                <portMap portMapName="v8_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_7_Addr_A</port>
                <port>v8_1_7_Clk_A</port>
                <port>v8_1_7_Din_A</port>
                <port>v8_1_7_Dout_A</port>
                <port>v8_1_7_EN_A</port>
                <port>v8_1_7_Rst_A</port>
                <port>v8_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_8_EN_A">EN</portMap>
                <portMap portMapName="v8_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_8_Addr_A</port>
                <port>v8_1_8_Clk_A</port>
                <port>v8_1_8_Din_A</port>
                <port>v8_1_8_Dout_A</port>
                <port>v8_1_8_EN_A</port>
                <port>v8_1_8_Rst_A</port>
                <port>v8_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_1_9_EN_A">EN</portMap>
                <portMap portMapName="v8_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_1_9_Addr_A</port>
                <port>v8_1_9_Clk_A</port>
                <port>v8_1_9_Din_A</port>
                <port>v8_1_9_Dout_A</port>
                <port>v8_1_9_EN_A</port>
                <port>v8_1_9_Rst_A</port>
                <port>v8_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_0_EN_A">EN</portMap>
                <portMap portMapName="v8_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_0_Addr_A</port>
                <port>v8_2_0_Clk_A</port>
                <port>v8_2_0_Din_A</port>
                <port>v8_2_0_Dout_A</port>
                <port>v8_2_0_EN_A</port>
                <port>v8_2_0_Rst_A</port>
                <port>v8_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_1_EN_A">EN</portMap>
                <portMap portMapName="v8_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_1_Addr_A</port>
                <port>v8_2_1_Clk_A</port>
                <port>v8_2_1_Din_A</port>
                <port>v8_2_1_Dout_A</port>
                <port>v8_2_1_EN_A</port>
                <port>v8_2_1_Rst_A</port>
                <port>v8_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_2_EN_A">EN</portMap>
                <portMap portMapName="v8_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_2_Addr_A</port>
                <port>v8_2_2_Clk_A</port>
                <port>v8_2_2_Din_A</port>
                <port>v8_2_2_Dout_A</port>
                <port>v8_2_2_EN_A</port>
                <port>v8_2_2_Rst_A</port>
                <port>v8_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_3_EN_A">EN</portMap>
                <portMap portMapName="v8_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_3_Addr_A</port>
                <port>v8_2_3_Clk_A</port>
                <port>v8_2_3_Din_A</port>
                <port>v8_2_3_Dout_A</port>
                <port>v8_2_3_EN_A</port>
                <port>v8_2_3_Rst_A</port>
                <port>v8_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_4_EN_A">EN</portMap>
                <portMap portMapName="v8_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_4_Addr_A</port>
                <port>v8_2_4_Clk_A</port>
                <port>v8_2_4_Din_A</port>
                <port>v8_2_4_Dout_A</port>
                <port>v8_2_4_EN_A</port>
                <port>v8_2_4_Rst_A</port>
                <port>v8_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_5_EN_A">EN</portMap>
                <portMap portMapName="v8_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_5_Addr_A</port>
                <port>v8_2_5_Clk_A</port>
                <port>v8_2_5_Din_A</port>
                <port>v8_2_5_Dout_A</port>
                <port>v8_2_5_EN_A</port>
                <port>v8_2_5_Rst_A</port>
                <port>v8_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_6_EN_A">EN</portMap>
                <portMap portMapName="v8_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_6_Addr_A</port>
                <port>v8_2_6_Clk_A</port>
                <port>v8_2_6_Din_A</port>
                <port>v8_2_6_Dout_A</port>
                <port>v8_2_6_EN_A</port>
                <port>v8_2_6_Rst_A</port>
                <port>v8_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_7_EN_A">EN</portMap>
                <portMap portMapName="v8_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_7_Addr_A</port>
                <port>v8_2_7_Clk_A</port>
                <port>v8_2_7_Din_A</port>
                <port>v8_2_7_Dout_A</port>
                <port>v8_2_7_EN_A</port>
                <port>v8_2_7_Rst_A</port>
                <port>v8_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_8_EN_A">EN</portMap>
                <portMap portMapName="v8_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_8_Addr_A</port>
                <port>v8_2_8_Clk_A</port>
                <port>v8_2_8_Din_A</port>
                <port>v8_2_8_Dout_A</port>
                <port>v8_2_8_EN_A</port>
                <port>v8_2_8_Rst_A</port>
                <port>v8_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_2_9_EN_A">EN</portMap>
                <portMap portMapName="v8_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_2_9_Addr_A</port>
                <port>v8_2_9_Clk_A</port>
                <port>v8_2_9_Din_A</port>
                <port>v8_2_9_Dout_A</port>
                <port>v8_2_9_EN_A</port>
                <port>v8_2_9_Rst_A</port>
                <port>v8_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_0_EN_A">EN</portMap>
                <portMap portMapName="v8_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_0_Addr_A</port>
                <port>v8_3_0_Clk_A</port>
                <port>v8_3_0_Din_A</port>
                <port>v8_3_0_Dout_A</port>
                <port>v8_3_0_EN_A</port>
                <port>v8_3_0_Rst_A</port>
                <port>v8_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_1_EN_A">EN</portMap>
                <portMap portMapName="v8_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_1_Addr_A</port>
                <port>v8_3_1_Clk_A</port>
                <port>v8_3_1_Din_A</port>
                <port>v8_3_1_Dout_A</port>
                <port>v8_3_1_EN_A</port>
                <port>v8_3_1_Rst_A</port>
                <port>v8_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_2_EN_A">EN</portMap>
                <portMap portMapName="v8_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_2_Addr_A</port>
                <port>v8_3_2_Clk_A</port>
                <port>v8_3_2_Din_A</port>
                <port>v8_3_2_Dout_A</port>
                <port>v8_3_2_EN_A</port>
                <port>v8_3_2_Rst_A</port>
                <port>v8_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_3_EN_A">EN</portMap>
                <portMap portMapName="v8_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_3_Addr_A</port>
                <port>v8_3_3_Clk_A</port>
                <port>v8_3_3_Din_A</port>
                <port>v8_3_3_Dout_A</port>
                <port>v8_3_3_EN_A</port>
                <port>v8_3_3_Rst_A</port>
                <port>v8_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_4_EN_A">EN</portMap>
                <portMap portMapName="v8_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_4_Addr_A</port>
                <port>v8_3_4_Clk_A</port>
                <port>v8_3_4_Din_A</port>
                <port>v8_3_4_Dout_A</port>
                <port>v8_3_4_EN_A</port>
                <port>v8_3_4_Rst_A</port>
                <port>v8_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_5_EN_A">EN</portMap>
                <portMap portMapName="v8_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_5_Addr_A</port>
                <port>v8_3_5_Clk_A</port>
                <port>v8_3_5_Din_A</port>
                <port>v8_3_5_Dout_A</port>
                <port>v8_3_5_EN_A</port>
                <port>v8_3_5_Rst_A</port>
                <port>v8_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_6_EN_A">EN</portMap>
                <portMap portMapName="v8_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_6_Addr_A</port>
                <port>v8_3_6_Clk_A</port>
                <port>v8_3_6_Din_A</port>
                <port>v8_3_6_Dout_A</port>
                <port>v8_3_6_EN_A</port>
                <port>v8_3_6_Rst_A</port>
                <port>v8_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_7_EN_A">EN</portMap>
                <portMap portMapName="v8_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_7_Addr_A</port>
                <port>v8_3_7_Clk_A</port>
                <port>v8_3_7_Din_A</port>
                <port>v8_3_7_Dout_A</port>
                <port>v8_3_7_EN_A</port>
                <port>v8_3_7_Rst_A</port>
                <port>v8_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_8_EN_A">EN</portMap>
                <portMap portMapName="v8_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_8_Addr_A</port>
                <port>v8_3_8_Clk_A</port>
                <port>v8_3_8_Din_A</port>
                <port>v8_3_8_Dout_A</port>
                <port>v8_3_8_EN_A</port>
                <port>v8_3_8_Rst_A</port>
                <port>v8_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_3_9_EN_A">EN</portMap>
                <portMap portMapName="v8_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_3_9_Addr_A</port>
                <port>v8_3_9_Clk_A</port>
                <port>v8_3_9_Din_A</port>
                <port>v8_3_9_Dout_A</port>
                <port>v8_3_9_EN_A</port>
                <port>v8_3_9_Rst_A</port>
                <port>v8_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_0_EN_A">EN</portMap>
                <portMap portMapName="v8_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_0_Addr_A</port>
                <port>v8_4_0_Clk_A</port>
                <port>v8_4_0_Din_A</port>
                <port>v8_4_0_Dout_A</port>
                <port>v8_4_0_EN_A</port>
                <port>v8_4_0_Rst_A</port>
                <port>v8_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_1_EN_A">EN</portMap>
                <portMap portMapName="v8_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_1_Addr_A</port>
                <port>v8_4_1_Clk_A</port>
                <port>v8_4_1_Din_A</port>
                <port>v8_4_1_Dout_A</port>
                <port>v8_4_1_EN_A</port>
                <port>v8_4_1_Rst_A</port>
                <port>v8_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_2_EN_A">EN</portMap>
                <portMap portMapName="v8_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_2_Addr_A</port>
                <port>v8_4_2_Clk_A</port>
                <port>v8_4_2_Din_A</port>
                <port>v8_4_2_Dout_A</port>
                <port>v8_4_2_EN_A</port>
                <port>v8_4_2_Rst_A</port>
                <port>v8_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_3_EN_A">EN</portMap>
                <portMap portMapName="v8_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_3_Addr_A</port>
                <port>v8_4_3_Clk_A</port>
                <port>v8_4_3_Din_A</port>
                <port>v8_4_3_Dout_A</port>
                <port>v8_4_3_EN_A</port>
                <port>v8_4_3_Rst_A</port>
                <port>v8_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_4_EN_A">EN</portMap>
                <portMap portMapName="v8_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_4_Addr_A</port>
                <port>v8_4_4_Clk_A</port>
                <port>v8_4_4_Din_A</port>
                <port>v8_4_4_Dout_A</port>
                <port>v8_4_4_EN_A</port>
                <port>v8_4_4_Rst_A</port>
                <port>v8_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_5_EN_A">EN</portMap>
                <portMap portMapName="v8_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_5_Addr_A</port>
                <port>v8_4_5_Clk_A</port>
                <port>v8_4_5_Din_A</port>
                <port>v8_4_5_Dout_A</port>
                <port>v8_4_5_EN_A</port>
                <port>v8_4_5_Rst_A</port>
                <port>v8_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_6_EN_A">EN</portMap>
                <portMap portMapName="v8_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_6_Addr_A</port>
                <port>v8_4_6_Clk_A</port>
                <port>v8_4_6_Din_A</port>
                <port>v8_4_6_Dout_A</port>
                <port>v8_4_6_EN_A</port>
                <port>v8_4_6_Rst_A</port>
                <port>v8_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_7_EN_A">EN</portMap>
                <portMap portMapName="v8_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_7_Addr_A</port>
                <port>v8_4_7_Clk_A</port>
                <port>v8_4_7_Din_A</port>
                <port>v8_4_7_Dout_A</port>
                <port>v8_4_7_EN_A</port>
                <port>v8_4_7_Rst_A</port>
                <port>v8_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_8_EN_A">EN</portMap>
                <portMap portMapName="v8_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_8_Addr_A</port>
                <port>v8_4_8_Clk_A</port>
                <port>v8_4_8_Din_A</port>
                <port>v8_4_8_Dout_A</port>
                <port>v8_4_8_EN_A</port>
                <port>v8_4_8_Rst_A</port>
                <port>v8_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_4_9_EN_A">EN</portMap>
                <portMap portMapName="v8_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_4_9_Addr_A</port>
                <port>v8_4_9_Clk_A</port>
                <port>v8_4_9_Din_A</port>
                <port>v8_4_9_Dout_A</port>
                <port>v8_4_9_EN_A</port>
                <port>v8_4_9_Rst_A</port>
                <port>v8_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_0_EN_A">EN</portMap>
                <portMap portMapName="v8_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_0_Addr_A</port>
                <port>v8_5_0_Clk_A</port>
                <port>v8_5_0_Din_A</port>
                <port>v8_5_0_Dout_A</port>
                <port>v8_5_0_EN_A</port>
                <port>v8_5_0_Rst_A</port>
                <port>v8_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_1_EN_A">EN</portMap>
                <portMap portMapName="v8_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_1_Addr_A</port>
                <port>v8_5_1_Clk_A</port>
                <port>v8_5_1_Din_A</port>
                <port>v8_5_1_Dout_A</port>
                <port>v8_5_1_EN_A</port>
                <port>v8_5_1_Rst_A</port>
                <port>v8_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_2_EN_A">EN</portMap>
                <portMap portMapName="v8_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_2_Addr_A</port>
                <port>v8_5_2_Clk_A</port>
                <port>v8_5_2_Din_A</port>
                <port>v8_5_2_Dout_A</port>
                <port>v8_5_2_EN_A</port>
                <port>v8_5_2_Rst_A</port>
                <port>v8_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_3_EN_A">EN</portMap>
                <portMap portMapName="v8_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_3_Addr_A</port>
                <port>v8_5_3_Clk_A</port>
                <port>v8_5_3_Din_A</port>
                <port>v8_5_3_Dout_A</port>
                <port>v8_5_3_EN_A</port>
                <port>v8_5_3_Rst_A</port>
                <port>v8_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_4_EN_A">EN</portMap>
                <portMap portMapName="v8_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_4_Addr_A</port>
                <port>v8_5_4_Clk_A</port>
                <port>v8_5_4_Din_A</port>
                <port>v8_5_4_Dout_A</port>
                <port>v8_5_4_EN_A</port>
                <port>v8_5_4_Rst_A</port>
                <port>v8_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_5_EN_A">EN</portMap>
                <portMap portMapName="v8_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_5_Addr_A</port>
                <port>v8_5_5_Clk_A</port>
                <port>v8_5_5_Din_A</port>
                <port>v8_5_5_Dout_A</port>
                <port>v8_5_5_EN_A</port>
                <port>v8_5_5_Rst_A</port>
                <port>v8_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_6_EN_A">EN</portMap>
                <portMap portMapName="v8_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_6_Addr_A</port>
                <port>v8_5_6_Clk_A</port>
                <port>v8_5_6_Din_A</port>
                <port>v8_5_6_Dout_A</port>
                <port>v8_5_6_EN_A</port>
                <port>v8_5_6_Rst_A</port>
                <port>v8_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_7_EN_A">EN</portMap>
                <portMap portMapName="v8_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_7_Addr_A</port>
                <port>v8_5_7_Clk_A</port>
                <port>v8_5_7_Din_A</port>
                <port>v8_5_7_Dout_A</port>
                <port>v8_5_7_EN_A</port>
                <port>v8_5_7_Rst_A</port>
                <port>v8_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_8_EN_A">EN</portMap>
                <portMap portMapName="v8_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_8_Addr_A</port>
                <port>v8_5_8_Clk_A</port>
                <port>v8_5_8_Din_A</port>
                <port>v8_5_8_Dout_A</port>
                <port>v8_5_8_EN_A</port>
                <port>v8_5_8_Rst_A</port>
                <port>v8_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_5_9_EN_A">EN</portMap>
                <portMap portMapName="v8_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_5_9_Addr_A</port>
                <port>v8_5_9_Clk_A</port>
                <port>v8_5_9_Din_A</port>
                <port>v8_5_9_Dout_A</port>
                <port>v8_5_9_EN_A</port>
                <port>v8_5_9_Rst_A</port>
                <port>v8_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_0_EN_A">EN</portMap>
                <portMap portMapName="v8_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_0_Addr_A</port>
                <port>v8_6_0_Clk_A</port>
                <port>v8_6_0_Din_A</port>
                <port>v8_6_0_Dout_A</port>
                <port>v8_6_0_EN_A</port>
                <port>v8_6_0_Rst_A</port>
                <port>v8_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_1_EN_A">EN</portMap>
                <portMap portMapName="v8_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_1_Addr_A</port>
                <port>v8_6_1_Clk_A</port>
                <port>v8_6_1_Din_A</port>
                <port>v8_6_1_Dout_A</port>
                <port>v8_6_1_EN_A</port>
                <port>v8_6_1_Rst_A</port>
                <port>v8_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_2_EN_A">EN</portMap>
                <portMap portMapName="v8_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_2_Addr_A</port>
                <port>v8_6_2_Clk_A</port>
                <port>v8_6_2_Din_A</port>
                <port>v8_6_2_Dout_A</port>
                <port>v8_6_2_EN_A</port>
                <port>v8_6_2_Rst_A</port>
                <port>v8_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_3_EN_A">EN</portMap>
                <portMap portMapName="v8_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_3_Addr_A</port>
                <port>v8_6_3_Clk_A</port>
                <port>v8_6_3_Din_A</port>
                <port>v8_6_3_Dout_A</port>
                <port>v8_6_3_EN_A</port>
                <port>v8_6_3_Rst_A</port>
                <port>v8_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_4_EN_A">EN</portMap>
                <portMap portMapName="v8_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_4_Addr_A</port>
                <port>v8_6_4_Clk_A</port>
                <port>v8_6_4_Din_A</port>
                <port>v8_6_4_Dout_A</port>
                <port>v8_6_4_EN_A</port>
                <port>v8_6_4_Rst_A</port>
                <port>v8_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_5_EN_A">EN</portMap>
                <portMap portMapName="v8_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_5_Addr_A</port>
                <port>v8_6_5_Clk_A</port>
                <port>v8_6_5_Din_A</port>
                <port>v8_6_5_Dout_A</port>
                <port>v8_6_5_EN_A</port>
                <port>v8_6_5_Rst_A</port>
                <port>v8_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_6_EN_A">EN</portMap>
                <portMap portMapName="v8_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_6_Addr_A</port>
                <port>v8_6_6_Clk_A</port>
                <port>v8_6_6_Din_A</port>
                <port>v8_6_6_Dout_A</port>
                <port>v8_6_6_EN_A</port>
                <port>v8_6_6_Rst_A</port>
                <port>v8_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_7_EN_A">EN</portMap>
                <portMap portMapName="v8_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_7_Addr_A</port>
                <port>v8_6_7_Clk_A</port>
                <port>v8_6_7_Din_A</port>
                <port>v8_6_7_Dout_A</port>
                <port>v8_6_7_EN_A</port>
                <port>v8_6_7_Rst_A</port>
                <port>v8_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_8_EN_A">EN</portMap>
                <portMap portMapName="v8_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_8_Addr_A</port>
                <port>v8_6_8_Clk_A</port>
                <port>v8_6_8_Din_A</port>
                <port>v8_6_8_Dout_A</port>
                <port>v8_6_8_EN_A</port>
                <port>v8_6_8_Rst_A</port>
                <port>v8_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_6_9_EN_A">EN</portMap>
                <portMap portMapName="v8_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_6_9_Addr_A</port>
                <port>v8_6_9_Clk_A</port>
                <port>v8_6_9_Din_A</port>
                <port>v8_6_9_Dout_A</port>
                <port>v8_6_9_EN_A</port>
                <port>v8_6_9_Rst_A</port>
                <port>v8_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_0_EN_A">EN</portMap>
                <portMap portMapName="v8_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_0_Addr_A</port>
                <port>v8_7_0_Clk_A</port>
                <port>v8_7_0_Din_A</port>
                <port>v8_7_0_Dout_A</port>
                <port>v8_7_0_EN_A</port>
                <port>v8_7_0_Rst_A</port>
                <port>v8_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_1_EN_A">EN</portMap>
                <portMap portMapName="v8_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_1_Addr_A</port>
                <port>v8_7_1_Clk_A</port>
                <port>v8_7_1_Din_A</port>
                <port>v8_7_1_Dout_A</port>
                <port>v8_7_1_EN_A</port>
                <port>v8_7_1_Rst_A</port>
                <port>v8_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_2_EN_A">EN</portMap>
                <portMap portMapName="v8_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_2_Addr_A</port>
                <port>v8_7_2_Clk_A</port>
                <port>v8_7_2_Din_A</port>
                <port>v8_7_2_Dout_A</port>
                <port>v8_7_2_EN_A</port>
                <port>v8_7_2_Rst_A</port>
                <port>v8_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_3_EN_A">EN</portMap>
                <portMap portMapName="v8_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_3_Addr_A</port>
                <port>v8_7_3_Clk_A</port>
                <port>v8_7_3_Din_A</port>
                <port>v8_7_3_Dout_A</port>
                <port>v8_7_3_EN_A</port>
                <port>v8_7_3_Rst_A</port>
                <port>v8_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_4_EN_A">EN</portMap>
                <portMap portMapName="v8_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_4_Addr_A</port>
                <port>v8_7_4_Clk_A</port>
                <port>v8_7_4_Din_A</port>
                <port>v8_7_4_Dout_A</port>
                <port>v8_7_4_EN_A</port>
                <port>v8_7_4_Rst_A</port>
                <port>v8_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_5_EN_A">EN</portMap>
                <portMap portMapName="v8_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_5_Addr_A</port>
                <port>v8_7_5_Clk_A</port>
                <port>v8_7_5_Din_A</port>
                <port>v8_7_5_Dout_A</port>
                <port>v8_7_5_EN_A</port>
                <port>v8_7_5_Rst_A</port>
                <port>v8_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_6_EN_A">EN</portMap>
                <portMap portMapName="v8_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_6_Addr_A</port>
                <port>v8_7_6_Clk_A</port>
                <port>v8_7_6_Din_A</port>
                <port>v8_7_6_Dout_A</port>
                <port>v8_7_6_EN_A</port>
                <port>v8_7_6_Rst_A</port>
                <port>v8_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_7_EN_A">EN</portMap>
                <portMap portMapName="v8_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_7_Addr_A</port>
                <port>v8_7_7_Clk_A</port>
                <port>v8_7_7_Din_A</port>
                <port>v8_7_7_Dout_A</port>
                <port>v8_7_7_EN_A</port>
                <port>v8_7_7_Rst_A</port>
                <port>v8_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_8_EN_A">EN</portMap>
                <portMap portMapName="v8_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_8_Addr_A</port>
                <port>v8_7_8_Clk_A</port>
                <port>v8_7_8_Din_A</port>
                <port>v8_7_8_Dout_A</port>
                <port>v8_7_8_EN_A</port>
                <port>v8_7_8_Rst_A</port>
                <port>v8_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_7_9_EN_A">EN</portMap>
                <portMap portMapName="v8_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_7_9_Addr_A</port>
                <port>v8_7_9_Clk_A</port>
                <port>v8_7_9_Din_A</port>
                <port>v8_7_9_Dout_A</port>
                <port>v8_7_9_EN_A</port>
                <port>v8_7_9_Rst_A</port>
                <port>v8_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_0_EN_A">EN</portMap>
                <portMap portMapName="v8_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_0_Addr_A</port>
                <port>v8_8_0_Clk_A</port>
                <port>v8_8_0_Din_A</port>
                <port>v8_8_0_Dout_A</port>
                <port>v8_8_0_EN_A</port>
                <port>v8_8_0_Rst_A</port>
                <port>v8_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_1_EN_A">EN</portMap>
                <portMap portMapName="v8_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_1_Addr_A</port>
                <port>v8_8_1_Clk_A</port>
                <port>v8_8_1_Din_A</port>
                <port>v8_8_1_Dout_A</port>
                <port>v8_8_1_EN_A</port>
                <port>v8_8_1_Rst_A</port>
                <port>v8_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_2_EN_A">EN</portMap>
                <portMap portMapName="v8_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_2_Addr_A</port>
                <port>v8_8_2_Clk_A</port>
                <port>v8_8_2_Din_A</port>
                <port>v8_8_2_Dout_A</port>
                <port>v8_8_2_EN_A</port>
                <port>v8_8_2_Rst_A</port>
                <port>v8_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_3_EN_A">EN</portMap>
                <portMap portMapName="v8_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_3_Addr_A</port>
                <port>v8_8_3_Clk_A</port>
                <port>v8_8_3_Din_A</port>
                <port>v8_8_3_Dout_A</port>
                <port>v8_8_3_EN_A</port>
                <port>v8_8_3_Rst_A</port>
                <port>v8_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_4_EN_A">EN</portMap>
                <portMap portMapName="v8_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_4_Addr_A</port>
                <port>v8_8_4_Clk_A</port>
                <port>v8_8_4_Din_A</port>
                <port>v8_8_4_Dout_A</port>
                <port>v8_8_4_EN_A</port>
                <port>v8_8_4_Rst_A</port>
                <port>v8_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_5_EN_A">EN</portMap>
                <portMap portMapName="v8_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_5_Addr_A</port>
                <port>v8_8_5_Clk_A</port>
                <port>v8_8_5_Din_A</port>
                <port>v8_8_5_Dout_A</port>
                <port>v8_8_5_EN_A</port>
                <port>v8_8_5_Rst_A</port>
                <port>v8_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_6_EN_A">EN</portMap>
                <portMap portMapName="v8_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_6_Addr_A</port>
                <port>v8_8_6_Clk_A</port>
                <port>v8_8_6_Din_A</port>
                <port>v8_8_6_Dout_A</port>
                <port>v8_8_6_EN_A</port>
                <port>v8_8_6_Rst_A</port>
                <port>v8_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_7_EN_A">EN</portMap>
                <portMap portMapName="v8_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_7_Addr_A</port>
                <port>v8_8_7_Clk_A</port>
                <port>v8_8_7_Din_A</port>
                <port>v8_8_7_Dout_A</port>
                <port>v8_8_7_EN_A</port>
                <port>v8_8_7_Rst_A</port>
                <port>v8_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_8_EN_A">EN</portMap>
                <portMap portMapName="v8_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_8_Addr_A</port>
                <port>v8_8_8_Clk_A</port>
                <port>v8_8_8_Din_A</port>
                <port>v8_8_8_Dout_A</port>
                <port>v8_8_8_EN_A</port>
                <port>v8_8_8_Rst_A</port>
                <port>v8_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_8_9_EN_A">EN</portMap>
                <portMap portMapName="v8_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_8_9_Addr_A</port>
                <port>v8_8_9_Clk_A</port>
                <port>v8_8_9_Din_A</port>
                <port>v8_8_9_Dout_A</port>
                <port>v8_8_9_EN_A</port>
                <port>v8_8_9_Rst_A</port>
                <port>v8_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_0_EN_A">EN</portMap>
                <portMap portMapName="v8_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_0_Addr_A</port>
                <port>v8_9_0_Clk_A</port>
                <port>v8_9_0_Din_A</port>
                <port>v8_9_0_Dout_A</port>
                <port>v8_9_0_EN_A</port>
                <port>v8_9_0_Rst_A</port>
                <port>v8_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_1_EN_A">EN</portMap>
                <portMap portMapName="v8_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_1_Addr_A</port>
                <port>v8_9_1_Clk_A</port>
                <port>v8_9_1_Din_A</port>
                <port>v8_9_1_Dout_A</port>
                <port>v8_9_1_EN_A</port>
                <port>v8_9_1_Rst_A</port>
                <port>v8_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_2_EN_A">EN</portMap>
                <portMap portMapName="v8_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_2_Addr_A</port>
                <port>v8_9_2_Clk_A</port>
                <port>v8_9_2_Din_A</port>
                <port>v8_9_2_Dout_A</port>
                <port>v8_9_2_EN_A</port>
                <port>v8_9_2_Rst_A</port>
                <port>v8_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_3_EN_A">EN</portMap>
                <portMap portMapName="v8_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_3_Addr_A</port>
                <port>v8_9_3_Clk_A</port>
                <port>v8_9_3_Din_A</port>
                <port>v8_9_3_Dout_A</port>
                <port>v8_9_3_EN_A</port>
                <port>v8_9_3_Rst_A</port>
                <port>v8_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_4_EN_A">EN</portMap>
                <portMap portMapName="v8_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_4_Addr_A</port>
                <port>v8_9_4_Clk_A</port>
                <port>v8_9_4_Din_A</port>
                <port>v8_9_4_Dout_A</port>
                <port>v8_9_4_EN_A</port>
                <port>v8_9_4_Rst_A</port>
                <port>v8_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_5_EN_A">EN</portMap>
                <portMap portMapName="v8_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_5_Addr_A</port>
                <port>v8_9_5_Clk_A</port>
                <port>v8_9_5_Din_A</port>
                <port>v8_9_5_Dout_A</port>
                <port>v8_9_5_EN_A</port>
                <port>v8_9_5_Rst_A</port>
                <port>v8_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_6_EN_A">EN</portMap>
                <portMap portMapName="v8_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_6_Addr_A</port>
                <port>v8_9_6_Clk_A</port>
                <port>v8_9_6_Din_A</port>
                <port>v8_9_6_Dout_A</port>
                <port>v8_9_6_EN_A</port>
                <port>v8_9_6_Rst_A</port>
                <port>v8_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_7_EN_A">EN</portMap>
                <portMap portMapName="v8_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_7_Addr_A</port>
                <port>v8_9_7_Clk_A</port>
                <port>v8_9_7_Din_A</port>
                <port>v8_9_7_Dout_A</port>
                <port>v8_9_7_EN_A</port>
                <port>v8_9_7_Rst_A</port>
                <port>v8_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_8_EN_A">EN</portMap>
                <portMap portMapName="v8_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_8_Addr_A</port>
                <port>v8_9_8_Clk_A</port>
                <port>v8_9_8_Din_A</port>
                <port>v8_9_8_Dout_A</port>
                <port>v8_9_8_EN_A</port>
                <port>v8_9_8_Rst_A</port>
                <port>v8_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_9_9_EN_A">EN</portMap>
                <portMap portMapName="v8_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_9_9_Addr_A</port>
                <port>v8_9_9_Clk_A</port>
                <port>v8_9_9_Din_A</port>
                <port>v8_9_9_Dout_A</port>
                <port>v8_9_9_EN_A</port>
                <port>v8_9_9_Rst_A</port>
                <port>v8_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_0_EN_A">EN</portMap>
                <portMap portMapName="v8_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_0_Addr_A</port>
                <port>v8_10_0_Clk_A</port>
                <port>v8_10_0_Din_A</port>
                <port>v8_10_0_Dout_A</port>
                <port>v8_10_0_EN_A</port>
                <port>v8_10_0_Rst_A</port>
                <port>v8_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_1_EN_A">EN</portMap>
                <portMap portMapName="v8_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_1_Addr_A</port>
                <port>v8_10_1_Clk_A</port>
                <port>v8_10_1_Din_A</port>
                <port>v8_10_1_Dout_A</port>
                <port>v8_10_1_EN_A</port>
                <port>v8_10_1_Rst_A</port>
                <port>v8_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_2_EN_A">EN</portMap>
                <portMap portMapName="v8_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_2_Addr_A</port>
                <port>v8_10_2_Clk_A</port>
                <port>v8_10_2_Din_A</port>
                <port>v8_10_2_Dout_A</port>
                <port>v8_10_2_EN_A</port>
                <port>v8_10_2_Rst_A</port>
                <port>v8_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_3_EN_A">EN</portMap>
                <portMap portMapName="v8_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_3_Addr_A</port>
                <port>v8_10_3_Clk_A</port>
                <port>v8_10_3_Din_A</port>
                <port>v8_10_3_Dout_A</port>
                <port>v8_10_3_EN_A</port>
                <port>v8_10_3_Rst_A</port>
                <port>v8_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_4_EN_A">EN</portMap>
                <portMap portMapName="v8_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_4_Addr_A</port>
                <port>v8_10_4_Clk_A</port>
                <port>v8_10_4_Din_A</port>
                <port>v8_10_4_Dout_A</port>
                <port>v8_10_4_EN_A</port>
                <port>v8_10_4_Rst_A</port>
                <port>v8_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_5_EN_A">EN</portMap>
                <portMap portMapName="v8_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_5_Addr_A</port>
                <port>v8_10_5_Clk_A</port>
                <port>v8_10_5_Din_A</port>
                <port>v8_10_5_Dout_A</port>
                <port>v8_10_5_EN_A</port>
                <port>v8_10_5_Rst_A</port>
                <port>v8_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_6_EN_A">EN</portMap>
                <portMap portMapName="v8_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_6_Addr_A</port>
                <port>v8_10_6_Clk_A</port>
                <port>v8_10_6_Din_A</port>
                <port>v8_10_6_Dout_A</port>
                <port>v8_10_6_EN_A</port>
                <port>v8_10_6_Rst_A</port>
                <port>v8_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_7_EN_A">EN</portMap>
                <portMap portMapName="v8_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_7_Addr_A</port>
                <port>v8_10_7_Clk_A</port>
                <port>v8_10_7_Din_A</port>
                <port>v8_10_7_Dout_A</port>
                <port>v8_10_7_EN_A</port>
                <port>v8_10_7_Rst_A</port>
                <port>v8_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_8_EN_A">EN</portMap>
                <portMap portMapName="v8_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_8_Addr_A</port>
                <port>v8_10_8_Clk_A</port>
                <port>v8_10_8_Din_A</port>
                <port>v8_10_8_Dout_A</port>
                <port>v8_10_8_EN_A</port>
                <port>v8_10_8_Rst_A</port>
                <port>v8_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_10_9_EN_A">EN</portMap>
                <portMap portMapName="v8_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_10_9_Addr_A</port>
                <port>v8_10_9_Clk_A</port>
                <port>v8_10_9_Din_A</port>
                <port>v8_10_9_Dout_A</port>
                <port>v8_10_9_EN_A</port>
                <port>v8_10_9_Rst_A</port>
                <port>v8_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_0_EN_A">EN</portMap>
                <portMap portMapName="v8_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_0_Addr_A</port>
                <port>v8_11_0_Clk_A</port>
                <port>v8_11_0_Din_A</port>
                <port>v8_11_0_Dout_A</port>
                <port>v8_11_0_EN_A</port>
                <port>v8_11_0_Rst_A</port>
                <port>v8_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_1_EN_A">EN</portMap>
                <portMap portMapName="v8_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_1_Addr_A</port>
                <port>v8_11_1_Clk_A</port>
                <port>v8_11_1_Din_A</port>
                <port>v8_11_1_Dout_A</port>
                <port>v8_11_1_EN_A</port>
                <port>v8_11_1_Rst_A</port>
                <port>v8_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_2_EN_A">EN</portMap>
                <portMap portMapName="v8_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_2_Addr_A</port>
                <port>v8_11_2_Clk_A</port>
                <port>v8_11_2_Din_A</port>
                <port>v8_11_2_Dout_A</port>
                <port>v8_11_2_EN_A</port>
                <port>v8_11_2_Rst_A</port>
                <port>v8_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_3_EN_A">EN</portMap>
                <portMap portMapName="v8_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_3_Addr_A</port>
                <port>v8_11_3_Clk_A</port>
                <port>v8_11_3_Din_A</port>
                <port>v8_11_3_Dout_A</port>
                <port>v8_11_3_EN_A</port>
                <port>v8_11_3_Rst_A</port>
                <port>v8_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_4_EN_A">EN</portMap>
                <portMap portMapName="v8_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_4_Addr_A</port>
                <port>v8_11_4_Clk_A</port>
                <port>v8_11_4_Din_A</port>
                <port>v8_11_4_Dout_A</port>
                <port>v8_11_4_EN_A</port>
                <port>v8_11_4_Rst_A</port>
                <port>v8_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_5_EN_A">EN</portMap>
                <portMap portMapName="v8_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_5_Addr_A</port>
                <port>v8_11_5_Clk_A</port>
                <port>v8_11_5_Din_A</port>
                <port>v8_11_5_Dout_A</port>
                <port>v8_11_5_EN_A</port>
                <port>v8_11_5_Rst_A</port>
                <port>v8_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_6_EN_A">EN</portMap>
                <portMap portMapName="v8_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_6_Addr_A</port>
                <port>v8_11_6_Clk_A</port>
                <port>v8_11_6_Din_A</port>
                <port>v8_11_6_Dout_A</port>
                <port>v8_11_6_EN_A</port>
                <port>v8_11_6_Rst_A</port>
                <port>v8_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_7_EN_A">EN</portMap>
                <portMap portMapName="v8_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_7_Addr_A</port>
                <port>v8_11_7_Clk_A</port>
                <port>v8_11_7_Din_A</port>
                <port>v8_11_7_Dout_A</port>
                <port>v8_11_7_EN_A</port>
                <port>v8_11_7_Rst_A</port>
                <port>v8_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_8_EN_A">EN</portMap>
                <portMap portMapName="v8_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_8_Addr_A</port>
                <port>v8_11_8_Clk_A</port>
                <port>v8_11_8_Din_A</port>
                <port>v8_11_8_Dout_A</port>
                <port>v8_11_8_EN_A</port>
                <port>v8_11_8_Rst_A</port>
                <port>v8_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v8_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v8_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v8_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v8_11_9_EN_A">EN</portMap>
                <portMap portMapName="v8_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v8_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v8_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v8_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v8_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v8_11_9_Addr_A</port>
                <port>v8_11_9_Clk_A</port>
                <port>v8_11_9_Din_A</port>
                <port>v8_11_9_Dout_A</port>
                <port>v8_11_9_EN_A</port>
                <port>v8_11_9_Rst_A</port>
                <port>v8_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v8"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">v5, 0x10, 32, W, Data signal of v5, </column>
                    <column name="s_axi_ctrl">v6, 0x18, 32, W, Data signal of v6, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="v0_0_PORTA">32, 32</column>
                    <column name="v0_10_PORTA">32, 32</column>
                    <column name="v0_11_PORTA">32, 32</column>
                    <column name="v0_1_PORTA">32, 32</column>
                    <column name="v0_2_PORTA">32, 32</column>
                    <column name="v0_3_PORTA">32, 32</column>
                    <column name="v0_4_PORTA">32, 32</column>
                    <column name="v0_5_PORTA">32, 32</column>
                    <column name="v0_6_PORTA">32, 32</column>
                    <column name="v0_7_PORTA">32, 32</column>
                    <column name="v0_8_PORTA">32, 32</column>
                    <column name="v0_9_PORTA">32, 32</column>
                    <column name="v1_0_PORTA">32, 32</column>
                    <column name="v1_1_PORTA">32, 32</column>
                    <column name="v1_2_PORTA">32, 32</column>
                    <column name="v1_3_PORTA">32, 32</column>
                    <column name="v1_4_PORTA">32, 32</column>
                    <column name="v1_5_PORTA">32, 32</column>
                    <column name="v1_6_PORTA">32, 32</column>
                    <column name="v1_7_PORTA">32, 32</column>
                    <column name="v1_8_PORTA">32, 32</column>
                    <column name="v1_9_PORTA">32, 32</column>
                    <column name="v2_0_0_PORTA">32, 32</column>
                    <column name="v2_0_1_PORTA">32, 32</column>
                    <column name="v2_0_2_PORTA">32, 32</column>
                    <column name="v2_0_3_PORTA">32, 32</column>
                    <column name="v2_0_4_PORTA">32, 32</column>
                    <column name="v2_0_5_PORTA">32, 32</column>
                    <column name="v2_0_6_PORTA">32, 32</column>
                    <column name="v2_0_7_PORTA">32, 32</column>
                    <column name="v2_0_8_PORTA">32, 32</column>
                    <column name="v2_0_9_PORTA">32, 32</column>
                    <column name="v2_1_0_PORTA">32, 32</column>
                    <column name="v2_1_1_PORTA">32, 32</column>
                    <column name="v2_1_2_PORTA">32, 32</column>
                    <column name="v2_1_3_PORTA">32, 32</column>
                    <column name="v2_1_4_PORTA">32, 32</column>
                    <column name="v2_1_5_PORTA">32, 32</column>
                    <column name="v2_1_6_PORTA">32, 32</column>
                    <column name="v2_1_7_PORTA">32, 32</column>
                    <column name="v2_1_8_PORTA">32, 32</column>
                    <column name="v2_1_9_PORTA">32, 32</column>
                    <column name="v3_0_0_PORTA">32, 32</column>
                    <column name="v3_0_1_PORTA">32, 32</column>
                    <column name="v3_0_2_PORTA">32, 32</column>
                    <column name="v3_0_3_PORTA">32, 32</column>
                    <column name="v3_0_4_PORTA">32, 32</column>
                    <column name="v3_0_5_PORTA">32, 32</column>
                    <column name="v3_0_6_PORTA">32, 32</column>
                    <column name="v3_0_7_PORTA">32, 32</column>
                    <column name="v3_0_8_PORTA">32, 32</column>
                    <column name="v3_0_9_PORTA">32, 32</column>
                    <column name="v3_10_0_PORTA">32, 32</column>
                    <column name="v3_10_1_PORTA">32, 32</column>
                    <column name="v3_10_2_PORTA">32, 32</column>
                    <column name="v3_10_3_PORTA">32, 32</column>
                    <column name="v3_10_4_PORTA">32, 32</column>
                    <column name="v3_10_5_PORTA">32, 32</column>
                    <column name="v3_10_6_PORTA">32, 32</column>
                    <column name="v3_10_7_PORTA">32, 32</column>
                    <column name="v3_10_8_PORTA">32, 32</column>
                    <column name="v3_10_9_PORTA">32, 32</column>
                    <column name="v3_11_0_PORTA">32, 32</column>
                    <column name="v3_11_1_PORTA">32, 32</column>
                    <column name="v3_11_2_PORTA">32, 32</column>
                    <column name="v3_11_3_PORTA">32, 32</column>
                    <column name="v3_11_4_PORTA">32, 32</column>
                    <column name="v3_11_5_PORTA">32, 32</column>
                    <column name="v3_11_6_PORTA">32, 32</column>
                    <column name="v3_11_7_PORTA">32, 32</column>
                    <column name="v3_11_8_PORTA">32, 32</column>
                    <column name="v3_11_9_PORTA">32, 32</column>
                    <column name="v3_1_0_PORTA">32, 32</column>
                    <column name="v3_1_1_PORTA">32, 32</column>
                    <column name="v3_1_2_PORTA">32, 32</column>
                    <column name="v3_1_3_PORTA">32, 32</column>
                    <column name="v3_1_4_PORTA">32, 32</column>
                    <column name="v3_1_5_PORTA">32, 32</column>
                    <column name="v3_1_6_PORTA">32, 32</column>
                    <column name="v3_1_7_PORTA">32, 32</column>
                    <column name="v3_1_8_PORTA">32, 32</column>
                    <column name="v3_1_9_PORTA">32, 32</column>
                    <column name="v3_2_0_PORTA">32, 32</column>
                    <column name="v3_2_1_PORTA">32, 32</column>
                    <column name="v3_2_2_PORTA">32, 32</column>
                    <column name="v3_2_3_PORTA">32, 32</column>
                    <column name="v3_2_4_PORTA">32, 32</column>
                    <column name="v3_2_5_PORTA">32, 32</column>
                    <column name="v3_2_6_PORTA">32, 32</column>
                    <column name="v3_2_7_PORTA">32, 32</column>
                    <column name="v3_2_8_PORTA">32, 32</column>
                    <column name="v3_2_9_PORTA">32, 32</column>
                    <column name="v3_3_0_PORTA">32, 32</column>
                    <column name="v3_3_1_PORTA">32, 32</column>
                    <column name="v3_3_2_PORTA">32, 32</column>
                    <column name="v3_3_3_PORTA">32, 32</column>
                    <column name="v3_3_4_PORTA">32, 32</column>
                    <column name="v3_3_5_PORTA">32, 32</column>
                    <column name="v3_3_6_PORTA">32, 32</column>
                    <column name="v3_3_7_PORTA">32, 32</column>
                    <column name="v3_3_8_PORTA">32, 32</column>
                    <column name="v3_3_9_PORTA">32, 32</column>
                    <column name="v3_4_0_PORTA">32, 32</column>
                    <column name="v3_4_1_PORTA">32, 32</column>
                    <column name="v3_4_2_PORTA">32, 32</column>
                    <column name="v3_4_3_PORTA">32, 32</column>
                    <column name="v3_4_4_PORTA">32, 32</column>
                    <column name="v3_4_5_PORTA">32, 32</column>
                    <column name="v3_4_6_PORTA">32, 32</column>
                    <column name="v3_4_7_PORTA">32, 32</column>
                    <column name="v3_4_8_PORTA">32, 32</column>
                    <column name="v3_4_9_PORTA">32, 32</column>
                    <column name="v3_5_0_PORTA">32, 32</column>
                    <column name="v3_5_1_PORTA">32, 32</column>
                    <column name="v3_5_2_PORTA">32, 32</column>
                    <column name="v3_5_3_PORTA">32, 32</column>
                    <column name="v3_5_4_PORTA">32, 32</column>
                    <column name="v3_5_5_PORTA">32, 32</column>
                    <column name="v3_5_6_PORTA">32, 32</column>
                    <column name="v3_5_7_PORTA">32, 32</column>
                    <column name="v3_5_8_PORTA">32, 32</column>
                    <column name="v3_5_9_PORTA">32, 32</column>
                    <column name="v3_6_0_PORTA">32, 32</column>
                    <column name="v3_6_1_PORTA">32, 32</column>
                    <column name="v3_6_2_PORTA">32, 32</column>
                    <column name="v3_6_3_PORTA">32, 32</column>
                    <column name="v3_6_4_PORTA">32, 32</column>
                    <column name="v3_6_5_PORTA">32, 32</column>
                    <column name="v3_6_6_PORTA">32, 32</column>
                    <column name="v3_6_7_PORTA">32, 32</column>
                    <column name="v3_6_8_PORTA">32, 32</column>
                    <column name="v3_6_9_PORTA">32, 32</column>
                    <column name="v3_7_0_PORTA">32, 32</column>
                    <column name="v3_7_1_PORTA">32, 32</column>
                    <column name="v3_7_2_PORTA">32, 32</column>
                    <column name="v3_7_3_PORTA">32, 32</column>
                    <column name="v3_7_4_PORTA">32, 32</column>
                    <column name="v3_7_5_PORTA">32, 32</column>
                    <column name="v3_7_6_PORTA">32, 32</column>
                    <column name="v3_7_7_PORTA">32, 32</column>
                    <column name="v3_7_8_PORTA">32, 32</column>
                    <column name="v3_7_9_PORTA">32, 32</column>
                    <column name="v3_8_0_PORTA">32, 32</column>
                    <column name="v3_8_1_PORTA">32, 32</column>
                    <column name="v3_8_2_PORTA">32, 32</column>
                    <column name="v3_8_3_PORTA">32, 32</column>
                    <column name="v3_8_4_PORTA">32, 32</column>
                    <column name="v3_8_5_PORTA">32, 32</column>
                    <column name="v3_8_6_PORTA">32, 32</column>
                    <column name="v3_8_7_PORTA">32, 32</column>
                    <column name="v3_8_8_PORTA">32, 32</column>
                    <column name="v3_8_9_PORTA">32, 32</column>
                    <column name="v3_9_0_PORTA">32, 32</column>
                    <column name="v3_9_1_PORTA">32, 32</column>
                    <column name="v3_9_2_PORTA">32, 32</column>
                    <column name="v3_9_3_PORTA">32, 32</column>
                    <column name="v3_9_4_PORTA">32, 32</column>
                    <column name="v3_9_5_PORTA">32, 32</column>
                    <column name="v3_9_6_PORTA">32, 32</column>
                    <column name="v3_9_7_PORTA">32, 32</column>
                    <column name="v3_9_8_PORTA">32, 32</column>
                    <column name="v3_9_9_PORTA">32, 32</column>
                    <column name="v4_0_0_PORTA">32, 32</column>
                    <column name="v4_0_1_PORTA">32, 32</column>
                    <column name="v4_0_2_PORTA">32, 32</column>
                    <column name="v4_0_3_PORTA">32, 32</column>
                    <column name="v4_0_4_PORTA">32, 32</column>
                    <column name="v4_0_5_PORTA">32, 32</column>
                    <column name="v4_0_6_PORTA">32, 32</column>
                    <column name="v4_0_7_PORTA">32, 32</column>
                    <column name="v4_0_8_PORTA">32, 32</column>
                    <column name="v4_0_9_PORTA">32, 32</column>
                    <column name="v4_10_0_PORTA">32, 32</column>
                    <column name="v4_10_1_PORTA">32, 32</column>
                    <column name="v4_10_2_PORTA">32, 32</column>
                    <column name="v4_10_3_PORTA">32, 32</column>
                    <column name="v4_10_4_PORTA">32, 32</column>
                    <column name="v4_10_5_PORTA">32, 32</column>
                    <column name="v4_10_6_PORTA">32, 32</column>
                    <column name="v4_10_7_PORTA">32, 32</column>
                    <column name="v4_10_8_PORTA">32, 32</column>
                    <column name="v4_10_9_PORTA">32, 32</column>
                    <column name="v4_11_0_PORTA">32, 32</column>
                    <column name="v4_11_1_PORTA">32, 32</column>
                    <column name="v4_11_2_PORTA">32, 32</column>
                    <column name="v4_11_3_PORTA">32, 32</column>
                    <column name="v4_11_4_PORTA">32, 32</column>
                    <column name="v4_11_5_PORTA">32, 32</column>
                    <column name="v4_11_6_PORTA">32, 32</column>
                    <column name="v4_11_7_PORTA">32, 32</column>
                    <column name="v4_11_8_PORTA">32, 32</column>
                    <column name="v4_11_9_PORTA">32, 32</column>
                    <column name="v4_1_0_PORTA">32, 32</column>
                    <column name="v4_1_1_PORTA">32, 32</column>
                    <column name="v4_1_2_PORTA">32, 32</column>
                    <column name="v4_1_3_PORTA">32, 32</column>
                    <column name="v4_1_4_PORTA">32, 32</column>
                    <column name="v4_1_5_PORTA">32, 32</column>
                    <column name="v4_1_6_PORTA">32, 32</column>
                    <column name="v4_1_7_PORTA">32, 32</column>
                    <column name="v4_1_8_PORTA">32, 32</column>
                    <column name="v4_1_9_PORTA">32, 32</column>
                    <column name="v4_2_0_PORTA">32, 32</column>
                    <column name="v4_2_1_PORTA">32, 32</column>
                    <column name="v4_2_2_PORTA">32, 32</column>
                    <column name="v4_2_3_PORTA">32, 32</column>
                    <column name="v4_2_4_PORTA">32, 32</column>
                    <column name="v4_2_5_PORTA">32, 32</column>
                    <column name="v4_2_6_PORTA">32, 32</column>
                    <column name="v4_2_7_PORTA">32, 32</column>
                    <column name="v4_2_8_PORTA">32, 32</column>
                    <column name="v4_2_9_PORTA">32, 32</column>
                    <column name="v4_3_0_PORTA">32, 32</column>
                    <column name="v4_3_1_PORTA">32, 32</column>
                    <column name="v4_3_2_PORTA">32, 32</column>
                    <column name="v4_3_3_PORTA">32, 32</column>
                    <column name="v4_3_4_PORTA">32, 32</column>
                    <column name="v4_3_5_PORTA">32, 32</column>
                    <column name="v4_3_6_PORTA">32, 32</column>
                    <column name="v4_3_7_PORTA">32, 32</column>
                    <column name="v4_3_8_PORTA">32, 32</column>
                    <column name="v4_3_9_PORTA">32, 32</column>
                    <column name="v4_4_0_PORTA">32, 32</column>
                    <column name="v4_4_1_PORTA">32, 32</column>
                    <column name="v4_4_2_PORTA">32, 32</column>
                    <column name="v4_4_3_PORTA">32, 32</column>
                    <column name="v4_4_4_PORTA">32, 32</column>
                    <column name="v4_4_5_PORTA">32, 32</column>
                    <column name="v4_4_6_PORTA">32, 32</column>
                    <column name="v4_4_7_PORTA">32, 32</column>
                    <column name="v4_4_8_PORTA">32, 32</column>
                    <column name="v4_4_9_PORTA">32, 32</column>
                    <column name="v4_5_0_PORTA">32, 32</column>
                    <column name="v4_5_1_PORTA">32, 32</column>
                    <column name="v4_5_2_PORTA">32, 32</column>
                    <column name="v4_5_3_PORTA">32, 32</column>
                    <column name="v4_5_4_PORTA">32, 32</column>
                    <column name="v4_5_5_PORTA">32, 32</column>
                    <column name="v4_5_6_PORTA">32, 32</column>
                    <column name="v4_5_7_PORTA">32, 32</column>
                    <column name="v4_5_8_PORTA">32, 32</column>
                    <column name="v4_5_9_PORTA">32, 32</column>
                    <column name="v4_6_0_PORTA">32, 32</column>
                    <column name="v4_6_1_PORTA">32, 32</column>
                    <column name="v4_6_2_PORTA">32, 32</column>
                    <column name="v4_6_3_PORTA">32, 32</column>
                    <column name="v4_6_4_PORTA">32, 32</column>
                    <column name="v4_6_5_PORTA">32, 32</column>
                    <column name="v4_6_6_PORTA">32, 32</column>
                    <column name="v4_6_7_PORTA">32, 32</column>
                    <column name="v4_6_8_PORTA">32, 32</column>
                    <column name="v4_6_9_PORTA">32, 32</column>
                    <column name="v4_7_0_PORTA">32, 32</column>
                    <column name="v4_7_1_PORTA">32, 32</column>
                    <column name="v4_7_2_PORTA">32, 32</column>
                    <column name="v4_7_3_PORTA">32, 32</column>
                    <column name="v4_7_4_PORTA">32, 32</column>
                    <column name="v4_7_5_PORTA">32, 32</column>
                    <column name="v4_7_6_PORTA">32, 32</column>
                    <column name="v4_7_7_PORTA">32, 32</column>
                    <column name="v4_7_8_PORTA">32, 32</column>
                    <column name="v4_7_9_PORTA">32, 32</column>
                    <column name="v4_8_0_PORTA">32, 32</column>
                    <column name="v4_8_1_PORTA">32, 32</column>
                    <column name="v4_8_2_PORTA">32, 32</column>
                    <column name="v4_8_3_PORTA">32, 32</column>
                    <column name="v4_8_4_PORTA">32, 32</column>
                    <column name="v4_8_5_PORTA">32, 32</column>
                    <column name="v4_8_6_PORTA">32, 32</column>
                    <column name="v4_8_7_PORTA">32, 32</column>
                    <column name="v4_8_8_PORTA">32, 32</column>
                    <column name="v4_8_9_PORTA">32, 32</column>
                    <column name="v4_9_0_PORTA">32, 32</column>
                    <column name="v4_9_1_PORTA">32, 32</column>
                    <column name="v4_9_2_PORTA">32, 32</column>
                    <column name="v4_9_3_PORTA">32, 32</column>
                    <column name="v4_9_4_PORTA">32, 32</column>
                    <column name="v4_9_5_PORTA">32, 32</column>
                    <column name="v4_9_6_PORTA">32, 32</column>
                    <column name="v4_9_7_PORTA">32, 32</column>
                    <column name="v4_9_8_PORTA">32, 32</column>
                    <column name="v4_9_9_PORTA">32, 32</column>
                    <column name="v7_0_0_PORTA">32, 32</column>
                    <column name="v7_0_1_PORTA">32, 32</column>
                    <column name="v7_0_2_PORTA">32, 32</column>
                    <column name="v7_0_3_PORTA">32, 32</column>
                    <column name="v7_0_4_PORTA">32, 32</column>
                    <column name="v7_0_5_PORTA">32, 32</column>
                    <column name="v7_0_6_PORTA">32, 32</column>
                    <column name="v7_0_7_PORTA">32, 32</column>
                    <column name="v7_0_8_PORTA">32, 32</column>
                    <column name="v7_0_9_PORTA">32, 32</column>
                    <column name="v7_10_0_PORTA">32, 32</column>
                    <column name="v7_10_0_PORTB">32, 32</column>
                    <column name="v7_10_1_PORTA">32, 32</column>
                    <column name="v7_10_1_PORTB">32, 32</column>
                    <column name="v7_10_2_PORTA">32, 32</column>
                    <column name="v7_10_2_PORTB">32, 32</column>
                    <column name="v7_10_3_PORTA">32, 32</column>
                    <column name="v7_10_3_PORTB">32, 32</column>
                    <column name="v7_10_4_PORTA">32, 32</column>
                    <column name="v7_10_4_PORTB">32, 32</column>
                    <column name="v7_10_5_PORTA">32, 32</column>
                    <column name="v7_10_5_PORTB">32, 32</column>
                    <column name="v7_10_6_PORTA">32, 32</column>
                    <column name="v7_10_6_PORTB">32, 32</column>
                    <column name="v7_10_7_PORTA">32, 32</column>
                    <column name="v7_10_7_PORTB">32, 32</column>
                    <column name="v7_10_8_PORTA">32, 32</column>
                    <column name="v7_10_8_PORTB">32, 32</column>
                    <column name="v7_10_9_PORTA">32, 32</column>
                    <column name="v7_10_9_PORTB">32, 32</column>
                    <column name="v7_11_0_PORTA">32, 32</column>
                    <column name="v7_11_0_PORTB">32, 32</column>
                    <column name="v7_11_1_PORTA">32, 32</column>
                    <column name="v7_11_1_PORTB">32, 32</column>
                    <column name="v7_11_2_PORTA">32, 32</column>
                    <column name="v7_11_2_PORTB">32, 32</column>
                    <column name="v7_11_3_PORTA">32, 32</column>
                    <column name="v7_11_3_PORTB">32, 32</column>
                    <column name="v7_11_4_PORTA">32, 32</column>
                    <column name="v7_11_4_PORTB">32, 32</column>
                    <column name="v7_11_5_PORTA">32, 32</column>
                    <column name="v7_11_5_PORTB">32, 32</column>
                    <column name="v7_11_6_PORTA">32, 32</column>
                    <column name="v7_11_6_PORTB">32, 32</column>
                    <column name="v7_11_7_PORTA">32, 32</column>
                    <column name="v7_11_7_PORTB">32, 32</column>
                    <column name="v7_11_8_PORTA">32, 32</column>
                    <column name="v7_11_8_PORTB">32, 32</column>
                    <column name="v7_11_9_PORTA">32, 32</column>
                    <column name="v7_11_9_PORTB">32, 32</column>
                    <column name="v7_1_0_PORTA">32, 32</column>
                    <column name="v7_1_1_PORTA">32, 32</column>
                    <column name="v7_1_2_PORTA">32, 32</column>
                    <column name="v7_1_3_PORTA">32, 32</column>
                    <column name="v7_1_4_PORTA">32, 32</column>
                    <column name="v7_1_5_PORTA">32, 32</column>
                    <column name="v7_1_6_PORTA">32, 32</column>
                    <column name="v7_1_7_PORTA">32, 32</column>
                    <column name="v7_1_8_PORTA">32, 32</column>
                    <column name="v7_1_9_PORTA">32, 32</column>
                    <column name="v7_2_0_PORTA">32, 32</column>
                    <column name="v7_2_1_PORTA">32, 32</column>
                    <column name="v7_2_2_PORTA">32, 32</column>
                    <column name="v7_2_3_PORTA">32, 32</column>
                    <column name="v7_2_4_PORTA">32, 32</column>
                    <column name="v7_2_5_PORTA">32, 32</column>
                    <column name="v7_2_6_PORTA">32, 32</column>
                    <column name="v7_2_7_PORTA">32, 32</column>
                    <column name="v7_2_8_PORTA">32, 32</column>
                    <column name="v7_2_9_PORTA">32, 32</column>
                    <column name="v7_3_0_PORTA">32, 32</column>
                    <column name="v7_3_1_PORTA">32, 32</column>
                    <column name="v7_3_2_PORTA">32, 32</column>
                    <column name="v7_3_3_PORTA">32, 32</column>
                    <column name="v7_3_4_PORTA">32, 32</column>
                    <column name="v7_3_5_PORTA">32, 32</column>
                    <column name="v7_3_6_PORTA">32, 32</column>
                    <column name="v7_3_7_PORTA">32, 32</column>
                    <column name="v7_3_8_PORTA">32, 32</column>
                    <column name="v7_3_9_PORTA">32, 32</column>
                    <column name="v7_4_0_PORTA">32, 32</column>
                    <column name="v7_4_1_PORTA">32, 32</column>
                    <column name="v7_4_2_PORTA">32, 32</column>
                    <column name="v7_4_3_PORTA">32, 32</column>
                    <column name="v7_4_4_PORTA">32, 32</column>
                    <column name="v7_4_5_PORTA">32, 32</column>
                    <column name="v7_4_6_PORTA">32, 32</column>
                    <column name="v7_4_7_PORTA">32, 32</column>
                    <column name="v7_4_8_PORTA">32, 32</column>
                    <column name="v7_4_9_PORTA">32, 32</column>
                    <column name="v7_5_0_PORTA">32, 32</column>
                    <column name="v7_5_1_PORTA">32, 32</column>
                    <column name="v7_5_2_PORTA">32, 32</column>
                    <column name="v7_5_3_PORTA">32, 32</column>
                    <column name="v7_5_4_PORTA">32, 32</column>
                    <column name="v7_5_5_PORTA">32, 32</column>
                    <column name="v7_5_6_PORTA">32, 32</column>
                    <column name="v7_5_7_PORTA">32, 32</column>
                    <column name="v7_5_8_PORTA">32, 32</column>
                    <column name="v7_5_9_PORTA">32, 32</column>
                    <column name="v7_6_0_PORTA">32, 32</column>
                    <column name="v7_6_0_PORTB">32, 32</column>
                    <column name="v7_6_1_PORTA">32, 32</column>
                    <column name="v7_6_1_PORTB">32, 32</column>
                    <column name="v7_6_2_PORTA">32, 32</column>
                    <column name="v7_6_2_PORTB">32, 32</column>
                    <column name="v7_6_3_PORTA">32, 32</column>
                    <column name="v7_6_3_PORTB">32, 32</column>
                    <column name="v7_6_4_PORTA">32, 32</column>
                    <column name="v7_6_4_PORTB">32, 32</column>
                    <column name="v7_6_5_PORTA">32, 32</column>
                    <column name="v7_6_5_PORTB">32, 32</column>
                    <column name="v7_6_6_PORTA">32, 32</column>
                    <column name="v7_6_6_PORTB">32, 32</column>
                    <column name="v7_6_7_PORTA">32, 32</column>
                    <column name="v7_6_7_PORTB">32, 32</column>
                    <column name="v7_6_8_PORTA">32, 32</column>
                    <column name="v7_6_8_PORTB">32, 32</column>
                    <column name="v7_6_9_PORTA">32, 32</column>
                    <column name="v7_6_9_PORTB">32, 32</column>
                    <column name="v7_7_0_PORTA">32, 32</column>
                    <column name="v7_7_0_PORTB">32, 32</column>
                    <column name="v7_7_1_PORTA">32, 32</column>
                    <column name="v7_7_1_PORTB">32, 32</column>
                    <column name="v7_7_2_PORTA">32, 32</column>
                    <column name="v7_7_2_PORTB">32, 32</column>
                    <column name="v7_7_3_PORTA">32, 32</column>
                    <column name="v7_7_3_PORTB">32, 32</column>
                    <column name="v7_7_4_PORTA">32, 32</column>
                    <column name="v7_7_4_PORTB">32, 32</column>
                    <column name="v7_7_5_PORTA">32, 32</column>
                    <column name="v7_7_5_PORTB">32, 32</column>
                    <column name="v7_7_6_PORTA">32, 32</column>
                    <column name="v7_7_6_PORTB">32, 32</column>
                    <column name="v7_7_7_PORTA">32, 32</column>
                    <column name="v7_7_7_PORTB">32, 32</column>
                    <column name="v7_7_8_PORTA">32, 32</column>
                    <column name="v7_7_8_PORTB">32, 32</column>
                    <column name="v7_7_9_PORTA">32, 32</column>
                    <column name="v7_7_9_PORTB">32, 32</column>
                    <column name="v7_8_0_PORTA">32, 32</column>
                    <column name="v7_8_0_PORTB">32, 32</column>
                    <column name="v7_8_1_PORTA">32, 32</column>
                    <column name="v7_8_1_PORTB">32, 32</column>
                    <column name="v7_8_2_PORTA">32, 32</column>
                    <column name="v7_8_2_PORTB">32, 32</column>
                    <column name="v7_8_3_PORTA">32, 32</column>
                    <column name="v7_8_3_PORTB">32, 32</column>
                    <column name="v7_8_4_PORTA">32, 32</column>
                    <column name="v7_8_4_PORTB">32, 32</column>
                    <column name="v7_8_5_PORTA">32, 32</column>
                    <column name="v7_8_5_PORTB">32, 32</column>
                    <column name="v7_8_6_PORTA">32, 32</column>
                    <column name="v7_8_6_PORTB">32, 32</column>
                    <column name="v7_8_7_PORTA">32, 32</column>
                    <column name="v7_8_7_PORTB">32, 32</column>
                    <column name="v7_8_8_PORTA">32, 32</column>
                    <column name="v7_8_8_PORTB">32, 32</column>
                    <column name="v7_8_9_PORTA">32, 32</column>
                    <column name="v7_8_9_PORTB">32, 32</column>
                    <column name="v7_9_0_PORTA">32, 32</column>
                    <column name="v7_9_0_PORTB">32, 32</column>
                    <column name="v7_9_1_PORTA">32, 32</column>
                    <column name="v7_9_1_PORTB">32, 32</column>
                    <column name="v7_9_2_PORTA">32, 32</column>
                    <column name="v7_9_2_PORTB">32, 32</column>
                    <column name="v7_9_3_PORTA">32, 32</column>
                    <column name="v7_9_3_PORTB">32, 32</column>
                    <column name="v7_9_4_PORTA">32, 32</column>
                    <column name="v7_9_4_PORTB">32, 32</column>
                    <column name="v7_9_5_PORTA">32, 32</column>
                    <column name="v7_9_5_PORTB">32, 32</column>
                    <column name="v7_9_6_PORTA">32, 32</column>
                    <column name="v7_9_6_PORTB">32, 32</column>
                    <column name="v7_9_7_PORTA">32, 32</column>
                    <column name="v7_9_7_PORTB">32, 32</column>
                    <column name="v7_9_8_PORTA">32, 32</column>
                    <column name="v7_9_8_PORTB">32, 32</column>
                    <column name="v7_9_9_PORTA">32, 32</column>
                    <column name="v7_9_9_PORTB">32, 32</column>
                    <column name="v8_0_0_PORTA">32, 32</column>
                    <column name="v8_0_1_PORTA">32, 32</column>
                    <column name="v8_0_2_PORTA">32, 32</column>
                    <column name="v8_0_3_PORTA">32, 32</column>
                    <column name="v8_0_4_PORTA">32, 32</column>
                    <column name="v8_0_5_PORTA">32, 32</column>
                    <column name="v8_0_6_PORTA">32, 32</column>
                    <column name="v8_0_7_PORTA">32, 32</column>
                    <column name="v8_0_8_PORTA">32, 32</column>
                    <column name="v8_0_9_PORTA">32, 32</column>
                    <column name="v8_10_0_PORTA">32, 32</column>
                    <column name="v8_10_1_PORTA">32, 32</column>
                    <column name="v8_10_2_PORTA">32, 32</column>
                    <column name="v8_10_3_PORTA">32, 32</column>
                    <column name="v8_10_4_PORTA">32, 32</column>
                    <column name="v8_10_5_PORTA">32, 32</column>
                    <column name="v8_10_6_PORTA">32, 32</column>
                    <column name="v8_10_7_PORTA">32, 32</column>
                    <column name="v8_10_8_PORTA">32, 32</column>
                    <column name="v8_10_9_PORTA">32, 32</column>
                    <column name="v8_11_0_PORTA">32, 32</column>
                    <column name="v8_11_1_PORTA">32, 32</column>
                    <column name="v8_11_2_PORTA">32, 32</column>
                    <column name="v8_11_3_PORTA">32, 32</column>
                    <column name="v8_11_4_PORTA">32, 32</column>
                    <column name="v8_11_5_PORTA">32, 32</column>
                    <column name="v8_11_6_PORTA">32, 32</column>
                    <column name="v8_11_7_PORTA">32, 32</column>
                    <column name="v8_11_8_PORTA">32, 32</column>
                    <column name="v8_11_9_PORTA">32, 32</column>
                    <column name="v8_1_0_PORTA">32, 32</column>
                    <column name="v8_1_1_PORTA">32, 32</column>
                    <column name="v8_1_2_PORTA">32, 32</column>
                    <column name="v8_1_3_PORTA">32, 32</column>
                    <column name="v8_1_4_PORTA">32, 32</column>
                    <column name="v8_1_5_PORTA">32, 32</column>
                    <column name="v8_1_6_PORTA">32, 32</column>
                    <column name="v8_1_7_PORTA">32, 32</column>
                    <column name="v8_1_8_PORTA">32, 32</column>
                    <column name="v8_1_9_PORTA">32, 32</column>
                    <column name="v8_2_0_PORTA">32, 32</column>
                    <column name="v8_2_1_PORTA">32, 32</column>
                    <column name="v8_2_2_PORTA">32, 32</column>
                    <column name="v8_2_3_PORTA">32, 32</column>
                    <column name="v8_2_4_PORTA">32, 32</column>
                    <column name="v8_2_5_PORTA">32, 32</column>
                    <column name="v8_2_6_PORTA">32, 32</column>
                    <column name="v8_2_7_PORTA">32, 32</column>
                    <column name="v8_2_8_PORTA">32, 32</column>
                    <column name="v8_2_9_PORTA">32, 32</column>
                    <column name="v8_3_0_PORTA">32, 32</column>
                    <column name="v8_3_1_PORTA">32, 32</column>
                    <column name="v8_3_2_PORTA">32, 32</column>
                    <column name="v8_3_3_PORTA">32, 32</column>
                    <column name="v8_3_4_PORTA">32, 32</column>
                    <column name="v8_3_5_PORTA">32, 32</column>
                    <column name="v8_3_6_PORTA">32, 32</column>
                    <column name="v8_3_7_PORTA">32, 32</column>
                    <column name="v8_3_8_PORTA">32, 32</column>
                    <column name="v8_3_9_PORTA">32, 32</column>
                    <column name="v8_4_0_PORTA">32, 32</column>
                    <column name="v8_4_1_PORTA">32, 32</column>
                    <column name="v8_4_2_PORTA">32, 32</column>
                    <column name="v8_4_3_PORTA">32, 32</column>
                    <column name="v8_4_4_PORTA">32, 32</column>
                    <column name="v8_4_5_PORTA">32, 32</column>
                    <column name="v8_4_6_PORTA">32, 32</column>
                    <column name="v8_4_7_PORTA">32, 32</column>
                    <column name="v8_4_8_PORTA">32, 32</column>
                    <column name="v8_4_9_PORTA">32, 32</column>
                    <column name="v8_5_0_PORTA">32, 32</column>
                    <column name="v8_5_1_PORTA">32, 32</column>
                    <column name="v8_5_2_PORTA">32, 32</column>
                    <column name="v8_5_3_PORTA">32, 32</column>
                    <column name="v8_5_4_PORTA">32, 32</column>
                    <column name="v8_5_5_PORTA">32, 32</column>
                    <column name="v8_5_6_PORTA">32, 32</column>
                    <column name="v8_5_7_PORTA">32, 32</column>
                    <column name="v8_5_8_PORTA">32, 32</column>
                    <column name="v8_5_9_PORTA">32, 32</column>
                    <column name="v8_6_0_PORTA">32, 32</column>
                    <column name="v8_6_1_PORTA">32, 32</column>
                    <column name="v8_6_2_PORTA">32, 32</column>
                    <column name="v8_6_3_PORTA">32, 32</column>
                    <column name="v8_6_4_PORTA">32, 32</column>
                    <column name="v8_6_5_PORTA">32, 32</column>
                    <column name="v8_6_6_PORTA">32, 32</column>
                    <column name="v8_6_7_PORTA">32, 32</column>
                    <column name="v8_6_8_PORTA">32, 32</column>
                    <column name="v8_6_9_PORTA">32, 32</column>
                    <column name="v8_7_0_PORTA">32, 32</column>
                    <column name="v8_7_1_PORTA">32, 32</column>
                    <column name="v8_7_2_PORTA">32, 32</column>
                    <column name="v8_7_3_PORTA">32, 32</column>
                    <column name="v8_7_4_PORTA">32, 32</column>
                    <column name="v8_7_5_PORTA">32, 32</column>
                    <column name="v8_7_6_PORTA">32, 32</column>
                    <column name="v8_7_7_PORTA">32, 32</column>
                    <column name="v8_7_8_PORTA">32, 32</column>
                    <column name="v8_7_9_PORTA">32, 32</column>
                    <column name="v8_8_0_PORTA">32, 32</column>
                    <column name="v8_8_1_PORTA">32, 32</column>
                    <column name="v8_8_2_PORTA">32, 32</column>
                    <column name="v8_8_3_PORTA">32, 32</column>
                    <column name="v8_8_4_PORTA">32, 32</column>
                    <column name="v8_8_5_PORTA">32, 32</column>
                    <column name="v8_8_6_PORTA">32, 32</column>
                    <column name="v8_8_7_PORTA">32, 32</column>
                    <column name="v8_8_8_PORTA">32, 32</column>
                    <column name="v8_8_9_PORTA">32, 32</column>
                    <column name="v8_9_0_PORTA">32, 32</column>
                    <column name="v8_9_1_PORTA">32, 32</column>
                    <column name="v8_9_2_PORTA">32, 32</column>
                    <column name="v8_9_3_PORTA">32, 32</column>
                    <column name="v8_9_4_PORTA">32, 32</column>
                    <column name="v8_9_5_PORTA">32, 32</column>
                    <column name="v8_9_6_PORTA">32, 32</column>
                    <column name="v8_9_7_PORTA">32, 32</column>
                    <column name="v8_9_8_PORTA">32, 32</column>
                    <column name="v8_9_9_PORTA">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">in, float*</column>
                    <column name="v4">out, float*</column>
                    <column name="v5">in, float</column>
                    <column name="v6">in, float</column>
                    <column name="v7">inout, float*</column>
                    <column name="v8">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="v0">v0_0_PORTA, interface, </column>
                    <column name="v0">v0_1_PORTA, interface, </column>
                    <column name="v0">v0_2_PORTA, interface, </column>
                    <column name="v0">v0_3_PORTA, interface, </column>
                    <column name="v0">v0_4_PORTA, interface, </column>
                    <column name="v0">v0_5_PORTA, interface, </column>
                    <column name="v0">v0_6_PORTA, interface, </column>
                    <column name="v0">v0_7_PORTA, interface, </column>
                    <column name="v0">v0_8_PORTA, interface, </column>
                    <column name="v0">v0_9_PORTA, interface, </column>
                    <column name="v0">v0_10_PORTA, interface, </column>
                    <column name="v0">v0_11_PORTA, interface, </column>
                    <column name="v1">v1_0_PORTA, interface, </column>
                    <column name="v1">v1_1_PORTA, interface, </column>
                    <column name="v1">v1_2_PORTA, interface, </column>
                    <column name="v1">v1_3_PORTA, interface, </column>
                    <column name="v1">v1_4_PORTA, interface, </column>
                    <column name="v1">v1_5_PORTA, interface, </column>
                    <column name="v1">v1_6_PORTA, interface, </column>
                    <column name="v1">v1_7_PORTA, interface, </column>
                    <column name="v1">v1_8_PORTA, interface, </column>
                    <column name="v1">v1_9_PORTA, interface, </column>
                    <column name="v2">v2_0_0_PORTA, interface, </column>
                    <column name="v2">v2_0_1_PORTA, interface, </column>
                    <column name="v2">v2_0_2_PORTA, interface, </column>
                    <column name="v2">v2_0_3_PORTA, interface, </column>
                    <column name="v2">v2_0_4_PORTA, interface, </column>
                    <column name="v2">v2_0_5_PORTA, interface, </column>
                    <column name="v2">v2_0_6_PORTA, interface, </column>
                    <column name="v2">v2_0_7_PORTA, interface, </column>
                    <column name="v2">v2_0_8_PORTA, interface, </column>
                    <column name="v2">v2_0_9_PORTA, interface, </column>
                    <column name="v2">v2_1_0_PORTA, interface, </column>
                    <column name="v2">v2_1_1_PORTA, interface, </column>
                    <column name="v2">v2_1_2_PORTA, interface, </column>
                    <column name="v2">v2_1_3_PORTA, interface, </column>
                    <column name="v2">v2_1_4_PORTA, interface, </column>
                    <column name="v2">v2_1_5_PORTA, interface, </column>
                    <column name="v2">v2_1_6_PORTA, interface, </column>
                    <column name="v2">v2_1_7_PORTA, interface, </column>
                    <column name="v2">v2_1_8_PORTA, interface, </column>
                    <column name="v2">v2_1_9_PORTA, interface, </column>
                    <column name="v3">v3_0_0_PORTA, interface, </column>
                    <column name="v3">v3_0_1_PORTA, interface, </column>
                    <column name="v3">v3_0_2_PORTA, interface, </column>
                    <column name="v3">v3_0_3_PORTA, interface, </column>
                    <column name="v3">v3_0_4_PORTA, interface, </column>
                    <column name="v3">v3_0_5_PORTA, interface, </column>
                    <column name="v3">v3_0_6_PORTA, interface, </column>
                    <column name="v3">v3_0_7_PORTA, interface, </column>
                    <column name="v3">v3_0_8_PORTA, interface, </column>
                    <column name="v3">v3_0_9_PORTA, interface, </column>
                    <column name="v3">v3_1_0_PORTA, interface, </column>
                    <column name="v3">v3_1_1_PORTA, interface, </column>
                    <column name="v3">v3_1_2_PORTA, interface, </column>
                    <column name="v3">v3_1_3_PORTA, interface, </column>
                    <column name="v3">v3_1_4_PORTA, interface, </column>
                    <column name="v3">v3_1_5_PORTA, interface, </column>
                    <column name="v3">v3_1_6_PORTA, interface, </column>
                    <column name="v3">v3_1_7_PORTA, interface, </column>
                    <column name="v3">v3_1_8_PORTA, interface, </column>
                    <column name="v3">v3_1_9_PORTA, interface, </column>
                    <column name="v3">v3_2_0_PORTA, interface, </column>
                    <column name="v3">v3_2_1_PORTA, interface, </column>
                    <column name="v3">v3_2_2_PORTA, interface, </column>
                    <column name="v3">v3_2_3_PORTA, interface, </column>
                    <column name="v3">v3_2_4_PORTA, interface, </column>
                    <column name="v3">v3_2_5_PORTA, interface, </column>
                    <column name="v3">v3_2_6_PORTA, interface, </column>
                    <column name="v3">v3_2_7_PORTA, interface, </column>
                    <column name="v3">v3_2_8_PORTA, interface, </column>
                    <column name="v3">v3_2_9_PORTA, interface, </column>
                    <column name="v3">v3_3_0_PORTA, interface, </column>
                    <column name="v3">v3_3_1_PORTA, interface, </column>
                    <column name="v3">v3_3_2_PORTA, interface, </column>
                    <column name="v3">v3_3_3_PORTA, interface, </column>
                    <column name="v3">v3_3_4_PORTA, interface, </column>
                    <column name="v3">v3_3_5_PORTA, interface, </column>
                    <column name="v3">v3_3_6_PORTA, interface, </column>
                    <column name="v3">v3_3_7_PORTA, interface, </column>
                    <column name="v3">v3_3_8_PORTA, interface, </column>
                    <column name="v3">v3_3_9_PORTA, interface, </column>
                    <column name="v3">v3_4_0_PORTA, interface, </column>
                    <column name="v3">v3_4_1_PORTA, interface, </column>
                    <column name="v3">v3_4_2_PORTA, interface, </column>
                    <column name="v3">v3_4_3_PORTA, interface, </column>
                    <column name="v3">v3_4_4_PORTA, interface, </column>
                    <column name="v3">v3_4_5_PORTA, interface, </column>
                    <column name="v3">v3_4_6_PORTA, interface, </column>
                    <column name="v3">v3_4_7_PORTA, interface, </column>
                    <column name="v3">v3_4_8_PORTA, interface, </column>
                    <column name="v3">v3_4_9_PORTA, interface, </column>
                    <column name="v3">v3_5_0_PORTA, interface, </column>
                    <column name="v3">v3_5_1_PORTA, interface, </column>
                    <column name="v3">v3_5_2_PORTA, interface, </column>
                    <column name="v3">v3_5_3_PORTA, interface, </column>
                    <column name="v3">v3_5_4_PORTA, interface, </column>
                    <column name="v3">v3_5_5_PORTA, interface, </column>
                    <column name="v3">v3_5_6_PORTA, interface, </column>
                    <column name="v3">v3_5_7_PORTA, interface, </column>
                    <column name="v3">v3_5_8_PORTA, interface, </column>
                    <column name="v3">v3_5_9_PORTA, interface, </column>
                    <column name="v3">v3_6_0_PORTA, interface, </column>
                    <column name="v3">v3_6_1_PORTA, interface, </column>
                    <column name="v3">v3_6_2_PORTA, interface, </column>
                    <column name="v3">v3_6_3_PORTA, interface, </column>
                    <column name="v3">v3_6_4_PORTA, interface, </column>
                    <column name="v3">v3_6_5_PORTA, interface, </column>
                    <column name="v3">v3_6_6_PORTA, interface, </column>
                    <column name="v3">v3_6_7_PORTA, interface, </column>
                    <column name="v3">v3_6_8_PORTA, interface, </column>
                    <column name="v3">v3_6_9_PORTA, interface, </column>
                    <column name="v3">v3_7_0_PORTA, interface, </column>
                    <column name="v3">v3_7_1_PORTA, interface, </column>
                    <column name="v3">v3_7_2_PORTA, interface, </column>
                    <column name="v3">v3_7_3_PORTA, interface, </column>
                    <column name="v3">v3_7_4_PORTA, interface, </column>
                    <column name="v3">v3_7_5_PORTA, interface, </column>
                    <column name="v3">v3_7_6_PORTA, interface, </column>
                    <column name="v3">v3_7_7_PORTA, interface, </column>
                    <column name="v3">v3_7_8_PORTA, interface, </column>
                    <column name="v3">v3_7_9_PORTA, interface, </column>
                    <column name="v3">v3_8_0_PORTA, interface, </column>
                    <column name="v3">v3_8_1_PORTA, interface, </column>
                    <column name="v3">v3_8_2_PORTA, interface, </column>
                    <column name="v3">v3_8_3_PORTA, interface, </column>
                    <column name="v3">v3_8_4_PORTA, interface, </column>
                    <column name="v3">v3_8_5_PORTA, interface, </column>
                    <column name="v3">v3_8_6_PORTA, interface, </column>
                    <column name="v3">v3_8_7_PORTA, interface, </column>
                    <column name="v3">v3_8_8_PORTA, interface, </column>
                    <column name="v3">v3_8_9_PORTA, interface, </column>
                    <column name="v3">v3_9_0_PORTA, interface, </column>
                    <column name="v3">v3_9_1_PORTA, interface, </column>
                    <column name="v3">v3_9_2_PORTA, interface, </column>
                    <column name="v3">v3_9_3_PORTA, interface, </column>
                    <column name="v3">v3_9_4_PORTA, interface, </column>
                    <column name="v3">v3_9_5_PORTA, interface, </column>
                    <column name="v3">v3_9_6_PORTA, interface, </column>
                    <column name="v3">v3_9_7_PORTA, interface, </column>
                    <column name="v3">v3_9_8_PORTA, interface, </column>
                    <column name="v3">v3_9_9_PORTA, interface, </column>
                    <column name="v3">v3_10_0_PORTA, interface, </column>
                    <column name="v3">v3_10_1_PORTA, interface, </column>
                    <column name="v3">v3_10_2_PORTA, interface, </column>
                    <column name="v3">v3_10_3_PORTA, interface, </column>
                    <column name="v3">v3_10_4_PORTA, interface, </column>
                    <column name="v3">v3_10_5_PORTA, interface, </column>
                    <column name="v3">v3_10_6_PORTA, interface, </column>
                    <column name="v3">v3_10_7_PORTA, interface, </column>
                    <column name="v3">v3_10_8_PORTA, interface, </column>
                    <column name="v3">v3_10_9_PORTA, interface, </column>
                    <column name="v3">v3_11_0_PORTA, interface, </column>
                    <column name="v3">v3_11_1_PORTA, interface, </column>
                    <column name="v3">v3_11_2_PORTA, interface, </column>
                    <column name="v3">v3_11_3_PORTA, interface, </column>
                    <column name="v3">v3_11_4_PORTA, interface, </column>
                    <column name="v3">v3_11_5_PORTA, interface, </column>
                    <column name="v3">v3_11_6_PORTA, interface, </column>
                    <column name="v3">v3_11_7_PORTA, interface, </column>
                    <column name="v3">v3_11_8_PORTA, interface, </column>
                    <column name="v3">v3_11_9_PORTA, interface, </column>
                    <column name="v4">v4_0_0_PORTA, interface, </column>
                    <column name="v4">v4_0_1_PORTA, interface, </column>
                    <column name="v4">v4_0_2_PORTA, interface, </column>
                    <column name="v4">v4_0_3_PORTA, interface, </column>
                    <column name="v4">v4_0_4_PORTA, interface, </column>
                    <column name="v4">v4_0_5_PORTA, interface, </column>
                    <column name="v4">v4_0_6_PORTA, interface, </column>
                    <column name="v4">v4_0_7_PORTA, interface, </column>
                    <column name="v4">v4_0_8_PORTA, interface, </column>
                    <column name="v4">v4_0_9_PORTA, interface, </column>
                    <column name="v4">v4_1_0_PORTA, interface, </column>
                    <column name="v4">v4_1_1_PORTA, interface, </column>
                    <column name="v4">v4_1_2_PORTA, interface, </column>
                    <column name="v4">v4_1_3_PORTA, interface, </column>
                    <column name="v4">v4_1_4_PORTA, interface, </column>
                    <column name="v4">v4_1_5_PORTA, interface, </column>
                    <column name="v4">v4_1_6_PORTA, interface, </column>
                    <column name="v4">v4_1_7_PORTA, interface, </column>
                    <column name="v4">v4_1_8_PORTA, interface, </column>
                    <column name="v4">v4_1_9_PORTA, interface, </column>
                    <column name="v4">v4_2_0_PORTA, interface, </column>
                    <column name="v4">v4_2_1_PORTA, interface, </column>
                    <column name="v4">v4_2_2_PORTA, interface, </column>
                    <column name="v4">v4_2_3_PORTA, interface, </column>
                    <column name="v4">v4_2_4_PORTA, interface, </column>
                    <column name="v4">v4_2_5_PORTA, interface, </column>
                    <column name="v4">v4_2_6_PORTA, interface, </column>
                    <column name="v4">v4_2_7_PORTA, interface, </column>
                    <column name="v4">v4_2_8_PORTA, interface, </column>
                    <column name="v4">v4_2_9_PORTA, interface, </column>
                    <column name="v4">v4_3_0_PORTA, interface, </column>
                    <column name="v4">v4_3_1_PORTA, interface, </column>
                    <column name="v4">v4_3_2_PORTA, interface, </column>
                    <column name="v4">v4_3_3_PORTA, interface, </column>
                    <column name="v4">v4_3_4_PORTA, interface, </column>
                    <column name="v4">v4_3_5_PORTA, interface, </column>
                    <column name="v4">v4_3_6_PORTA, interface, </column>
                    <column name="v4">v4_3_7_PORTA, interface, </column>
                    <column name="v4">v4_3_8_PORTA, interface, </column>
                    <column name="v4">v4_3_9_PORTA, interface, </column>
                    <column name="v4">v4_4_0_PORTA, interface, </column>
                    <column name="v4">v4_4_1_PORTA, interface, </column>
                    <column name="v4">v4_4_2_PORTA, interface, </column>
                    <column name="v4">v4_4_3_PORTA, interface, </column>
                    <column name="v4">v4_4_4_PORTA, interface, </column>
                    <column name="v4">v4_4_5_PORTA, interface, </column>
                    <column name="v4">v4_4_6_PORTA, interface, </column>
                    <column name="v4">v4_4_7_PORTA, interface, </column>
                    <column name="v4">v4_4_8_PORTA, interface, </column>
                    <column name="v4">v4_4_9_PORTA, interface, </column>
                    <column name="v4">v4_5_0_PORTA, interface, </column>
                    <column name="v4">v4_5_1_PORTA, interface, </column>
                    <column name="v4">v4_5_2_PORTA, interface, </column>
                    <column name="v4">v4_5_3_PORTA, interface, </column>
                    <column name="v4">v4_5_4_PORTA, interface, </column>
                    <column name="v4">v4_5_5_PORTA, interface, </column>
                    <column name="v4">v4_5_6_PORTA, interface, </column>
                    <column name="v4">v4_5_7_PORTA, interface, </column>
                    <column name="v4">v4_5_8_PORTA, interface, </column>
                    <column name="v4">v4_5_9_PORTA, interface, </column>
                    <column name="v4">v4_6_0_PORTA, interface, </column>
                    <column name="v4">v4_6_1_PORTA, interface, </column>
                    <column name="v4">v4_6_2_PORTA, interface, </column>
                    <column name="v4">v4_6_3_PORTA, interface, </column>
                    <column name="v4">v4_6_4_PORTA, interface, </column>
                    <column name="v4">v4_6_5_PORTA, interface, </column>
                    <column name="v4">v4_6_6_PORTA, interface, </column>
                    <column name="v4">v4_6_7_PORTA, interface, </column>
                    <column name="v4">v4_6_8_PORTA, interface, </column>
                    <column name="v4">v4_6_9_PORTA, interface, </column>
                    <column name="v4">v4_7_0_PORTA, interface, </column>
                    <column name="v4">v4_7_1_PORTA, interface, </column>
                    <column name="v4">v4_7_2_PORTA, interface, </column>
                    <column name="v4">v4_7_3_PORTA, interface, </column>
                    <column name="v4">v4_7_4_PORTA, interface, </column>
                    <column name="v4">v4_7_5_PORTA, interface, </column>
                    <column name="v4">v4_7_6_PORTA, interface, </column>
                    <column name="v4">v4_7_7_PORTA, interface, </column>
                    <column name="v4">v4_7_8_PORTA, interface, </column>
                    <column name="v4">v4_7_9_PORTA, interface, </column>
                    <column name="v4">v4_8_0_PORTA, interface, </column>
                    <column name="v4">v4_8_1_PORTA, interface, </column>
                    <column name="v4">v4_8_2_PORTA, interface, </column>
                    <column name="v4">v4_8_3_PORTA, interface, </column>
                    <column name="v4">v4_8_4_PORTA, interface, </column>
                    <column name="v4">v4_8_5_PORTA, interface, </column>
                    <column name="v4">v4_8_6_PORTA, interface, </column>
                    <column name="v4">v4_8_7_PORTA, interface, </column>
                    <column name="v4">v4_8_8_PORTA, interface, </column>
                    <column name="v4">v4_8_9_PORTA, interface, </column>
                    <column name="v4">v4_9_0_PORTA, interface, </column>
                    <column name="v4">v4_9_1_PORTA, interface, </column>
                    <column name="v4">v4_9_2_PORTA, interface, </column>
                    <column name="v4">v4_9_3_PORTA, interface, </column>
                    <column name="v4">v4_9_4_PORTA, interface, </column>
                    <column name="v4">v4_9_5_PORTA, interface, </column>
                    <column name="v4">v4_9_6_PORTA, interface, </column>
                    <column name="v4">v4_9_7_PORTA, interface, </column>
                    <column name="v4">v4_9_8_PORTA, interface, </column>
                    <column name="v4">v4_9_9_PORTA, interface, </column>
                    <column name="v4">v4_10_0_PORTA, interface, </column>
                    <column name="v4">v4_10_1_PORTA, interface, </column>
                    <column name="v4">v4_10_2_PORTA, interface, </column>
                    <column name="v4">v4_10_3_PORTA, interface, </column>
                    <column name="v4">v4_10_4_PORTA, interface, </column>
                    <column name="v4">v4_10_5_PORTA, interface, </column>
                    <column name="v4">v4_10_6_PORTA, interface, </column>
                    <column name="v4">v4_10_7_PORTA, interface, </column>
                    <column name="v4">v4_10_8_PORTA, interface, </column>
                    <column name="v4">v4_10_9_PORTA, interface, </column>
                    <column name="v4">v4_11_0_PORTA, interface, </column>
                    <column name="v4">v4_11_1_PORTA, interface, </column>
                    <column name="v4">v4_11_2_PORTA, interface, </column>
                    <column name="v4">v4_11_3_PORTA, interface, </column>
                    <column name="v4">v4_11_4_PORTA, interface, </column>
                    <column name="v4">v4_11_5_PORTA, interface, </column>
                    <column name="v4">v4_11_6_PORTA, interface, </column>
                    <column name="v4">v4_11_7_PORTA, interface, </column>
                    <column name="v4">v4_11_8_PORTA, interface, </column>
                    <column name="v4">v4_11_9_PORTA, interface, </column>
                    <column name="v5">s_axi_ctrl, register, name=v5 offset=0x10 range=32</column>
                    <column name="v6">s_axi_ctrl, register, name=v6 offset=0x18 range=32</column>
                    <column name="v7">v7_0_0_PORTA, interface, </column>
                    <column name="v7">v7_0_1_PORTA, interface, </column>
                    <column name="v7">v7_0_2_PORTA, interface, </column>
                    <column name="v7">v7_0_3_PORTA, interface, </column>
                    <column name="v7">v7_0_4_PORTA, interface, </column>
                    <column name="v7">v7_0_5_PORTA, interface, </column>
                    <column name="v7">v7_0_6_PORTA, interface, </column>
                    <column name="v7">v7_0_7_PORTA, interface, </column>
                    <column name="v7">v7_0_8_PORTA, interface, </column>
                    <column name="v7">v7_0_9_PORTA, interface, </column>
                    <column name="v7">v7_1_0_PORTA, interface, </column>
                    <column name="v7">v7_1_1_PORTA, interface, </column>
                    <column name="v7">v7_1_2_PORTA, interface, </column>
                    <column name="v7">v7_1_3_PORTA, interface, </column>
                    <column name="v7">v7_1_4_PORTA, interface, </column>
                    <column name="v7">v7_1_5_PORTA, interface, </column>
                    <column name="v7">v7_1_6_PORTA, interface, </column>
                    <column name="v7">v7_1_7_PORTA, interface, </column>
                    <column name="v7">v7_1_8_PORTA, interface, </column>
                    <column name="v7">v7_1_9_PORTA, interface, </column>
                    <column name="v7">v7_2_0_PORTA, interface, </column>
                    <column name="v7">v7_2_1_PORTA, interface, </column>
                    <column name="v7">v7_2_2_PORTA, interface, </column>
                    <column name="v7">v7_2_3_PORTA, interface, </column>
                    <column name="v7">v7_2_4_PORTA, interface, </column>
                    <column name="v7">v7_2_5_PORTA, interface, </column>
                    <column name="v7">v7_2_6_PORTA, interface, </column>
                    <column name="v7">v7_2_7_PORTA, interface, </column>
                    <column name="v7">v7_2_8_PORTA, interface, </column>
                    <column name="v7">v7_2_9_PORTA, interface, </column>
                    <column name="v7">v7_3_0_PORTA, interface, </column>
                    <column name="v7">v7_3_1_PORTA, interface, </column>
                    <column name="v7">v7_3_2_PORTA, interface, </column>
                    <column name="v7">v7_3_3_PORTA, interface, </column>
                    <column name="v7">v7_3_4_PORTA, interface, </column>
                    <column name="v7">v7_3_5_PORTA, interface, </column>
                    <column name="v7">v7_3_6_PORTA, interface, </column>
                    <column name="v7">v7_3_7_PORTA, interface, </column>
                    <column name="v7">v7_3_8_PORTA, interface, </column>
                    <column name="v7">v7_3_9_PORTA, interface, </column>
                    <column name="v7">v7_4_0_PORTA, interface, </column>
                    <column name="v7">v7_4_1_PORTA, interface, </column>
                    <column name="v7">v7_4_2_PORTA, interface, </column>
                    <column name="v7">v7_4_3_PORTA, interface, </column>
                    <column name="v7">v7_4_4_PORTA, interface, </column>
                    <column name="v7">v7_4_5_PORTA, interface, </column>
                    <column name="v7">v7_4_6_PORTA, interface, </column>
                    <column name="v7">v7_4_7_PORTA, interface, </column>
                    <column name="v7">v7_4_8_PORTA, interface, </column>
                    <column name="v7">v7_4_9_PORTA, interface, </column>
                    <column name="v7">v7_5_0_PORTA, interface, </column>
                    <column name="v7">v7_5_1_PORTA, interface, </column>
                    <column name="v7">v7_5_2_PORTA, interface, </column>
                    <column name="v7">v7_5_3_PORTA, interface, </column>
                    <column name="v7">v7_5_4_PORTA, interface, </column>
                    <column name="v7">v7_5_5_PORTA, interface, </column>
                    <column name="v7">v7_5_6_PORTA, interface, </column>
                    <column name="v7">v7_5_7_PORTA, interface, </column>
                    <column name="v7">v7_5_8_PORTA, interface, </column>
                    <column name="v7">v7_5_9_PORTA, interface, </column>
                    <column name="v7">v7_6_0_PORTA, interface, </column>
                    <column name="v7">v7_6_0_PORTB, interface, </column>
                    <column name="v7">v7_6_1_PORTA, interface, </column>
                    <column name="v7">v7_6_1_PORTB, interface, </column>
                    <column name="v7">v7_6_2_PORTA, interface, </column>
                    <column name="v7">v7_6_2_PORTB, interface, </column>
                    <column name="v7">v7_6_3_PORTA, interface, </column>
                    <column name="v7">v7_6_3_PORTB, interface, </column>
                    <column name="v7">v7_6_4_PORTA, interface, </column>
                    <column name="v7">v7_6_4_PORTB, interface, </column>
                    <column name="v7">v7_6_5_PORTA, interface, </column>
                    <column name="v7">v7_6_5_PORTB, interface, </column>
                    <column name="v7">v7_6_6_PORTA, interface, </column>
                    <column name="v7">v7_6_6_PORTB, interface, </column>
                    <column name="v7">v7_6_7_PORTA, interface, </column>
                    <column name="v7">v7_6_7_PORTB, interface, </column>
                    <column name="v7">v7_6_8_PORTA, interface, </column>
                    <column name="v7">v7_6_8_PORTB, interface, </column>
                    <column name="v7">v7_6_9_PORTA, interface, </column>
                    <column name="v7">v7_6_9_PORTB, interface, </column>
                    <column name="v7">v7_7_0_PORTA, interface, </column>
                    <column name="v7">v7_7_0_PORTB, interface, </column>
                    <column name="v7">v7_7_1_PORTA, interface, </column>
                    <column name="v7">v7_7_1_PORTB, interface, </column>
                    <column name="v7">v7_7_2_PORTA, interface, </column>
                    <column name="v7">v7_7_2_PORTB, interface, </column>
                    <column name="v7">v7_7_3_PORTA, interface, </column>
                    <column name="v7">v7_7_3_PORTB, interface, </column>
                    <column name="v7">v7_7_4_PORTA, interface, </column>
                    <column name="v7">v7_7_4_PORTB, interface, </column>
                    <column name="v7">v7_7_5_PORTA, interface, </column>
                    <column name="v7">v7_7_5_PORTB, interface, </column>
                    <column name="v7">v7_7_6_PORTA, interface, </column>
                    <column name="v7">v7_7_6_PORTB, interface, </column>
                    <column name="v7">v7_7_7_PORTA, interface, </column>
                    <column name="v7">v7_7_7_PORTB, interface, </column>
                    <column name="v7">v7_7_8_PORTA, interface, </column>
                    <column name="v7">v7_7_8_PORTB, interface, </column>
                    <column name="v7">v7_7_9_PORTA, interface, </column>
                    <column name="v7">v7_7_9_PORTB, interface, </column>
                    <column name="v7">v7_8_0_PORTA, interface, </column>
                    <column name="v7">v7_8_0_PORTB, interface, </column>
                    <column name="v7">v7_8_1_PORTA, interface, </column>
                    <column name="v7">v7_8_1_PORTB, interface, </column>
                    <column name="v7">v7_8_2_PORTA, interface, </column>
                    <column name="v7">v7_8_2_PORTB, interface, </column>
                    <column name="v7">v7_8_3_PORTA, interface, </column>
                    <column name="v7">v7_8_3_PORTB, interface, </column>
                    <column name="v7">v7_8_4_PORTA, interface, </column>
                    <column name="v7">v7_8_4_PORTB, interface, </column>
                    <column name="v7">v7_8_5_PORTA, interface, </column>
                    <column name="v7">v7_8_5_PORTB, interface, </column>
                    <column name="v7">v7_8_6_PORTA, interface, </column>
                    <column name="v7">v7_8_6_PORTB, interface, </column>
                    <column name="v7">v7_8_7_PORTA, interface, </column>
                    <column name="v7">v7_8_7_PORTB, interface, </column>
                    <column name="v7">v7_8_8_PORTA, interface, </column>
                    <column name="v7">v7_8_8_PORTB, interface, </column>
                    <column name="v7">v7_8_9_PORTA, interface, </column>
                    <column name="v7">v7_8_9_PORTB, interface, </column>
                    <column name="v7">v7_9_0_PORTA, interface, </column>
                    <column name="v7">v7_9_0_PORTB, interface, </column>
                    <column name="v7">v7_9_1_PORTA, interface, </column>
                    <column name="v7">v7_9_1_PORTB, interface, </column>
                    <column name="v7">v7_9_2_PORTA, interface, </column>
                    <column name="v7">v7_9_2_PORTB, interface, </column>
                    <column name="v7">v7_9_3_PORTA, interface, </column>
                    <column name="v7">v7_9_3_PORTB, interface, </column>
                    <column name="v7">v7_9_4_PORTA, interface, </column>
                    <column name="v7">v7_9_4_PORTB, interface, </column>
                    <column name="v7">v7_9_5_PORTA, interface, </column>
                    <column name="v7">v7_9_5_PORTB, interface, </column>
                    <column name="v7">v7_9_6_PORTA, interface, </column>
                    <column name="v7">v7_9_6_PORTB, interface, </column>
                    <column name="v7">v7_9_7_PORTA, interface, </column>
                    <column name="v7">v7_9_7_PORTB, interface, </column>
                    <column name="v7">v7_9_8_PORTA, interface, </column>
                    <column name="v7">v7_9_8_PORTB, interface, </column>
                    <column name="v7">v7_9_9_PORTA, interface, </column>
                    <column name="v7">v7_9_9_PORTB, interface, </column>
                    <column name="v7">v7_10_0_PORTA, interface, </column>
                    <column name="v7">v7_10_0_PORTB, interface, </column>
                    <column name="v7">v7_10_1_PORTA, interface, </column>
                    <column name="v7">v7_10_1_PORTB, interface, </column>
                    <column name="v7">v7_10_2_PORTA, interface, </column>
                    <column name="v7">v7_10_2_PORTB, interface, </column>
                    <column name="v7">v7_10_3_PORTA, interface, </column>
                    <column name="v7">v7_10_3_PORTB, interface, </column>
                    <column name="v7">v7_10_4_PORTA, interface, </column>
                    <column name="v7">v7_10_4_PORTB, interface, </column>
                    <column name="v7">v7_10_5_PORTA, interface, </column>
                    <column name="v7">v7_10_5_PORTB, interface, </column>
                    <column name="v7">v7_10_6_PORTA, interface, </column>
                    <column name="v7">v7_10_6_PORTB, interface, </column>
                    <column name="v7">v7_10_7_PORTA, interface, </column>
                    <column name="v7">v7_10_7_PORTB, interface, </column>
                    <column name="v7">v7_10_8_PORTA, interface, </column>
                    <column name="v7">v7_10_8_PORTB, interface, </column>
                    <column name="v7">v7_10_9_PORTA, interface, </column>
                    <column name="v7">v7_10_9_PORTB, interface, </column>
                    <column name="v7">v7_11_0_PORTA, interface, </column>
                    <column name="v7">v7_11_0_PORTB, interface, </column>
                    <column name="v7">v7_11_1_PORTA, interface, </column>
                    <column name="v7">v7_11_1_PORTB, interface, </column>
                    <column name="v7">v7_11_2_PORTA, interface, </column>
                    <column name="v7">v7_11_2_PORTB, interface, </column>
                    <column name="v7">v7_11_3_PORTA, interface, </column>
                    <column name="v7">v7_11_3_PORTB, interface, </column>
                    <column name="v7">v7_11_4_PORTA, interface, </column>
                    <column name="v7">v7_11_4_PORTB, interface, </column>
                    <column name="v7">v7_11_5_PORTA, interface, </column>
                    <column name="v7">v7_11_5_PORTB, interface, </column>
                    <column name="v7">v7_11_6_PORTA, interface, </column>
                    <column name="v7">v7_11_6_PORTB, interface, </column>
                    <column name="v7">v7_11_7_PORTA, interface, </column>
                    <column name="v7">v7_11_7_PORTB, interface, </column>
                    <column name="v7">v7_11_8_PORTA, interface, </column>
                    <column name="v7">v7_11_8_PORTB, interface, </column>
                    <column name="v7">v7_11_9_PORTA, interface, </column>
                    <column name="v7">v7_11_9_PORTB, interface, </column>
                    <column name="v8">v8_0_0_PORTA, interface, </column>
                    <column name="v8">v8_0_1_PORTA, interface, </column>
                    <column name="v8">v8_0_2_PORTA, interface, </column>
                    <column name="v8">v8_0_3_PORTA, interface, </column>
                    <column name="v8">v8_0_4_PORTA, interface, </column>
                    <column name="v8">v8_0_5_PORTA, interface, </column>
                    <column name="v8">v8_0_6_PORTA, interface, </column>
                    <column name="v8">v8_0_7_PORTA, interface, </column>
                    <column name="v8">v8_0_8_PORTA, interface, </column>
                    <column name="v8">v8_0_9_PORTA, interface, </column>
                    <column name="v8">v8_1_0_PORTA, interface, </column>
                    <column name="v8">v8_1_1_PORTA, interface, </column>
                    <column name="v8">v8_1_2_PORTA, interface, </column>
                    <column name="v8">v8_1_3_PORTA, interface, </column>
                    <column name="v8">v8_1_4_PORTA, interface, </column>
                    <column name="v8">v8_1_5_PORTA, interface, </column>
                    <column name="v8">v8_1_6_PORTA, interface, </column>
                    <column name="v8">v8_1_7_PORTA, interface, </column>
                    <column name="v8">v8_1_8_PORTA, interface, </column>
                    <column name="v8">v8_1_9_PORTA, interface, </column>
                    <column name="v8">v8_2_0_PORTA, interface, </column>
                    <column name="v8">v8_2_1_PORTA, interface, </column>
                    <column name="v8">v8_2_2_PORTA, interface, </column>
                    <column name="v8">v8_2_3_PORTA, interface, </column>
                    <column name="v8">v8_2_4_PORTA, interface, </column>
                    <column name="v8">v8_2_5_PORTA, interface, </column>
                    <column name="v8">v8_2_6_PORTA, interface, </column>
                    <column name="v8">v8_2_7_PORTA, interface, </column>
                    <column name="v8">v8_2_8_PORTA, interface, </column>
                    <column name="v8">v8_2_9_PORTA, interface, </column>
                    <column name="v8">v8_3_0_PORTA, interface, </column>
                    <column name="v8">v8_3_1_PORTA, interface, </column>
                    <column name="v8">v8_3_2_PORTA, interface, </column>
                    <column name="v8">v8_3_3_PORTA, interface, </column>
                    <column name="v8">v8_3_4_PORTA, interface, </column>
                    <column name="v8">v8_3_5_PORTA, interface, </column>
                    <column name="v8">v8_3_6_PORTA, interface, </column>
                    <column name="v8">v8_3_7_PORTA, interface, </column>
                    <column name="v8">v8_3_8_PORTA, interface, </column>
                    <column name="v8">v8_3_9_PORTA, interface, </column>
                    <column name="v8">v8_4_0_PORTA, interface, </column>
                    <column name="v8">v8_4_1_PORTA, interface, </column>
                    <column name="v8">v8_4_2_PORTA, interface, </column>
                    <column name="v8">v8_4_3_PORTA, interface, </column>
                    <column name="v8">v8_4_4_PORTA, interface, </column>
                    <column name="v8">v8_4_5_PORTA, interface, </column>
                    <column name="v8">v8_4_6_PORTA, interface, </column>
                    <column name="v8">v8_4_7_PORTA, interface, </column>
                    <column name="v8">v8_4_8_PORTA, interface, </column>
                    <column name="v8">v8_4_9_PORTA, interface, </column>
                    <column name="v8">v8_5_0_PORTA, interface, </column>
                    <column name="v8">v8_5_1_PORTA, interface, </column>
                    <column name="v8">v8_5_2_PORTA, interface, </column>
                    <column name="v8">v8_5_3_PORTA, interface, </column>
                    <column name="v8">v8_5_4_PORTA, interface, </column>
                    <column name="v8">v8_5_5_PORTA, interface, </column>
                    <column name="v8">v8_5_6_PORTA, interface, </column>
                    <column name="v8">v8_5_7_PORTA, interface, </column>
                    <column name="v8">v8_5_8_PORTA, interface, </column>
                    <column name="v8">v8_5_9_PORTA, interface, </column>
                    <column name="v8">v8_6_0_PORTA, interface, </column>
                    <column name="v8">v8_6_1_PORTA, interface, </column>
                    <column name="v8">v8_6_2_PORTA, interface, </column>
                    <column name="v8">v8_6_3_PORTA, interface, </column>
                    <column name="v8">v8_6_4_PORTA, interface, </column>
                    <column name="v8">v8_6_5_PORTA, interface, </column>
                    <column name="v8">v8_6_6_PORTA, interface, </column>
                    <column name="v8">v8_6_7_PORTA, interface, </column>
                    <column name="v8">v8_6_8_PORTA, interface, </column>
                    <column name="v8">v8_6_9_PORTA, interface, </column>
                    <column name="v8">v8_7_0_PORTA, interface, </column>
                    <column name="v8">v8_7_1_PORTA, interface, </column>
                    <column name="v8">v8_7_2_PORTA, interface, </column>
                    <column name="v8">v8_7_3_PORTA, interface, </column>
                    <column name="v8">v8_7_4_PORTA, interface, </column>
                    <column name="v8">v8_7_5_PORTA, interface, </column>
                    <column name="v8">v8_7_6_PORTA, interface, </column>
                    <column name="v8">v8_7_7_PORTA, interface, </column>
                    <column name="v8">v8_7_8_PORTA, interface, </column>
                    <column name="v8">v8_7_9_PORTA, interface, </column>
                    <column name="v8">v8_8_0_PORTA, interface, </column>
                    <column name="v8">v8_8_1_PORTA, interface, </column>
                    <column name="v8">v8_8_2_PORTA, interface, </column>
                    <column name="v8">v8_8_3_PORTA, interface, </column>
                    <column name="v8">v8_8_4_PORTA, interface, </column>
                    <column name="v8">v8_8_5_PORTA, interface, </column>
                    <column name="v8">v8_8_6_PORTA, interface, </column>
                    <column name="v8">v8_8_7_PORTA, interface, </column>
                    <column name="v8">v8_8_8_PORTA, interface, </column>
                    <column name="v8">v8_8_9_PORTA, interface, </column>
                    <column name="v8">v8_9_0_PORTA, interface, </column>
                    <column name="v8">v8_9_1_PORTA, interface, </column>
                    <column name="v8">v8_9_2_PORTA, interface, </column>
                    <column name="v8">v8_9_3_PORTA, interface, </column>
                    <column name="v8">v8_9_4_PORTA, interface, </column>
                    <column name="v8">v8_9_5_PORTA, interface, </column>
                    <column name="v8">v8_9_6_PORTA, interface, </column>
                    <column name="v8">v8_9_7_PORTA, interface, </column>
                    <column name="v8">v8_9_8_PORTA, interface, </column>
                    <column name="v8">v8_9_9_PORTA, interface, </column>
                    <column name="v8">v8_10_0_PORTA, interface, </column>
                    <column name="v8">v8_10_1_PORTA, interface, </column>
                    <column name="v8">v8_10_2_PORTA, interface, </column>
                    <column name="v8">v8_10_3_PORTA, interface, </column>
                    <column name="v8">v8_10_4_PORTA, interface, </column>
                    <column name="v8">v8_10_5_PORTA, interface, </column>
                    <column name="v8">v8_10_6_PORTA, interface, </column>
                    <column name="v8">v8_10_7_PORTA, interface, </column>
                    <column name="v8">v8_10_8_PORTA, interface, </column>
                    <column name="v8">v8_10_9_PORTA, interface, </column>
                    <column name="v8">v8_11_0_PORTA, interface, </column>
                    <column name="v8">v8_11_1_PORTA, interface, </column>
                    <column name="v8">v8_11_2_PORTA, interface, </column>
                    <column name="v8">v8_11_3_PORTA, interface, </column>
                    <column name="v8">v8_11_4_PORTA, interface, </column>
                    <column name="v8">v8_11_5_PORTA, interface, </column>
                    <column name="v8">v8_11_6_PORTA, interface, </column>
                    <column name="v8">v8_11_7_PORTA, interface, </column>
                    <column name="v8">v8_11_8_PORTA, interface, </column>
                    <column name="v8">v8_11_9_PORTA, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="2mm.cpp:35" status="valid" parentFunction="test_2mm" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="2mm.cpp:36" status="valid" parentFunction="test_2mm" variable="v0" isDirective="0" options="bram port=v0"/>
        <Pragma type="array_partition" location="2mm.cpp:37" status="valid" parentFunction="test_2mm" variable="v0" isDirective="0" options="variable=v0 cyclic factor=12 dim=1"/>
        <Pragma type="interface" location="2mm.cpp:39" status="valid" parentFunction="test_2mm" variable="v1" isDirective="0" options="bram port=v1"/>
        <Pragma type="array_partition" location="2mm.cpp:40" status="valid" parentFunction="test_2mm" variable="v1" isDirective="0" options="variable=v1 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="2mm.cpp:42" status="valid" parentFunction="test_2mm" variable="v2" isDirective="0" options="bram port=v2"/>
        <Pragma type="array_partition" location="2mm.cpp:43" status="valid" parentFunction="test_2mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="2mm.cpp:44" status="valid" parentFunction="test_2mm" variable="v2" isDirective="0" options="variable=v2 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="2mm.cpp:46" status="valid" parentFunction="test_2mm" variable="v3" isDirective="0" options="bram port=v3"/>
        <Pragma type="array_partition" location="2mm.cpp:47" status="valid" parentFunction="test_2mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=12 dim=1"/>
        <Pragma type="array_partition" location="2mm.cpp:48" status="valid" parentFunction="test_2mm" variable="v3" isDirective="0" options="variable=v3 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="2mm.cpp:50" status="valid" parentFunction="test_2mm" variable="v4" isDirective="0" options="bram port=v4"/>
        <Pragma type="array_partition" location="2mm.cpp:51" status="valid" parentFunction="test_2mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=12 dim=1"/>
        <Pragma type="array_partition" location="2mm.cpp:52" status="valid" parentFunction="test_2mm" variable="v4" isDirective="0" options="variable=v4 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="2mm.cpp:54" status="valid" parentFunction="test_2mm" variable="v5" isDirective="0" options="s_axilite port=v5 bundle=ctrl"/>
        <Pragma type="interface" location="2mm.cpp:55" status="valid" parentFunction="test_2mm" variable="v6" isDirective="0" options="s_axilite port=v6 bundle=ctrl"/>
        <Pragma type="interface" location="2mm.cpp:56" status="valid" parentFunction="test_2mm" variable="v7" isDirective="0" options="bram port=v7"/>
        <Pragma type="array_partition" location="2mm.cpp:57" status="valid" parentFunction="test_2mm" variable="v7" isDirective="0" options="variable=v7 cyclic factor=12 dim=1"/>
        <Pragma type="array_partition" location="2mm.cpp:58" status="valid" parentFunction="test_2mm" variable="v7" isDirective="0" options="variable=v7 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="2mm.cpp:60" status="valid" parentFunction="test_2mm" variable="v8" isDirective="0" options="bram port=v8"/>
        <Pragma type="array_partition" location="2mm.cpp:61" status="valid" parentFunction="test_2mm" variable="v8" isDirective="0" options="variable=v8 cyclic factor=12 dim=1"/>
        <Pragma type="array_partition" location="2mm.cpp:62" status="valid" parentFunction="test_2mm" variable="v8" isDirective="0" options="variable=v8 cyclic factor=10 dim=2"/>
        <Pragma type="pipeline" location="2mm.cpp:67" status="valid" parentFunction="test_2mm" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="2mm.cpp:576" status="valid" parentFunction="test_2mm" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="2mm.cpp:974" status="valid" parentFunction="test_2mm" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

