INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EC605_Lab/Lab3/Lab3.srcs/sim_1/new/ClockDivider_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_test
