-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd
-- Created: 2019-11-19 14:31:09
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Data_Type_Conversion_Inherited_B
-- Source Path: Static_pFIR/B_k_Memory_Block2/Data Type Conversion Inherited B
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Data_Type_Conversion_Inherited_B IS
  PORT( u                                 :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        y                                 :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
        );
END Data_Type_Conversion_Inherited_B;


ARCHITECTURE rtl OF Data_Type_Conversion_Inherited_B IS

BEGIN
  y <= u;

END rtl;

