;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB @237, @106
	SUB @237, @106
	ADD 10, 20
	SPL @72, #200
	SUB -0, 96
	SPL 0, <332
	SUB @121, 106
	SPL 2, #10
	SPL <0, #2
	SUB 2, @-70
	ADD 10, 20
	SUB 10, 20
	SPL @12
	ADD 10, 20
	ADD <-30, 9
	MOV #0, 300
	ADD <-30, 9
	SPL 12, <10
	MOV #0, 300
	MOV #0, 300
	ADD <-30, 9
	JMZ 12, <10
	SUB 2, @10
	SLT <300, 92
	ADD <-30, 9
	SPL 0, <332
	ADD <-30, 9
	SPL -7, @-120
	DAT #0, <332
	SUB 2, @10
	ADD <-30, 9
	SUB 2, @10
	SUB 2, @10
	SPL 0, <632
	ADD #0, -33
	SPL 0, <332
	JMZ 0, 300
	SPL 0, <332
	JMZ 0, 300
	JMZ -7, @-20
	JMZ 0, 300
	SPL 0, <332
	SUB @121, 106
	CMP -277, <-127
	MOV -1, <-20
